<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ea1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10991.67 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5515.91 --|
|-- Mem Ch  2: Reads (MB/s):    63.53 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    25.62 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    63.53 --||-- NODE 1 Mem Read (MB/s) : 10991.67 --|
|-- NODE 0 Mem Write(MB/s) :    25.62 --||-- NODE 1 Mem Write(MB/s) :  5515.91 --|
|-- NODE 0 P. Write (T/s):      31149 --||-- NODE 1 P. Write (T/s):     199433 --|
|-- NODE 0 Memory (MB/s):       89.15 --||-- NODE 1 Memory (MB/s):    16507.58 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11055.19                --|
            |--                System Write Throughput(MB/s):       5541.53                --|
            |--               System Memory Throughput(MB/s):      16596.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1fdc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9312          48     551 K   513 K    252       0     132  
 1      83 M         0      16 M   102 M    448 K     0     596 K
-----------------------------------------------------------------------
 *      83 M        48      16 M   102 M    448 K     0     596 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.04        Core1: 105.66        
Core2: 23.67        Core3: 96.91        
Core4: 23.76        Core5: 103.57        
Core6: 20.88        Core7: 95.42        
Core8: 21.40        Core9: 44.66        
Core10: 21.29        Core11: 86.50        
Core12: 15.93        Core13: 88.14        
Core14: 31.63        Core15: 91.40        
Core16: 30.43        Core17: 100.49        
Core18: 30.71        Core19: 86.42        
Core20: 30.98        Core21: 95.62        
Core22: 32.37        Core23: 99.18        
Core24: 32.68        Core25: 93.55        
Core26: 32.53        Core27: 83.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 93.20
DDR read Latency(ns)
Socket0: 47934.17
Socket1: 244.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.88        Core1: 104.47        
Core2: 33.87        Core3: 99.33        
Core4: 34.26        Core5: 98.14        
Core6: 34.21        Core7: 93.46        
Core8: 30.97        Core9: 46.14        
Core10: 20.74        Core11: 94.64        
Core12: 9.78        Core13: 91.20        
Core14: 19.75        Core15: 90.45        
Core16: 28.20        Core17: 92.18        
Core18: 21.24        Core19: 89.84        
Core20: 30.40        Core21: 84.44        
Core22: 21.22        Core23: 98.27        
Core24: 24.99        Core25: 89.78        
Core26: 23.43        Core27: 88.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.42
Socket1: 92.94
DDR read Latency(ns)
Socket0: 50063.22
Socket1: 243.74
irq_total: 139298.834344134
cpu_total: 20.72
cpu_0: 1.60
cpu_1: 43.09
cpu_2: 0.40
cpu_3: 46.61
cpu_4: 0.27
cpu_5: 47.94
cpu_6: 0.60
cpu_7: 38.96
cpu_8: 0.20
cpu_9: 15.56
cpu_10: 0.47
cpu_11: 44.35
cpu_12: 0.40
cpu_13: 46.74
cpu_14: 0.20
cpu_15: 40.16
cpu_16: 0.47
cpu_17: 36.30
cpu_18: 0.13
cpu_19: 44.08
cpu_20: 0.27
cpu_21: 37.23
cpu_22: 0.40
cpu_23: 35.57
cpu_24: 0.27
cpu_25: 48.27
cpu_26: 1.33
cpu_27: 48.27
enp130s0f0_tx_packets: 295869
enp130s0f1_tx_packets: 295885
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 591754
enp130s0f0_rx_packets: 38704
enp130s0f1_rx_packets: 46003
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 84707
enp130s0f0_tx_bytes: 2666970929
enp130s0f1_tx_bytes: 2667112214
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5334083143
enp130s0f0_tx_bytes_phy: 2668166159
enp130s0f1_tx_bytes_phy: 2668236888
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5336403047
enp130s0f0_rx_packets_phy: 38705
enp130s0f1_rx_packets_phy: 46003
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 84708
enp130s0f0_rx_bytes: 2554494
enp130s0f1_rx_bytes: 3036231
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 5590725
enp130s0f0_tx_packets_phy: 295871
enp130s0f1_tx_packets_phy: 295879
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 591750
enp130s0f0_rx_bytes_phy: 2709386
enp130s0f1_rx_bytes_phy: 3220271
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5929657


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 106.61        
Core2: 21.37        Core3: 101.99        
Core4: 23.56        Core5: 96.96        
Core6: 24.50        Core7: 96.63        
Core8: 28.83        Core9: 42.77        
Core10: 20.93        Core11: 94.28        
Core12: 20.87        Core13: 79.74        
Core14: 21.73        Core15: 93.51        
Core16: 9.89        Core17: 92.08        
Core18: 19.99        Core19: 104.74        
Core20: 24.66        Core21: 104.87        
Core22: 18.37        Core23: 91.44        
Core24: 23.14        Core25: 84.83        
Core26: 29.26        Core27: 97.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 93.98
DDR read Latency(ns)
Socket0: 40128.42
Socket1: 245.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.50        Core1: 102.48        
Core2: 23.64        Core3: 104.11        
Core4: 23.73        Core5: 106.00        
Core6: 21.77        Core7: 96.84        
Core8: 25.30        Core9: 48.55        
Core10: 22.41        Core11: 93.91        
Core12: 21.05        Core13: 84.64        
Core14: 20.15        Core15: 92.74        
Core16: 10.03        Core17: 96.29        
Core18: 22.40        Core19: 103.02        
Core20: 23.39        Core21: 94.25        
Core22: 18.29        Core23: 95.00        
Core24: 24.14        Core25: 94.34        
Core26: 32.86        Core27: 100.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.32
Socket1: 96.51
DDR read Latency(ns)
Socket0: 44985.46
Socket1: 245.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.65        Core1: 103.69        
Core2: 25.67        Core3: 103.31        
Core4: 23.15        Core5: 104.92        
Core6: 20.20        Core7: 97.00        
Core8: 25.05        Core9: 45.33        
Core10: 21.63        Core11: 95.87        
Core12: 22.38        Core13: 89.45        
Core14: 26.21        Core15: 90.30        
Core16: 9.97        Core17: 101.08        
Core18: 19.73        Core19: 104.93        
Core20: 21.63        Core21: 96.08        
Core22: 21.60        Core23: 96.17        
Core24: 22.32        Core25: 91.28        
Core26: 30.77        Core27: 98.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 97.17
DDR read Latency(ns)
Socket0: 44213.21
Socket1: 244.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.52        Core1: 102.57        
Core2: 22.97        Core3: 100.32        
Core4: 23.90        Core5: 103.05        
Core6: 24.17        Core7: 92.60        
Core8: 21.29        Core9: 46.74        
Core10: 25.74        Core11: 99.38        
Core12: 31.12        Core13: 90.74        
Core14: 24.31        Core15: 93.14        
Core16: 20.34        Core17: 96.33        
Core18: 27.81        Core19: 112.66        
Core20: 9.83        Core21: 95.30        
Core22: 23.91        Core23: 82.42        
Core24: 22.85        Core25: 90.08        
Core26: 21.75        Core27: 84.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.08
Socket1: 93.97
DDR read Latency(ns)
Socket0: 44422.73
Socket1: 244.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8775
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411379050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411388870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205699926; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205699926; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205781692; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205781692; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004837964; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016850; Consumed Joules: 245.17; Watts: 40.83; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 689323; Consumed DRAM Joules: 10.55; DRAM Watts: 1.76
S1P0; QPIClocks: 14411469374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411479582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205836687; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205836687; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205751836; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205751836; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004885126; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5529420; Consumed Joules: 337.49; Watts: 56.20; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1714275; Consumed DRAM Joules: 26.23; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 236e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.82   0.01    0.63     329 K    988 K    0.67    0.14    0.00    0.01     4760        3        3     70
   1    1     0.04   0.08   0.47    0.99      29 M     35 M    0.17    0.19    0.08    0.09     1792     5360       13     61
   2    0     0.00   0.69   0.00    0.60      62 K    147 K    0.58    0.29    0.00    0.01     2912        4        2     69
   3    1     0.06   0.10   0.55    1.07      29 M     36 M    0.20    0.20    0.05    0.07      784     6356       19     60
   4    0     0.00   0.46   0.00    0.60      34 K     94 K    0.64    0.28    0.00    0.01      896        3        0     70
   5    1     0.06   0.13   0.47    0.99      28 M     34 M    0.18    0.20    0.05    0.06     5600     5993       19     61
   6    0     0.00   0.42   0.00    0.60      24 K     85 K    0.72    0.25    0.00    0.01     1008        2        1     70
   7    1     0.09   0.27   0.32    0.80      16 M     21 M    0.21    0.27    0.02    0.02      224     2866       18     61
   8    0     0.00   0.69   0.00    0.60      50 K    122 K    0.59    0.35    0.00    0.01     1736        2        1     68
   9    1     0.07   0.58   0.12    0.61    2009 K   3449 K    0.42    0.51    0.00    0.01      224      176       48     61
  10    0     0.00   1.03   0.00    0.60      20 K     83 K    0.76    0.28    0.00    0.00      896        2        1     68
  11    1     0.07   0.15   0.48    1.01      23 M     29 M    0.22    0.25    0.03    0.04     3808     4860       14     59
  12    0     0.02   1.12   0.02    1.07      42 K    378 K    0.89    0.64    0.00    0.00     6160       10        0     70
  13    1     0.08   0.15   0.54    1.08      24 M     30 M    0.22    0.24    0.03    0.04     3416     4717       63     58
  14    0     0.00   0.70   0.00    0.60      30 K    106 K    0.71    0.37    0.00    0.01      616        2        0     70
  15    1     0.08   0.24   0.32    0.81      16 M     21 M    0.23    0.28    0.02    0.03     2968     3468       41     60
  16    0     0.00   1.17   0.00    0.60      26 K     79 K    0.66    0.34    0.00    0.00     1232        2        1     70
  17    1     0.02   0.06   0.36    0.87      24 M     28 M    0.16    0.21    0.10    0.12     3416     5225       14     60
  18    0     0.00   1.13   0.00    0.61      19 K     72 K    0.73    0.31    0.00    0.00      392        1        0     70
  19    1     0.04   0.09   0.46    0.98      24 M     30 M    0.19    0.22    0.06    0.07     3248     5087       14     61
  20    0     0.00   0.56   0.00    0.60      22 K     90 K    0.75    0.35    0.00    0.01     1400        4        1     71
  21    1     0.04   0.11   0.39    0.91      23 M     29 M    0.19    0.22    0.05    0.07     2744     4687       28     61
  22    0     0.00   0.42   0.00    0.60    7737       40 K    0.81    0.25    0.00    0.01      672        3        0     70
  23    1     0.06   0.13   0.45    0.98      22 M     28 M    0.20    0.25    0.04    0.05     3416     5139       56     61
  24    0     0.00   0.50   0.00    0.60      10 K     31 K    0.67    0.24    0.00    0.01     1008        3        1     71
  25    1     0.08   0.16   0.48    1.02      23 M     29 M    0.21    0.25    0.03    0.04     3136     4642       18     61
  26    0     0.01   1.06   0.01    0.99      47 K    236 K    0.80    0.60    0.00    0.00     6272        8        1     70
  27    1     0.06   0.10   0.53    1.06      25 M     31 M    0.20    0.23    0.04    0.06     2632     5204       11     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.91   0.00    0.74     727 K   2557 K    0.72    0.39    0.00    0.00    29960       49       12     62
 SKT    1     0.06   0.14   0.43    0.96     313 M    391 M    0.20    0.23    0.04    0.05    37408    63780      376     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.21    0.96     314 M    393 M    0.20    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8993 M ; Active cycles:   60 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.37 %

 C1 core residency: 27.51 %; C3 core residency: 0.35 %; C6 core residency: 49.76 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.73 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.80 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5015 M   5018 M   |    5%     5%   
 SKT    1     4932 M   4932 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.30     0.11     204.58       8.74         194.08
 SKT   1    55.68    27.19     286.44      21.92         468.81
---------------------------------------------------------------------------------------------------------------
       *    55.98    27.31     491.03      30.66         468.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2559
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11137.15 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5422.95 --|
|-- Mem Ch  2: Reads (MB/s):    66.08 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    23.59 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    66.08 --||-- NODE 1 Mem Read (MB/s) : 11137.15 --|
|-- NODE 0 Mem Write(MB/s) :    23.59 --||-- NODE 1 Mem Write(MB/s) :  5422.95 --|
|-- NODE 0 P. Write (T/s):      31141 --||-- NODE 1 P. Write (T/s):     205820 --|
|-- NODE 0 Memory (MB/s):       89.67 --||-- NODE 1 Memory (MB/s):    16560.10 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11203.23                --|
            |--                System Write Throughput(MB/s):       5446.54                --|
            |--               System Memory Throughput(MB/s):      16649.77                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2694
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          72    1198 K   480 K    288       0      36  
 1      83 M        12      16 M   103 M    410 K     0     654 K
-----------------------------------------------------------------------
 *      83 M        84      17 M   104 M    410 K     0     654 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.37        Core1: 102.85        
Core2: 27.16        Core3: 103.94        
Core4: 22.20        Core5: 105.49        
Core6: 9.80        Core7: 99.63        
Core8: 23.08        Core9: 50.38        
Core10: 20.89        Core11: 101.30        
Core12: 20.42        Core13: 85.96        
Core14: 23.12        Core15: 99.26        
Core16: 25.54        Core17: 104.07        
Core18: 23.94        Core19: 104.26        
Core20: 29.40        Core21: 81.41        
Core22: 23.53        Core23: 104.92        
Core24: 23.84        Core25: 81.02        
Core26: 24.23        Core27: 108.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.02
Socket1: 96.73
DDR read Latency(ns)
Socket0: 41380.40
Socket1: 245.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.51        Core1: 103.99        
Core2: 29.22        Core3: 105.86        
Core4: 29.82        Core5: 103.37        
Core6: 31.79        Core7: 98.73        
Core8: 31.40        Core9: 49.99        
Core10: 28.08        Core11: 99.87        
Core12: 28.41        Core13: 93.60        
Core14: 25.29        Core15: 95.90        
Core16: 24.15        Core17: 102.68        
Core18: 23.86        Core19: 104.28        
Core20: 22.51        Core21: 88.48        
Core22: 26.15        Core23: 108.20        
Core24: 29.13        Core25: 83.91        
Core26: 27.57        Core27: 107.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 98.48
DDR read Latency(ns)
Socket0: 48762.43
Socket1: 245.37
irq_total: 130154.318582174
cpu_total: 20.81
cpu_0: 1.20
cpu_1: 47.94
cpu_2: 0.47
cpu_3: 43.15
cpu_4: 0.27
cpu_5: 47.14
cpu_6: 0.60
cpu_7: 43.55
cpu_8: 0.33
cpu_9: 18.48
cpu_10: 0.47
cpu_11: 40.03
cpu_12: 0.53
cpu_13: 46.34
cpu_14: 0.40
cpu_15: 43.62
cpu_16: 0.86
cpu_17: 36.10
cpu_18: 0.73
cpu_19: 35.90
cpu_20: 0.27
cpu_21: 47.41
cpu_22: 0.27
cpu_23: 38.36
cpu_24: 0.40
cpu_25: 43.48
cpu_26: 0.27
cpu_27: 44.15
enp130s0f0_tx_bytes: 2634226304
enp130s0f1_tx_bytes: 2636051929
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5270278233
enp130s0f0_rx_packets: 33412
enp130s0f1_rx_packets: 37701
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 71113
enp130s0f0_tx_packets: 292237
enp130s0f1_tx_packets: 292439
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 584676
enp130s0f0_rx_bytes: 2205254
enp130s0f1_rx_bytes: 2488292
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 4693546
enp130s0f0_tx_packets_phy: 292242
enp130s0f1_tx_packets_phy: 292429
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 584671
enp130s0f0_rx_bytes_phy: 2338975
enp130s0f1_rx_bytes_phy: 2639051
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 4978026
enp130s0f0_tx_bytes_phy: 2635440792
enp130s0f1_tx_bytes_phy: 2637129401
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5272570193
enp130s0f0_rx_packets_phy: 33413
enp130s0f1_rx_packets_phy: 37700
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 71113


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.73        Core1: 103.69        
Core2: 9.94        Core3: 102.68        
Core4: 19.11        Core5: 98.76        
Core6: 20.79        Core7: 93.00        
Core8: 21.03        Core9: 46.25        
Core10: 27.19        Core11: 95.09        
Core12: 21.49        Core13: 87.31        
Core14: 19.72        Core15: 92.91        
Core16: 20.19        Core17: 97.67        
Core18: 29.86        Core19: 98.08        
Core20: 20.26        Core21: 82.60        
Core22: 20.51        Core23: 105.62        
Core24: 26.09        Core25: 99.30        
Core26: 24.94        Core27: 93.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.17
Socket1: 94.82
DDR read Latency(ns)
Socket0: 41941.91
Socket1: 245.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.18        Core1: 101.79        
Core2: 19.55        Core3: 104.09        
Core4: 20.73        Core5: 96.69        
Core6: 22.17        Core7: 87.66        
Core8: 31.77        Core9: 46.92        
Core10: 21.86        Core11: 97.01        
Core12: 21.46        Core13: 90.02        
Core14: 28.50        Core15: 85.00        
Core16: 20.37        Core17: 96.02        
Core18: 21.98        Core19: 102.15        
Core20: 23.55        Core21: 84.99        
Core22: 10.55        Core23: 104.28        
Core24: 18.70        Core25: 95.30        
Core26: 23.29        Core27: 75.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.42
Socket1: 91.79
DDR read Latency(ns)
Socket0: 42029.47
Socket1: 245.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.76        Core1: 103.60        
Core2: 20.39        Core3: 105.91        
Core4: 25.25        Core5: 101.03        
Core6: 19.43        Core7: 95.59        
Core8: 20.59        Core9: 51.70        
Core10: 21.91        Core11: 100.48        
Core12: 22.92        Core13: 90.22        
Core14: 26.72        Core15: 95.20        
Core16: 23.31        Core17: 99.30        
Core18: 20.98        Core19: 100.10        
Core20: 21.54        Core21: 87.78        
Core22: 10.02        Core23: 93.55        
Core24: 20.81        Core25: 94.17        
Core26: 21.49        Core27: 84.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.39
Socket1: 95.29
DDR read Latency(ns)
Socket0: 42388.60
Socket1: 244.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 105.89        
Core2: 21.19        Core3: 104.86        
Core4: 25.55        Core5: 99.50        
Core6: 22.27        Core7: 100.69        
Core8: 29.45        Core9: 48.50        
Core10: 23.92        Core11: 96.62        
Core12: 25.97        Core13: 88.15        
Core14: 18.34        Core15: 84.46        
Core16: 22.79        Core17: 100.06        
Core18: 28.17        Core19: 100.40        
Core20: 22.13        Core21: 86.20        
Core22: 25.65        Core23: 96.74        
Core24: 22.98        Core25: 94.86        
Core26: 10.32        Core27: 105.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 95.90
DDR read Latency(ns)
Socket0: 43587.13
Socket1: 244.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10492
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418810462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418828554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209421238; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209421238; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209523412; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209523412; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007973380; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4018323; Consumed Joules: 245.26; Watts: 40.83; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 689265; Consumed DRAM Joules: 10.55; DRAM Watts: 1.76
S1P0; QPIClocks: 14418998722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419005478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209599649; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209599649; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209512456; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209512456; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008024207; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5580231; Consumed Joules: 340.59; Watts: 56.70; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1711725; Consumed DRAM Joules: 26.19; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a39
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.60   0.01    0.67     327 K   1015 K    0.68    0.20    0.00    0.01     4592        5        3     71
   1    1     0.02   0.07   0.35    0.87      26 M     30 M    0.16    0.18    0.11    0.13     3864     5219       49     61
   2    0     0.00   0.50   0.00    0.60      22 K    111 K    0.80    0.31    0.00    0.01      840        4        1     69
   3    1     0.04   0.09   0.49    1.02      29 M     35 M    0.18    0.19    0.07    0.08     4032     6467       30     60
   4    0     0.00   0.55   0.00    0.60      21 K     81 K    0.73    0.33    0.00    0.01      392        2        1     70
   5    1     0.07   0.12   0.56    1.07      32 M     40 M    0.18    0.20    0.05    0.06     4592     6950       21     60
   6    0     0.01   1.04   0.01    0.92      47 K    261 K    0.82    0.59    0.00    0.00     5656       12        2     70
   7    1     0.07   0.17   0.45    0.96      21 M     27 M    0.20    0.26    0.03    0.04     3528     3998       39     59
   8    0     0.01   1.21   0.01    0.90      39 K    238 K    0.84    0.61    0.00    0.00     4424        7        1     69
   9    1     0.10   0.63   0.16    0.65    3079 K   5462 K    0.44    0.45    0.00    0.01      112      280       26     61
  10    0     0.00   0.62   0.00    0.60      24 K     89 K    0.73    0.37    0.00    0.01     1400        1        2     68
  11    1     0.06   0.18   0.30    0.79      18 M     22 M    0.20    0.23    0.03    0.04      392     3948       11     60
  12    0     0.00   0.69   0.00    0.60      52 K    133 K    0.61    0.33    0.00    0.01      728        1        3     70
  13    1     0.07   0.12   0.58    1.10      26 M     33 M    0.22    0.26    0.04    0.05     3360     5778       16     59
  14    0     0.00   1.00   0.00    0.60      65 K    153 K    0.57    0.37    0.00    0.01     4592        4        3     70
  15    1     0.06   0.14   0.42    0.94      21 M     26 M    0.21    0.24    0.04    0.05     2856     4834       74     59
  16    0     0.00   0.61   0.00    0.60      29 K     99 K    0.70    0.34    0.00    0.01     1008        2        1     70
  17    1     0.04   0.10   0.43    0.95      24 M     30 M    0.21    0.22    0.05    0.07     3304     5432       85     61
  18    0     0.00   0.51   0.00    0.60      55 K    127 K    0.57    0.29    0.01    0.01     1904        0        2     71
  19    1     0.03   0.13   0.25    0.74      17 M     21 M    0.21    0.20    0.05    0.07      504     3465        7     61
  20    0     0.01   1.59   0.00    0.69      42 K    128 K    0.67    0.44    0.00    0.00     1512        4        1     71
  21    1     0.07   0.19   0.37    0.90      18 M     23 M    0.21    0.26    0.03    0.03      784     3673        8     61
  22    0     0.00   0.50   0.00    0.60      27 K    106 K    0.74    0.32    0.00    0.01      560        2        0     70
  23    1     0.04   0.09   0.47    0.99      25 M     31 M    0.19    0.22    0.06    0.07     4088     5989       15     62
  24    0     0.00   0.60   0.00    0.60      31 K    103 K    0.69    0.30    0.00    0.01      560        2        0     71
  25    1     0.07   0.13   0.53    1.05      24 M     31 M    0.21    0.24    0.04    0.04     2688     5280       14     60
  26    0     0.01   1.06   0.01    1.00      28 K    227 K    0.88    0.59    0.00    0.00     3864       12        1     70
  27    1     0.06   0.12   0.51    1.04      24 M     31 M    0.21    0.24    0.04    0.05     3024     5272       13     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.89   0.00    0.74     816 K   2879 K    0.72    0.40    0.00    0.00    32032       58       20     61
 SKT    1     0.06   0.14   0.42    0.95     313 M    391 M    0.20    0.23    0.04    0.05    37128    66585      408     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.21    0.95     314 M    394 M    0.20    0.23    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8775 M ; Active cycles:   59 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.32 %

 C1 core residency: 27.48 %; C3 core residency: 1.27 %; C6 core residency: 48.93 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5029 M   5029 M   |    5%     5%   
 SKT    1     4935 M   4935 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.32     0.12     204.95       8.79         214.23
 SKT   1    55.64    27.21     286.31      21.93         468.01
---------------------------------------------------------------------------------------------------------------
       *    55.96    27.33     491.26      30.72         467.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c13
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10896.86 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5577.09 --|
|-- Mem Ch  2: Reads (MB/s):    67.97 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    26.46 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    67.97 --||-- NODE 1 Mem Read (MB/s) : 10896.86 --|
|-- NODE 0 Mem Write(MB/s) :    26.46 --||-- NODE 1 Mem Write(MB/s) :  5577.09 --|
|-- NODE 0 P. Write (T/s):      31146 --||-- NODE 1 P. Write (T/s):     196135 --|
|-- NODE 0 Memory (MB/s):       94.43 --||-- NODE 1 Memory (MB/s):    16473.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10964.82                --|
            |--                System Write Throughput(MB/s):       5603.55                --|
            |--               System Memory Throughput(MB/s):      16568.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d4d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088         108    1715 K  5752 K    312       0       0  
 1      92 M        12      17 M   111 M    479 K     0     699 K
-----------------------------------------------------------------------
 *      92 M       120      18 M   116 M    480 K     0     699 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.28        Core1: 87.82        
Core2: 21.57        Core3: 96.24        
Core4: 21.20        Core5: 95.18        
Core6: 23.73        Core7: 100.25        
Core8: 18.97        Core9: 47.09        
Core10: 22.73        Core11: 104.96        
Core12: 21.09        Core13: 74.03        
Core14: 23.55        Core15: 95.16        
Core16: 9.61        Core17: 77.68        
Core18: 22.04        Core19: 103.28        
Core20: 21.06        Core21: 91.92        
Core22: 19.75        Core23: 71.50        
Core24: 18.19        Core25: 87.30        
Core26: 24.16        Core27: 87.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 88.10
DDR read Latency(ns)
Socket0: 41625.08
Socket1: 244.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.42        Core1: 90.87        
Core2: 21.44        Core3: 100.72        
Core4: 21.81        Core5: 90.89        
Core6: 21.47        Core7: 100.83        
Core8: 22.60        Core9: 42.57        
Core10: 23.55        Core11: 79.80        
Core12: 22.33        Core13: 80.16        
Core14: 25.30        Core15: 99.64        
Core16: 25.70        Core17: 71.92        
Core18: 20.10        Core19: 104.94        
Core20: 10.31        Core21: 106.48        
Core22: 21.17        Core23: 87.09        
Core24: 20.55        Core25: 84.60        
Core26: 22.37        Core27: 95.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.61
Socket1: 89.46
DDR read Latency(ns)
Socket0: 40669.61
Socket1: 245.70
irq_total: 147631.738956059
cpu_total: 20.02
cpu_0: 1.60
cpu_1: 42.95
cpu_2: 0.40
cpu_3: 42.62
cpu_4: 0.66
cpu_5: 60.37
cpu_6: 0.53
cpu_7: 39.69
cpu_8: 0.47
cpu_9: 14.89
cpu_10: 0.27
cpu_11: 47.27
cpu_12: 0.27
cpu_13: 52.79
cpu_14: 0.20
cpu_15: 44.15
cpu_16: 0.40
cpu_17: 44.41
cpu_18: 0.40
cpu_19: 36.04
cpu_20: 0.80
cpu_21: 22.07
cpu_22: 0.20
cpu_23: 31.65
cpu_24: 0.13
cpu_25: 34.91
cpu_26: 0.40
cpu_27: 39.89
enp130s0f0_rx_packets: 40003
enp130s0f1_rx_packets: 44961
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 84964
enp130s0f0_tx_bytes: 2785587964
enp130s0f1_tx_bytes: 2786626321
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5572214285
enp130s0f0_tx_packets: 309029
enp130s0f1_tx_packets: 309144
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 618173
enp130s0f0_rx_bytes_phy: 2800232
enp130s0f1_rx_bytes_phy: 3147246
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5947478
enp130s0f0_rx_bytes: 2640250
enp130s0f1_rx_bytes: 2967449
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 5607699
enp130s0f0_tx_bytes_phy: 2786776071
enp130s0f1_tx_bytes_phy: 2787983391
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5574759462
enp130s0f0_tx_packets_phy: 309023
enp130s0f1_tx_packets_phy: 309157
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 618180
enp130s0f0_rx_packets_phy: 40003
enp130s0f1_rx_packets_phy: 44960
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 84963


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.47        Core1: 90.65        
Core2: 37.58        Core3: 97.36        
Core4: 36.07        Core5: 94.17        
Core6: 32.92        Core7: 91.88        
Core8: 31.33        Core9: 42.79        
Core10: 26.50        Core11: 75.49        
Core12: 22.10        Core13: 62.74        
Core14: 20.64        Core15: 85.53        
Core16: 25.79        Core17: 67.01        
Core18: 33.26        Core19: 92.40        
Core20: 25.85        Core21: 102.15        
Core22: 25.87        Core23: 97.29        
Core24: 23.09        Core25: 88.39        
Core26: 23.16        Core27: 83.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 83.89
DDR read Latency(ns)
Socket0: 41031.91
Socket1: 244.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.17        Core1: 92.17        
Core2: 32.54        Core3: 106.27        
Core4: 19.24        Core5: 92.47        
Core6: 27.95        Core7: 100.93        
Core8: 27.99        Core9: 44.62        
Core10: 21.84        Core11: 85.70        
Core12: 21.59        Core13: 74.46        
Core14: 9.68        Core15: 88.81        
Core16: 21.54        Core17: 89.48        
Core18: 26.47        Core19: 97.99        
Core20: 20.42        Core21: 105.98        
Core22: 18.90        Core23: 105.27        
Core24: 22.46        Core25: 86.75        
Core26: 23.14        Core27: 88.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.00
Socket1: 90.86
DDR read Latency(ns)
Socket0: 46136.94
Socket1: 245.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.72        Core1: 89.45        
Core2: 32.00        Core3: 102.46        
Core4: 21.60        Core5: 97.30        
Core6: 23.59        Core7: 104.71        
Core8: 24.63        Core9: 45.76        
Core10: 24.37        Core11: 94.81        
Core12: 23.20        Core13: 69.46        
Core14: 29.48        Core15: 95.34        
Core16: 19.15        Core17: 75.22        
Core18: 19.57        Core19: 97.98        
Core20: 19.55        Core21: 105.12        
Core22: 9.48        Core23: 102.94        
Core24: 20.10        Core25: 85.55        
Core26: 23.59        Core27: 85.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 90.45
DDR read Latency(ns)
Socket0: 43082.63
Socket1: 245.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 89.39        
Core2: 23.97        Core3: 101.91        
Core4: 27.10        Core5: 94.64        
Core6: 24.28        Core7: 99.63        
Core8: 24.88        Core9: 45.83        
Core10: 25.33        Core11: 88.84        
Core12: 22.69        Core13: 73.89        
Core14: 27.23        Core15: 91.73        
Core16: 23.31        Core17: 74.52        
Core18: 27.07        Core19: 95.77        
Core20: 25.71        Core21: 103.40        
Core22: 9.62        Core23: 105.55        
Core24: 22.03        Core25: 85.35        
Core26: 22.03        Core27: 87.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.17
Socket1: 89.24
DDR read Latency(ns)
Socket0: 41931.41
Socket1: 244.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12213
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412391022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412405826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206206536; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206206536; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206295003; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206295003; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005268894; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4029008; Consumed Joules: 245.91; Watts: 40.95; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 690125; Consumed DRAM Joules: 10.56; DRAM Watts: 1.76
S1P0; QPIClocks: 14412504146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412508374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206344431; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206344431; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206261682; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206261682; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005265044; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5567484; Consumed Joules: 339.81; Watts: 56.59; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1714281; Consumed DRAM Joules: 26.23; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30ea
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.95   0.02    0.81     369 K   1187 K    0.69    0.37    0.00    0.01    11984       15        5     70
   1    1     0.10   0.17   0.56    1.09      27 M     35 M    0.22    0.26    0.03    0.04     2240     5003       33     61
   2    0     0.02   1.11   0.02    0.98      56 K    457 K    0.88    0.61    0.00    0.00     7784       10        1     69
   3    1     0.04   0.10   0.35    0.86      24 M     30 M    0.19    0.19    0.07    0.08     1512     5271       17     60
   4    0     0.00   0.64   0.00    0.60      23 K     85 K    0.72    0.37    0.00    0.01      672        2        1     70
   5    1     0.09   0.15   0.62    1.12      34 M     42 M    0.20    0.21    0.04    0.05     3976     6897       28     60
   6    0     0.00   0.62   0.00    0.60      25 K     90 K    0.71    0.38    0.00    0.01      448        3        0     69
   7    1     0.06   0.17   0.35    0.86      22 M     27 M    0.19    0.22    0.04    0.05     2856     3881       21     60
   8    0     0.00   0.58   0.00    0.60      25 K     81 K    0.69    0.37    0.00    0.01      672        2        0     69
   9    1     0.07   0.59   0.12    0.64    1914 K   3285 K    0.42    0.50    0.00    0.00      168      231       22     60
  10    0     0.00   0.45   0.00    0.60      24 K     64 K    0.62    0.27    0.00    0.01      728        2        1     68
  11    1     0.07   0.11   0.58    1.11      28 M     36 M    0.23    0.26    0.04    0.06     4816     6137       12     59
  12    0     0.00   0.41   0.00    0.60      23 K     60 K    0.61    0.20    0.01    0.01      560        2        0     70
  13    1     0.09   0.14   0.66    1.16      28 M     37 M    0.25    0.32    0.03    0.04     2856     6401       40     60
  14    0     0.00   0.56   0.00    0.60      32 K     80 K    0.60    0.30    0.00    0.01      728        2        1     70
  15    1     0.07   0.18   0.40    0.92      22 M     28 M    0.21    0.25    0.03    0.04     3920     4853       11     60
  16    0     0.00   0.54   0.00    0.60      35 K     90 K    0.61    0.30    0.00    0.01     2296        4        0     70
  17    1     0.03   0.09   0.39    0.90      27 M     33 M    0.18    0.25    0.08    0.10     3136     6114       14     60
  18    0     0.00   1.18   0.00    0.60      43 K    116 K    0.63    0.31    0.00    0.00     1792        2        1     71
  19    1     0.04   0.13   0.34    0.85      22 M     27 M    0.18    0.22    0.05    0.06     1792     4379       10     62
  20    0     0.00   0.35   0.00    0.60    9512       46 K    0.80    0.19    0.00    0.01      168        0        0     71
  21    1     0.04   0.23   0.18    0.63      13 M     16 M    0.16    0.22    0.03    0.04      504     2608       11     62
  22    0     0.00   0.44   0.00    0.60      16 K     81 K    0.79    0.28    0.00    0.01     2800        4        1     71
  23    1     0.04   0.21   0.19    0.67      14 M     17 M    0.17    0.23    0.04    0.04     1232     2908       12     62
  24    0     0.00   0.59   0.00    0.60      28 K    101 K    0.72    0.36    0.00    0.01     1120        5        0     71
  25    1     0.08   0.21   0.37    0.88      19 M     24 M    0.22    0.28    0.03    0.03     5544     3790       12     61
  26    0     0.00   0.59   0.00    0.60      33 K    113 K    0.71    0.35    0.00    0.01      616        1        0     70
  27    1     0.07   0.17   0.43    0.95      23 M     29 M    0.22    0.26    0.03    0.04     2296     4604       11     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.89   0.00    0.76     748 K   2659 K    0.72    0.42    0.00    0.00    32368       54       11     62
 SKT    1     0.06   0.16   0.40    0.94     310 M    391 M    0.21    0.25    0.03    0.04    36848    63077      254     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.17   0.20    0.94     311 M    394 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9499 M ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.29 %

 C1 core residency: 27.94 %; C3 core residency: 0.63 %; C6 core residency: 50.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.23 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5014 M   5013 M   |    5%     5%   
 SKT    1     4922 M   4923 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.13     204.34       8.84         174.37
 SKT   1    54.75    27.85     282.32      21.84         448.82
---------------------------------------------------------------------------------------------------------------
       *    55.09    27.98     486.66      30.69         448.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32bf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10970.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5546.85 --|
|-- Mem Ch  2: Reads (MB/s):    77.71 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.33 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    77.71 --||-- NODE 1 Mem Read (MB/s) : 10970.09 --|
|-- NODE 0 Mem Write(MB/s) :    27.33 --||-- NODE 1 Mem Write(MB/s) :  5546.85 --|
|-- NODE 0 P. Write (T/s):      31146 --||-- NODE 1 P. Write (T/s):     199142 --|
|-- NODE 0 Memory (MB/s):      105.05 --||-- NODE 1 Memory (MB/s):    16516.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11047.81                --|
            |--                System Write Throughput(MB/s):       5574.18                --|
            |--               System Memory Throughput(MB/s):      16621.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 33f8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820         420      11 M   440 K     60       0       0  
 1      83 M       276      19 M   105 M    409 K     0     654 K
-----------------------------------------------------------------------
 *      83 M       696      31 M   105 M    409 K     0     654 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 98.30        
Core2: 10.71        Core3: 97.45        
Core4: 20.55        Core5: 97.96        
Core6: 23.21        Core7: 90.71        
Core8: 22.48        Core9: 51.06        
Core10: 22.63        Core11: 101.98        
Core12: 18.89        Core13: 90.34        
Core14: 29.58        Core15: 100.04        
Core16: 30.97        Core17: 89.16        
Core18: 34.44        Core19: 93.18        
Core20: 19.27        Core21: 88.82        
Core22: 23.75        Core23: 89.66        
Core24: 24.70        Core25: 92.29        
Core26: 24.26        Core27: 95.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 93.47
DDR read Latency(ns)
Socket0: 37188.80
Socket1: 243.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.16        Core1: 103.92        
Core2: 20.29        Core3: 94.44        
Core4: 19.99        Core5: 94.52        
Core6: 23.39        Core7: 96.37        
Core8: 10.29        Core9: 46.60        
Core10: 20.90        Core11: 104.14        
Core12: 20.88        Core13: 85.48        
Core14: 20.81        Core15: 95.96        
Core16: 22.26        Core17: 84.72        
Core18: 26.52        Core19: 89.59        
Core20: 21.75        Core21: 100.02        
Core22: 20.05        Core23: 89.78        
Core24: 27.56        Core25: 82.03        
Core26: 26.85        Core27: 96.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 91.90
DDR read Latency(ns)
Socket0: 37857.33
Socket1: 245.48
irq_total: 142504.965466682
cpu_total: 20.30
cpu_0: 1.40
cpu_1: 46.08
cpu_2: 0.60
cpu_3: 56.25
cpu_4: 0.53
cpu_5: 47.21
cpu_6: 0.33
cpu_7: 45.21
cpu_8: 0.47
cpu_9: 18.22
cpu_10: 0.27
cpu_11: 34.64
cpu_12: 0.33
cpu_13: 47.61
cpu_14: 0.20
cpu_15: 34.11
cpu_16: 0.20
cpu_17: 44.68
cpu_18: 0.20
cpu_19: 43.09
cpu_20: 0.27
cpu_21: 35.17
cpu_22: 1.00
cpu_23: 35.57
cpu_24: 0.27
cpu_25: 35.64
cpu_26: 0.86
cpu_27: 38.16
enp130s0f0_rx_packets: 33871
enp130s0f1_rx_packets: 41862
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 75733
enp130s0f0_tx_packets: 299635
enp130s0f1_tx_packets: 300098
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 599733
enp130s0f0_rx_bytes: 2235538
enp130s0f1_rx_bytes: 2762932
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 4998470
enp130s0f0_rx_packets_phy: 33872
enp130s0f1_rx_packets_phy: 41858
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 75730
enp130s0f0_rx_bytes_phy: 2371076
enp130s0f1_rx_bytes_phy: 2930127
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5301203
enp130s0f0_tx_bytes: 2700911648
enp130s0f1_tx_bytes: 2705091950
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5406003598
enp130s0f0_tx_bytes_phy: 2702099995
enp130s0f1_tx_bytes_phy: 2706254570
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5408354565
enp130s0f0_tx_packets_phy: 299634
enp130s0f1_tx_packets_phy: 300094
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 599728


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 100.22        
Core2: 21.93        Core3: 96.94        
Core4: 19.52        Core5: 98.18        
Core6: 9.89        Core7: 103.75        
Core8: 21.27        Core9: 45.00        
Core10: 21.11        Core11: 92.85        
Core12: 22.36        Core13: 78.03        
Core14: 21.97        Core15: 97.56        
Core16: 29.57        Core17: 76.64        
Core18: 31.66        Core19: 84.24        
Core20: 22.27        Core21: 87.38        
Core22: 23.51        Core23: 90.26        
Core24: 22.26        Core25: 97.57        
Core26: 29.23        Core27: 107.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.86
Socket1: 91.44
DDR read Latency(ns)
Socket0: 34387.19
Socket1: 244.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.92        Core1: 97.01        
Core2: 22.46        Core3: 99.23        
Core4: 23.14        Core5: 96.21        
Core6: 17.45        Core7: 100.86        
Core8: 32.09        Core9: 47.73        
Core10: 30.50        Core11: 80.89        
Core12: 31.14        Core13: 68.62        
Core14: 39.08        Core15: 92.94        
Core16: 30.59        Core17: 67.20        
Core18: 39.08        Core19: 79.71        
Core20: 29.08        Core21: 96.93        
Core22: 29.66        Core23: 92.40        
Core24: 20.50        Core25: 92.28        
Core26: 26.49        Core27: 107.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.49
Socket1: 87.37
DDR read Latency(ns)
Socket0: 43564.89
Socket1: 244.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.65        Core1: 95.94        
Core2: 32.13        Core3: 102.54        
Core4: 34.27        Core5: 94.00        
Core6: 31.21        Core7: 94.47        
Core8: 19.91        Core9: 47.73        
Core10: 21.84        Core11: 103.35        
Core12: 28.02        Core13: 74.74        
Core14: 22.72        Core15: 88.42        
Core16: 19.77        Core17: 73.54        
Core18: 26.93        Core19: 97.29        
Core20: 25.37        Core21: 94.20        
Core22: 10.02        Core23: 86.39        
Core24: 28.35        Core25: 92.70        
Core26: 19.78        Core27: 97.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.70
Socket1: 90.63
DDR read Latency(ns)
Socket0: 41796.11
Socket1: 244.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 104.29        
Core2: 23.94        Core3: 102.25        
Core4: 22.83        Core5: 96.73        
Core6: 23.19        Core7: 95.92        
Core8: 19.10        Core9: 44.52        
Core10: 23.46        Core11: 99.14        
Core12: 26.58        Core13: 76.75        
Core14: 23.04        Core15: 92.74        
Core16: 24.91        Core17: 77.27        
Core18: 25.78        Core19: 80.52        
Core20: 24.66        Core21: 100.24        
Core22: 20.71        Core23: 93.89        
Core24: 21.90        Core25: 89.20        
Core26: 10.45        Core27: 100.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.53
Socket1: 91.22
DDR read Latency(ns)
Socket0: 37572.60
Socket1: 245.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13919
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412185922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412199250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206107544; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206107544; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206202752; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206202752; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005223818; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016465; Consumed Joules: 245.15; Watts: 40.82; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 688101; Consumed DRAM Joules: 10.53; DRAM Watts: 1.75
S1P0; QPIClocks: 14412411206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412422434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206323635; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206323635; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206233724; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206233724; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005609043; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5563000; Consumed Joules: 339.54; Watts: 56.54; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1714498; Consumed DRAM Joules: 26.23; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3796
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.56   0.01    0.62     331 K    982 K    0.66    0.14    0.01    0.01     6440        4        2     70
   1    1     0.05   0.10   0.52    1.04      30 M     37 M    0.18    0.20    0.06    0.08     3920     6170       29     61
   2    0     0.00   0.54   0.00    0.60      27 K     96 K    0.71    0.30    0.00    0.01     1176        1        1     69
   3    1     0.05   0.09   0.63    1.13      34 M     42 M    0.19    0.20    0.06    0.08     4872     7719       88     60
   4    0     0.00   0.84   0.00    0.60      31 K    104 K    0.70    0.30    0.00    0.00     2352        4        0     70
   5    1     0.08   0.17   0.46    0.98      27 M     33 M    0.20    0.22    0.03    0.04     2072     5688       42     61
   6    0     0.00   0.49   0.00    0.60      23 K     81 K    0.72    0.28    0.00    0.01     1512        5        1     70
   7    1     0.05   0.15   0.31    0.81      20 M     25 M    0.20    0.20    0.04    0.05     1512     3788       55     61
   8    0     0.00   0.45   0.00    0.60      24 K     93 K    0.74    0.27    0.00    0.01     1232        3        0     69
   9    1     0.09   0.60   0.15    0.65    2571 K   4407 K    0.42    0.51    0.00    0.00      280      256       26     61
  10    0     0.00   0.60   0.00    0.60      28 K    110 K    0.74    0.36    0.00    0.01     2632        3        1     69
  11    1     0.06   0.15   0.42    0.95      23 M     29 M    0.21    0.24    0.04    0.04     1288     4927       13     60
  12    0     0.01   1.05   0.01    0.96      35 K    249 K    0.86    0.59    0.00    0.00     2128        4        1     70
  13    1     0.05   0.10   0.50    1.02      26 M     34 M    0.21    0.24    0.05    0.07     4536     6028       58     60
  14    0     0.01   1.08   0.01    0.93      32 K    244 K    0.87    0.59    0.00    0.00     4144        5        0     70
  15    1     0.07   0.22   0.31    0.80      18 M     22 M    0.20    0.26    0.03    0.03      280     3829       14     60
  16    0     0.01   1.07   0.01    0.92      36 K    252 K    0.86    0.59    0.00    0.00     5152        5        1     70
  17    1     0.05   0.10   0.48    1.00      26 M     34 M    0.22    0.25    0.05    0.07     4984     6560       16     60
  18    0     0.00   0.60   0.00    0.60      22 K     92 K    0.75    0.34    0.00    0.01      560        1        1     71
  19    1     0.08   0.14   0.52    1.05      25 M     32 M    0.22    0.25    0.03    0.04     2744     5347       39     61
  20    0     0.00   0.55   0.00    0.60      33 K    112 K    0.70    0.33    0.00    0.01      616        2        1     71
  21    1     0.05   0.14   0.39    0.92      21 M     26 M    0.20    0.25    0.04    0.05     1288     4599       13     61
  22    0     0.00   0.54   0.00    0.60      29 K     87 K    0.66    0.30    0.00    0.01      448        2        0     70
  23    1     0.08   0.21   0.36    0.85      19 M     24 M    0.22    0.28    0.03    0.03     4984     4093       80     61
  24    0     0.00   0.55   0.00    0.60      32 K     93 K    0.65    0.31    0.00    0.01      616        2        0     71
  25    1     0.06   0.21   0.26    0.75      16 M     20 M    0.19    0.24    0.03    0.04     1792     3469       19     61
  26    0     0.00   0.39   0.00    0.60      19 K     53 K    0.64    0.21    0.00    0.01     2072        1        1     70
  27    1     0.04   0.13   0.30    0.79      20 M     25 M    0.17    0.21    0.05    0.06     1176     4167       16     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.81   0.00    0.73     708 K   2654 K    0.73    0.38    0.00    0.01    31080       42       10     62
 SKT    1     0.06   0.15   0.40    0.93     314 M    394 M    0.20    0.24    0.04    0.05    35728    66640      508     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.20    0.93     315 M    397 M    0.21    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9066 M ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.75 %

 C1 core residency: 28.57 %; C3 core residency: 1.37 %; C6 core residency: 48.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.81 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5050 M   5055 M   |    5%     5%   
 SKT    1     4947 M   4947 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.13     204.53       8.72         184.62
 SKT   1    55.44    27.43     283.62      21.81         458.91
---------------------------------------------------------------------------------------------------------------
       *    55.81    27.56     488.15      30.54         458.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 396d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11089.87 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5454.45 --|
|-- Mem Ch  2: Reads (MB/s):    73.29 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.18 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    73.29 --||-- NODE 1 Mem Read (MB/s) : 11089.87 --|
|-- NODE 0 Mem Write(MB/s) :    27.18 --||-- NODE 1 Mem Write(MB/s) :  5454.45 --|
|-- NODE 0 P. Write (T/s):      31153 --||-- NODE 1 P. Write (T/s):     202048 --|
|-- NODE 0 Memory (MB/s):      100.48 --||-- NODE 1 Memory (MB/s):    16544.32 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11163.17                --|
            |--                System Write Throughput(MB/s):       5481.63                --|
            |--               System Memory Throughput(MB/s):      16644.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3aa2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088          12     897 K   375 K    276       0      36  
 1      82 M        12      15 M    99 M    421 K     0     585 K
-----------------------------------------------------------------------
 *      82 M        24      16 M   100 M    421 K     0     586 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 102.61        
Core2: 32.21        Core3: 104.88        
Core4: 19.67        Core5: 98.16        
Core6: 21.25        Core7: 105.89        
Core8: 10.37        Core9: 46.25        
Core10: 25.33        Core11: 105.76        
Core12: 23.64        Core13: 67.03        
Core14: 23.92        Core15: 113.48        
Core16: 29.49        Core17: 70.57        
Core18: 22.89        Core19: 110.03        
Core20: 27.05        Core21: 88.61        
Core22: 29.36        Core23: 101.22        
Core24: 23.09        Core25: 102.45        
Core26: 28.29        Core27: 104.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.65
Socket1: 95.37
DDR read Latency(ns)
Socket0: 40128.72
Socket1: 242.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.92        Core1: 100.06        
Core2: 24.94        Core3: 102.82        
Core4: 22.29        Core5: 98.61        
Core6: 19.85        Core7: 97.80        
Core8: 23.32        Core9: 46.40        
Core10: 20.55        Core11: 96.62        
Core12: 22.35        Core13: 71.79        
Core14: 10.15        Core15: 106.93        
Core16: 20.64        Core17: 76.57        
Core18: 21.35        Core19: 97.82        
Core20: 22.01        Core21: 91.53        
Core22: 23.46        Core23: 99.58        
Core24: 33.96        Core25: 94.58        
Core26: 23.50        Core27: 93.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 92.56
DDR read Latency(ns)
Socket0: 37364.94
Socket1: 245.28
irq_total: 130717.249338413
cpu_total: 21.32
cpu_0: 1.26
cpu_1: 42.09
cpu_2: 0.40
cpu_3: 43.02
cpu_4: 0.73
cpu_5: 51.40
cpu_6: 0.40
cpu_7: 44.61
cpu_8: 0.53
cpu_9: 20.41
cpu_10: 0.66
cpu_11: 45.08
cpu_12: 0.27
cpu_13: 47.21
cpu_14: 0.53
cpu_15: 38.83
cpu_16: 0.27
cpu_17: 43.68
cpu_18: 0.47
cpu_19: 44.15
cpu_20: 1.13
cpu_21: 36.64
cpu_22: 0.47
cpu_23: 43.95
cpu_24: 0.47
cpu_25: 41.89
cpu_26: 0.33
cpu_27: 46.28
enp130s0f0_tx_bytes_phy: 2643989160
enp130s0f1_tx_bytes_phy: 2649434671
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5293423831
enp130s0f0_rx_bytes: 2152980
enp130s0f1_rx_bytes: 2261137
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 4414117
enp130s0f0_tx_bytes: 2642850542
enp130s0f1_tx_bytes: 2648226545
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5291077087
enp130s0f0_tx_packets_phy: 293190
enp130s0f1_tx_packets_phy: 293793
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 586983
enp130s0f0_tx_packets: 293193
enp130s0f1_tx_packets: 293790
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 586983
enp130s0f0_rx_packets_phy: 32620
enp130s0f1_rx_packets_phy: 34258
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 66878
enp130s0f0_rx_bytes_phy: 2283426
enp130s0f1_rx_bytes_phy: 2398111
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 4681537
enp130s0f0_rx_packets: 32620
enp130s0f1_rx_packets: 34259
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 66879


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.21        Core1: 102.56        
Core2: 20.36        Core3: 100.33        
Core4: 23.54        Core5: 97.41        
Core6: 22.77        Core7: 90.93        
Core8: 26.78        Core9: 41.28        
Core10: 20.81        Core11: 97.26        
Core12: 21.98        Core13: 76.97        
Core14: 25.33        Core15: 107.48        
Core16: 21.68        Core17: 83.99        
Core18: 10.26        Core19: 101.57        
Core20: 17.69        Core21: 97.13        
Core22: 22.24        Core23: 100.29        
Core24: 19.68        Core25: 92.06        
Core26: 23.94        Core27: 92.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.36
Socket1: 93.19
DDR read Latency(ns)
Socket0: 34155.80
Socket1: 245.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.16        Core1: 101.86        
Core2: 22.88        Core3: 103.92        
Core4: 29.14        Core5: 95.92        
Core6: 20.98        Core7: 100.93        
Core8: 25.55        Core9: 44.98        
Core10: 21.31        Core11: 102.05        
Core12: 20.94        Core13: 73.97        
Core14: 22.72        Core15: 113.60        
Core16: 24.23        Core17: 83.30        
Core18: 10.21        Core19: 99.38        
Core20: 21.40        Core21: 98.42        
Core22: 22.07        Core23: 106.01        
Core24: 20.29        Core25: 96.65        
Core26: 20.24        Core27: 98.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 95.86
DDR read Latency(ns)
Socket0: 37402.02
Socket1: 245.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 101.41        
Core2: 23.91        Core3: 110.32        
Core4: 30.21        Core5: 99.41        
Core6: 22.00        Core7: 107.11        
Core8: 28.60        Core9: 46.75        
Core10: 28.89        Core11: 95.81        
Core12: 28.75        Core13: 98.48        
Core14: 23.16        Core15: 105.37        
Core16: 29.39        Core17: 98.01        
Core18: 29.15        Core19: 101.32        
Core20: 27.27        Core21: 93.47        
Core22: 32.98        Core23: 98.62        
Core24: 31.05        Core25: 94.37        
Core26: 32.16        Core27: 105.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 99.35
DDR read Latency(ns)
Socket0: 43361.99
Socket1: 245.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.35        Core1: 101.26        
Core2: 22.29        Core3: 105.13        
Core4: 29.26        Core5: 94.37        
Core6: 22.93        Core7: 96.77        
Core8: 18.60        Core9: 47.46        
Core10: 30.54        Core11: 92.07        
Core12: 20.07        Core13: 83.13        
Core14: 29.97        Core15: 110.92        
Core16: 22.28        Core17: 101.06        
Core18: 34.45        Core19: 98.00        
Core20: 10.32        Core21: 86.26        
Core22: 22.79        Core23: 100.40        
Core24: 24.25        Core25: 98.50        
Core26: 33.50        Core27: 93.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.70
Socket1: 95.11
DDR read Latency(ns)
Socket0: 43006.37
Socket1: 245.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15627
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412068790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412084734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206045370; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206045370; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206130556; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206130556; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005142159; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016448; Consumed Joules: 245.14; Watts: 40.82; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 688152; Consumed DRAM Joules: 10.53; DRAM Watts: 1.75
S1P0; QPIClocks: 14412192926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412197222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206189585; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206189585; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206105013; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206105013; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005174735; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5592729; Consumed Joules: 341.35; Watts: 56.84; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1717033; Consumed DRAM Joules: 26.27; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e42
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.75   0.01    0.62     336 K    943 K    0.64    0.14    0.00    0.01     5880        8        4     70
   1    1     0.04   0.09   0.48    1.00      28 M     34 M    0.18    0.20    0.07    0.08     3584     5629       49     60
   2    0     0.00   0.61   0.00    0.60      68 K    199 K    0.66    0.33    0.00    0.01     2464        6        1     69
   3    1     0.04   0.10   0.42    0.94      25 M     31 M    0.18    0.19    0.06    0.07     4144     5709       21     60
   4    0     0.00   0.46   0.00    0.60      51 K    145 K    0.65    0.25    0.00    0.01      672        3        1     70
   5    1     0.07   0.13   0.55    1.07      28 M     35 M    0.19    0.22    0.04    0.05     4704     5888       53     61
   6    0     0.04   1.14   0.03    1.11      76 K    697 K    0.89    0.64    0.00    0.00    14112       26        0     70
   7    1     0.07   0.15   0.47    1.00      22 M     27 M    0.19    0.22    0.03    0.04     1176     3967       44     61
   8    0     0.00   0.69   0.00    0.60      28 K    116 K    0.75    0.38    0.00    0.01      952        2        0     69
   9    1     0.09   0.57   0.15    0.61    2748 K   4599 K    0.40    0.54    0.00    0.01      224      219       17     60
  10    0     0.00   0.58   0.00    0.60      14 K     73 K    0.81    0.37    0.00    0.01      560        2        1     69
  11    1     0.05   0.11   0.48    1.00      23 M     29 M    0.20    0.23    0.04    0.05     4928     5099       31     59
  12    0     0.00   0.57   0.00    0.60      24 K     87 K    0.72    0.36    0.00    0.01      840        2        0     70
  13    1     0.05   0.10   0.48    1.01      25 M     31 M    0.19    0.23    0.05    0.06     2184     5477       18     60
  14    0     0.00   1.16   0.00    0.60      18 K     74 K    0.75    0.32    0.00    0.00      392        1        0     70
  15    1     0.04   0.12   0.36    0.88      20 M     24 M    0.18    0.19    0.05    0.06      280     4546       15     60
  16    0     0.00   0.50   0.00    0.60      16 K     63 K    0.73    0.30    0.00    0.01      224        0        1     70
  17    1     0.02   0.06   0.39    0.90      24 M     29 M    0.17    0.21    0.11    0.13     1344     5619       32     61
  18    0     0.00   1.25   0.00    0.61      20 K     71 K    0.72    0.36    0.00    0.00      560        1        1     71
  19    1     0.05   0.11   0.47    1.00      23 M     29 M    0.19    0.22    0.05    0.06     2800     4929       12     60
  20    0     0.00   0.58   0.00    0.60      20 K     66 K    0.69    0.32    0.00    0.01      616        3        0     70
  21    1     0.07   0.14   0.50    1.03      22 M     28 M    0.20    0.26    0.03    0.04     2128     4610       14     61
  22    0     0.00   0.91   0.00    0.60      25 K     89 K    0.71    0.33    0.00    0.00     1680        2        1     71
  23    1     0.06   0.14   0.46    0.99      21 M     26 M    0.20    0.24    0.03    0.04     3584     4589       50     62
  24    0     0.00   0.39   0.00    0.60      15 K     60 K    0.75    0.21    0.00    0.01       56        0        1     71
  25    1     0.05   0.12   0.43    0.97      21 M     26 M    0.20    0.23    0.04    0.05     3584     4632       13     61
  26    0     0.00   0.42   0.00    0.60      14 K     65 K    0.78    0.24    0.00    0.01     2072        4        0     70
  27    1     0.07   0.12   0.53    1.05      23 M     28 M    0.20    0.24    0.04    0.04     2912     4408       16     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.91   0.00    0.77     731 K   2754 K    0.73    0.41    0.00    0.00    31080       60       11     62
 SKT    1     0.06   0.13   0.44    0.98     313 M    388 M    0.19    0.23    0.04    0.05    37576    65321      385     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.14   0.22    0.97     314 M    390 M    0.20    0.23    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8503 M ; Active cycles:   62 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.96 %

 C1 core residency: 26.86 %; C3 core residency: 0.59 %; C6 core residency: 49.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.76 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5044 M   5045 M   |    5%     5%   
 SKT    1     4942 M   4942 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.13     204.52       8.77         176.40
 SKT   1    55.81    27.03     289.43      21.91         473.71
---------------------------------------------------------------------------------------------------------------
       *    56.17    27.16     493.95      30.68         473.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 402c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11063.59 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5475.28 --|
|-- Mem Ch  2: Reads (MB/s):    66.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    25.23 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    66.13 --||-- NODE 1 Mem Read (MB/s) : 11063.59 --|
|-- NODE 0 Mem Write(MB/s) :    25.23 --||-- NODE 1 Mem Write(MB/s) :  5475.28 --|
|-- NODE 0 P. Write (T/s):      31155 --||-- NODE 1 P. Write (T/s):     201652 --|
|-- NODE 0 Memory (MB/s):       91.36 --||-- NODE 1 Memory (MB/s):    16538.87 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11129.72                --|
            |--                System Write Throughput(MB/s):       5500.51                --|
            |--               System Memory Throughput(MB/s):      16630.23                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4155
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      10 K        60     999 K   429 K     84       0     132  
 1      83 M        12      17 M   100 M    427 K     0     632 K
-----------------------------------------------------------------------
 *      83 M        72      18 M   101 M    427 K     0     632 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.97        Core1: 100.05        
Core2: 27.83        Core3: 99.13        
Core4: 21.67        Core5: 99.69        
Core6: 28.49        Core7: 76.41        
Core8: 27.29        Core9: 52.92        
Core10: 27.53        Core11: 81.83        
Core12: 29.04        Core13: 93.83        
Core14: 29.28        Core15: 87.58        
Core16: 31.77        Core17: 66.98        
Core18: 31.24        Core19: 96.07        
Core20: 29.84        Core21: 95.42        
Core22: 30.40        Core23: 94.98        
Core24: 29.58        Core25: 99.59        
Core26: 29.30        Core27: 101.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.51
Socket1: 90.06
DDR read Latency(ns)
Socket0: 53037.21
Socket1: 243.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.20        Core1: 106.83        
Core2: 24.57        Core3: 96.85        
Core4: 28.48        Core5: 100.29        
Core6: 21.58        Core7: 82.50        
Core8: 22.12        Core9: 43.04        
Core10: 25.62        Core11: 87.94        
Core12: 22.89        Core13: 65.97        
Core14: 23.24        Core15: 86.43        
Core16: 26.50        Core17: 68.76        
Core18: 10.13        Core19: 99.66        
Core20: 21.08        Core21: 92.36        
Core22: 23.93        Core23: 89.75        
Core24: 19.82        Core25: 97.83        
Core26: 21.42        Core27: 103.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.21
Socket1: 88.50
DDR read Latency(ns)
Socket0: 41676.99
Socket1: 245.17
irq_total: 134406.247093101
cpu_total: 20.46
cpu_0: 1.33
cpu_1: 49.27
cpu_2: 0.33
cpu_3: 45.48
cpu_4: 0.60
cpu_5: 46.48
cpu_6: 0.60
cpu_7: 46.01
cpu_8: 0.27
cpu_9: 9.77
cpu_10: 0.53
cpu_11: 46.21
cpu_12: 0.20
cpu_13: 43.75
cpu_14: 1.06
cpu_15: 42.62
cpu_16: 0.20
cpu_17: 46.41
cpu_18: 0.47
cpu_19: 41.36
cpu_20: 0.47
cpu_21: 41.09
cpu_22: 0.47
cpu_23: 36.57
cpu_24: 0.40
cpu_25: 35.57
cpu_26: 0.27
cpu_27: 35.37
enp130s0f0_rx_packets: 37381
enp130s0f1_rx_packets: 35098
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 72479
enp130s0f0_rx_bytes: 2467192
enp130s0f1_rx_bytes: 2316485
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 4783677
enp130s0f0_rx_bytes_phy: 2616830
enp130s0f1_rx_bytes_phy: 2456654
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5073484
enp130s0f0_rx_packets_phy: 37383
enp130s0f1_rx_packets_phy: 35095
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 72478
enp130s0f0_tx_bytes_phy: 2667419091
enp130s0f1_tx_bytes_phy: 2670433774
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5337852865
enp130s0f0_tx_bytes: 2666271895
enp130s0f1_tx_bytes: 2669381117
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5335653012
enp130s0f0_tx_packets_phy: 295788
enp130s0f1_tx_packets_phy: 296122
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 591910
enp130s0f0_tx_packets: 295792
enp130s0f1_tx_packets: 296137
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 591929


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.98        Core1: 104.87        
Core2: 23.30        Core3: 96.59        
Core4: 24.37        Core5: 103.94        
Core6: 23.40        Core7: 89.82        
Core8: 21.88        Core9: 44.84        
Core10: 19.96        Core11: 92.43        
Core12: 20.94        Core13: 84.19        
Core14: 26.07        Core15: 83.75        
Core16: 22.45        Core17: 88.28        
Core18: 19.42        Core19: 96.32        
Core20: 24.92        Core21: 87.80        
Core22: 9.67        Core23: 87.41        
Core24: 20.44        Core25: 92.99        
Core26: 20.77        Core27: 103.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 92.53
DDR read Latency(ns)
Socket0: 37902.22
Socket1: 245.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 101.11        
Core2: 20.88        Core3: 98.28        
Core4: 20.26        Core5: 101.14        
Core6: 19.77        Core7: 87.85        
Core8: 27.89        Core9: 49.38        
Core10: 20.19        Core11: 93.40        
Core12: 34.35        Core13: 89.96        
Core14: 22.48        Core15: 91.48        
Core16: 23.55        Core17: 78.44        
Core18: 22.50        Core19: 89.89        
Core20: 22.11        Core21: 85.23        
Core22: 19.13        Core23: 100.21        
Core24: 22.80        Core25: 99.39        
Core26: 9.74        Core27: 104.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 93.01
DDR read Latency(ns)
Socket0: 41400.32
Socket1: 245.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 97.98        
Core2: 23.46        Core3: 99.38        
Core4: 21.80        Core5: 99.15        
Core6: 19.86        Core7: 81.11        
Core8: 21.98        Core9: 46.64        
Core10: 21.03        Core11: 88.79        
Core12: 22.32        Core13: 98.28        
Core14: 30.50        Core15: 85.83        
Core16: 19.09        Core17: 65.27        
Core18: 23.61        Core19: 91.77        
Core20: 22.49        Core21: 98.97        
Core22: 30.60        Core23: 98.38        
Core24: 21.28        Core25: 100.83        
Core26: 9.39        Core27: 96.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 90.87
DDR read Latency(ns)
Socket0: 40292.51
Socket1: 245.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.03        Core1: 102.11        
Core2: 31.87        Core3: 100.81        
Core4: 35.82        Core5: 102.69        
Core6: 24.05        Core7: 97.32        
Core8: 23.39        Core9: 50.73        
Core10: 31.74        Core11: 96.71        
Core12: 31.83        Core13: 89.25        
Core14: 21.00        Core15: 96.14        
Core16: 28.56        Core17: 74.85        
Core18: 36.22        Core19: 99.23        
Core20: 36.12        Core21: 90.67        
Core22: 35.34        Core23: 94.40        
Core24: 25.95        Core25: 103.85        
Core26: 32.72        Core27: 111.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 95.71
DDR read Latency(ns)
Socket0: 49058.88
Socket1: 245.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17341
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411964118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411973974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205991643; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205991643; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206088437; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206088437; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005108505; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016432; Consumed Joules: 245.14; Watts: 40.82; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684035; Consumed DRAM Joules: 10.47; DRAM Watts: 1.74
S1P0; QPIClocks: 14412119758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412125054; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206156481; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206156481; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206069679; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206069679; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005151761; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5549233; Consumed Joules: 338.70; Watts: 56.40; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1710427; Consumed DRAM Joules: 26.17; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44ee
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.89   0.02    0.76     315 K   1103 K    0.71    0.34    0.00    0.01     6832        8        3     71
   1    1     0.05   0.07   0.73    1.19      40 M     49 M    0.18    0.20    0.08    0.09     3528     8095       21     61
   2    0     0.01   1.06   0.01    0.85      91 K    408 K    0.78    0.55    0.00    0.00     9016       12        3     69
   3    1     0.06   0.12   0.51    1.04      28 M     35 M    0.19    0.22    0.05    0.06     5376     5826       60     60
   4    0     0.00   0.62   0.00    0.60      28 K     88 K    0.68    0.34    0.00    0.01     1064        2        0     70
   5    1     0.06   0.17   0.35    0.85      24 M     30 M    0.19    0.19    0.04    0.05     2072     5164       18     61
   6    0     0.00   0.62   0.00    0.60      39 K    108 K    0.64    0.36    0.00    0.01     1288        3        2     70
   7    1     0.10   0.19   0.52    1.04      23 M     30 M    0.23    0.27    0.02    0.03     3304     4031      160     60
   8    0     0.00   0.60   0.00    0.60      35 K    107 K    0.67    0.35    0.00    0.01      840        3        1     69
   9    1     0.07   0.67   0.10    0.65    1793 K   2748 K    0.35    0.38    0.00    0.00      112      251       35     61
  10    0     0.00   0.54   0.00    0.60      21 K     77 K    0.72    0.31    0.00    0.01     1400        3        1     69
  11    1     0.07   0.18   0.40    0.91      21 M     26 M    0.21    0.24    0.03    0.04     4536     4318       11     59
  12    0     0.00   1.00   0.00    0.60      30 K     81 K    0.63    0.34    0.00    0.00     1064        1        1     70
  13    1     0.08   0.13   0.61    1.12      26 M     34 M    0.25    0.30    0.03    0.04     2576     5947       35     59
  14    0     0.00   0.66   0.00    0.60      27 K     76 K    0.64    0.33    0.00    0.01      896        2        0     70
  15    1     0.04   0.11   0.39    0.90      24 M     30 M    0.18    0.22    0.06    0.07      560     5416       12     60
  16    0     0.00   0.43   0.00    0.68      17 K     67 K    0.74    0.29    0.00    0.01      896        1        0     70
  17    1     0.04   0.15   0.25    0.79      16 M     21 M    0.23    0.23    0.04    0.05     4424     3656       29     61
  18    0     0.00   0.70   0.00    0.60      41 K    133 K    0.69    0.37    0.00    0.01     1512        3        3     71
  19    1     0.06   0.14   0.43    0.95      23 M     30 M    0.20    0.23    0.04    0.05     3920     4744       14     61
  20    0     0.00   1.14   0.00    0.60      21 K     69 K    0.68    0.25    0.00    0.00      840        3        1     70
  21    1     0.07   0.13   0.55    1.07      25 M     33 M    0.24    0.29    0.03    0.04     2968     5380       10     62
  22    0     0.00   0.51   0.00    0.60      19 K     83 K    0.77    0.32    0.00    0.01     1008        2        0     70
  23    1     0.06   0.17   0.37    0.89      19 M     24 M    0.21    0.24    0.03    0.04      896     3857       11     62
  24    0     0.00   0.50   0.00    0.60      16 K     72 K    0.77    0.31    0.00    0.01     2240        3        0     71
  25    1     0.03   0.18   0.17    0.64      13 M     16 M    0.21    0.20    0.04    0.05      168     2667        5     61
  26    0     0.01   1.07   0.01    0.98      28 K    218 K    0.87    0.60    0.00    0.00     3080        7        0     70
  27    1     0.04   0.11   0.34    0.84      22 M     26 M    0.17    0.21    0.06    0.07     3136     4366       12     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.88   0.00    0.74     734 K   2696 K    0.73    0.41    0.00    0.00    31976       53       15     63
 SKT    1     0.06   0.15   0.41    0.96     311 M    392 M    0.21    0.24    0.04    0.05    37576    63718      433     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.21    0.96     312 M    394 M    0.21    0.24    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8898 M ; Active cycles:   57 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.58 %

 C1 core residency: 27.16 %; C3 core residency: 2.11 %; C6 core residency: 49.14 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.84 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5016 M   5020 M   |    5%     5%   
 SKT    1     4929 M   4929 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.33     0.13     204.44       8.81         187.54
 SKT   1    55.09    27.52     284.88      21.89         456.71
---------------------------------------------------------------------------------------------------------------
       *    55.42    27.64     489.31      30.70         455.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 46d7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10962.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5518.72 --|
|-- Mem Ch  2: Reads (MB/s):    71.67 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    26.64 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    71.67 --||-- NODE 1 Mem Read (MB/s) : 10962.48 --|
|-- NODE 0 Mem Write(MB/s) :    26.64 --||-- NODE 1 Mem Write(MB/s) :  5518.72 --|
|-- NODE 0 P. Write (T/s):      31157 --||-- NODE 1 P. Write (T/s):     198420 --|
|-- NODE 0 Memory (MB/s):       98.32 --||-- NODE 1 Memory (MB/s):    16481.20 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11034.15                --|
            |--                System Write Throughput(MB/s):       5545.37                --|
            |--               System Memory Throughput(MB/s):      16579.52                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 480f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8592          24    1258 K   426 K   3252     108      36  
 1      83 M         0      16 M   105 M    431 K    36     609 K
-----------------------------------------------------------------------
 *      83 M        24      17 M   105 M    434 K   144     609 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 93.64        
Core2: 24.95        Core3: 99.68        
Core4: 36.75        Core5: 95.86        
Core6: 20.45        Core7: 77.94        
Core8: 22.79        Core9: 52.46        
Core10: 29.09        Core11: 81.25        
Core12: 19.67        Core13: 83.28        
Core14: 26.61        Core15: 99.58        
Core16: 20.76        Core17: 82.99        
Core18: 24.52        Core19: 79.14        
Core20: 22.01        Core21: 83.34        
Core22: 10.49        Core23: 78.17        
Core24: 20.47        Core25: 106.60        
Core26: 21.02        Core27: 87.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 86.30
DDR read Latency(ns)
Socket0: 40721.13
Socket1: 243.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.25        Core1: 97.16        
Core2: 29.04        Core3: 99.89        
Core4: 28.10        Core5: 93.38        
Core6: 33.07        Core7: 66.59        
Core8: 21.66        Core9: 49.77        
Core10: 23.79        Core11: 85.47        
Core12: 20.98        Core13: 82.86        
Core14: 26.64        Core15: 101.85        
Core16: 29.90        Core17: 82.19        
Core18: 31.27        Core19: 81.72        
Core20: 23.32        Core21: 100.58        
Core22: 28.72        Core23: 87.89        
Core24: 29.24        Core25: 81.92        
Core26: 29.82        Core27: 73.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.96
Socket1: 84.12
DDR read Latency(ns)
Socket0: 48057.69
Socket1: 246.06
irq_total: 136217.764955867
cpu_total: 20.38
cpu_0: 1.53
cpu_1: 49.00
cpu_2: 0.33
cpu_3: 46.61
cpu_4: 0.27
cpu_5: 45.74
cpu_6: 0.33
cpu_7: 51.20
cpu_8: 0.47
cpu_9: 17.22
cpu_10: 0.13
cpu_11: 37.90
cpu_12: 0.20
cpu_13: 49.27
cpu_14: 0.20
cpu_15: 37.50
cpu_16: 0.27
cpu_17: 45.15
cpu_18: 1.40
cpu_19: 39.43
cpu_20: 0.93
cpu_21: 33.58
cpu_22: 0.66
cpu_23: 40.36
cpu_24: 0.53
cpu_25: 28.26
cpu_26: 0.27
cpu_27: 41.82
enp130s0f0_rx_bytes_phy: 2471137
enp130s0f1_rx_bytes_phy: 2916446
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5387583
enp130s0f0_rx_packets: 35303
enp130s0f1_rx_packets: 41663
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 76966
enp130s0f0_tx_bytes: 2698718887
enp130s0f1_tx_bytes: 2700346676
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5399065563
enp130s0f0_rx_bytes: 2330008
enp130s0f1_rx_bytes: 2749784
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 5079792
enp130s0f0_tx_packets: 299392
enp130s0f1_tx_packets: 299572
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 598964
enp130s0f0_rx_packets_phy: 35301
enp130s0f1_rx_packets_phy: 41663
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 76964
enp130s0f0_tx_bytes_phy: 2699733070
enp130s0f1_tx_bytes_phy: 2701491402
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5401224472
enp130s0f0_tx_packets_phy: 299371
enp130s0f1_tx_packets_phy: 299566
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 598937


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.45        Core1: 94.52        
Core2: 23.12        Core3: 97.83        
Core4: 20.02        Core5: 94.54        
Core6: 23.99        Core7: 68.30        
Core8: 10.03        Core9: 48.44        
Core10: 17.76        Core11: 92.02        
Core12: 25.98        Core13: 75.81        
Core14: 32.87        Core15: 96.40        
Core16: 27.67        Core17: 75.05        
Core18: 21.10        Core19: 83.43        
Core20: 28.92        Core21: 90.12        
Core22: 18.60        Core23: 85.67        
Core24: 20.94        Core25: 90.04        
Core26: 23.27        Core27: 74.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.22
Socket1: 83.79
DDR read Latency(ns)
Socket0: 40450.66
Socket1: 245.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 96.94        
Core2: 22.93        Core3: 99.44        
Core4: 20.72        Core5: 94.66        
Core6: 22.51        Core7: 75.26        
Core8: 20.81        Core9: 49.02        
Core10: 22.10        Core11: 103.06        
Core12: 20.54        Core13: 76.29        
Core14: 30.80        Core15: 100.92        
Core16: 24.00        Core17: 77.53        
Core18: 22.27        Core19: 96.79        
Core20: 27.11        Core21: 98.31        
Core22: 20.65        Core23: 76.03        
Core24: 21.09        Core25: 90.23        
Core26: 9.79        Core27: 83.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.54
Socket1: 86.87
DDR read Latency(ns)
Socket0: 40055.13
Socket1: 246.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.42        Core1: 93.69        
Core2: 9.67        Core3: 103.44        
Core4: 21.07        Core5: 96.54        
Core6: 17.64        Core7: 79.12        
Core8: 18.99        Core9: 54.78        
Core10: 20.16        Core11: 99.50        
Core12: 19.92        Core13: 84.22        
Core14: 20.92        Core15: 104.23        
Core16: 28.72        Core17: 86.06        
Core18: 22.05        Core19: 95.11        
Core20: 23.43        Core21: 86.73        
Core22: 28.93        Core23: 80.09        
Core24: 19.35        Core25: 103.60        
Core26: 18.92        Core27: 86.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.57
Socket1: 89.82
DDR read Latency(ns)
Socket0: 41567.79
Socket1: 245.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.30        Core1: 97.64        
Core2: 24.39        Core3: 100.48        
Core4: 22.10        Core5: 98.59        
Core6: 22.51        Core7: 83.80        
Core8: 10.04        Core9: 52.70        
Core10: 19.46        Core11: 90.63        
Core12: 21.09        Core13: 101.98        
Core14: 23.36        Core15: 101.47        
Core16: 25.90        Core17: 99.58        
Core18: 34.64        Core19: 96.12        
Core20: 33.02        Core21: 98.35        
Core22: 28.94        Core23: 80.11        
Core24: 23.28        Core25: 99.08        
Core26: 28.23        Core27: 87.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 93.79
DDR read Latency(ns)
Socket0: 41041.13
Socket1: 246.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19062
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415331830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415347050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207680414; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207680414; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207775460; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207775460; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006493951; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4013447; Consumed Joules: 244.96; Watts: 40.79; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 692256; Consumed DRAM Joules: 10.59; DRAM Watts: 1.76
S1P0; QPIClocks: 14415436310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415442982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207820715; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207820715; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207733654; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207733654; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006774586; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5471743; Consumed Joules: 333.97; Watts: 55.61; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1713164; Consumed DRAM Joules: 26.21; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4baf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.67   0.01    0.60     313 K    892 K    0.65    0.10    0.00    0.01     4872        3        1     71
   1    1     0.06   0.11   0.57    1.09      31 M     39 M    0.19    0.22    0.05    0.06     2856     5949       69     61
   2    0     0.00   0.62   0.00    0.60      36 K    114 K    0.68    0.33    0.00    0.01      728        2        0     69
   3    1     0.04   0.13   0.29    0.77      22 M     27 M    0.19    0.19    0.06    0.07     2520     4337       12     60
   4    0     0.00   0.48   0.00    0.60      26 K     84 K    0.68    0.30    0.00    0.01      728        3        0     70
   5    1     0.07   0.17   0.43    0.94      27 M     33 M    0.19    0.21    0.04    0.05     4144     5349       14     60
   6    0     0.00   0.56   0.00    0.60      42 K     98 K    0.57    0.32    0.00    0.01     1568        4        1     70
   7    1     0.11   0.16   0.66    1.15      27 M     36 M    0.24    0.30    0.03    0.03     3080     5247       35     60
   8    0     0.00   1.20   0.00    0.60      34 K     83 K    0.59    0.27    0.00    0.00     1120        2        1     69
   9    1     0.08   0.61   0.13    0.62    2818 K   4883 K    0.42    0.37    0.00    0.01      168      239       20     60
  10    0     0.00   0.75   0.00    0.60      38 K    101 K    0.62    0.37    0.00    0.01     1232        2        1     68
  11    1     0.06   0.14   0.45    0.97      24 M     31 M    0.21    0.24    0.04    0.05      896     5178       53     60
  12    0     0.00   1.15   0.00    0.60      29 K     78 K    0.62    0.27    0.00    0.00     1288        4        0     70
  13    1     0.05   0.10   0.53    1.05      27 M     34 M    0.21    0.25    0.05    0.06     4704     5781       13     59
  14    0     0.00   0.57   0.00    0.60      53 K    119 K    0.55    0.27    0.00    0.01     2184        2        4     70
  15    1     0.05   0.19   0.28    0.80      15 M     19 M    0.20    0.24    0.03    0.04     3360     3081        8     60
  16    0     0.01   1.05   0.01    1.01      38 K    243 K    0.84    0.59    0.00    0.00     4816        7        0     70
  17    1     0.03   0.07   0.43    0.94      26 M     32 M    0.18    0.24    0.09    0.10     6272     6078       50     60
  18    0     0.00   0.60   0.00    0.60      21 K     81 K    0.73    0.34    0.00    0.01     1008        1        1     71
  19    1     0.08   0.16   0.52    1.05      25 M     32 M    0.22    0.27    0.03    0.04     2128     4709       11     62
  20    0     0.01   1.06   0.01    0.97      25 K    220 K    0.88    0.61    0.00    0.00     3808        5        0     71
  21    1     0.04   0.13   0.34    0.85      21 M     26 M    0.18    0.23    0.05    0.06     2464     4423       51     62
  22    0     0.02   1.41   0.01    0.97      29 K    232 K    0.87    0.61    0.00    0.00     2800        3        1     70
  23    1     0.07   0.29   0.24    0.71      13 M     17 M    0.23    0.30    0.02    0.02     2744     2450       69     62
  24    0     0.00   0.69   0.00    0.60      22 K     86 K    0.74    0.38    0.00    0.01      560        1        0     71
  25    1     0.04   0.17   0.23    0.72      16 M     19 M    0.17    0.21    0.04    0.05     2240     3271       14     61
  26    0     0.01   1.09   0.01    0.99      25 K    211 K    0.88    0.61    0.00    0.00     3976        5        1     70
  27    1     0.05   0.11   0.43    0.96      26 M     32 M    0.19    0.24    0.05    0.07     2408     4992       20     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.97   0.00    0.77     740 K   2650 K    0.72    0.42    0.00    0.00    30688       44       10     62
 SKT    1     0.06   0.15   0.39    0.93     309 M    389 M    0.20    0.24    0.04    0.05    39984    61084      439     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.20    0.93     310 M    391 M    0.21    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9091 M ; Active cycles:   55 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.38 %

 C1 core residency: 26.76 %; C3 core residency: 1.06 %; C6 core residency: 50.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.81 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4996 M   5002 M   |    5%     5%   
 SKT    1     4902 M   4902 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.12     204.31       8.83         186.02
 SKT   1    54.62    27.76     281.13      21.85         450.72
---------------------------------------------------------------------------------------------------------------
       *    54.96    27.88     485.44      30.68         450.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d93
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10844.66 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5583.98 --|
|-- Mem Ch  2: Reads (MB/s):    69.67 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.15 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    69.67 --||-- NODE 1 Mem Read (MB/s) : 10844.66 --|
|-- NODE 0 Mem Write(MB/s) :    27.15 --||-- NODE 1 Mem Write(MB/s) :  5583.98 --|
|-- NODE 0 P. Write (T/s):      31136 --||-- NODE 1 P. Write (T/s):     193312 --|
|-- NODE 0 Memory (MB/s):       96.82 --||-- NODE 1 Memory (MB/s):    16428.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10914.33                --|
            |--                System Write Throughput(MB/s):       5611.14                --|
            |--               System Memory Throughput(MB/s):      16525.47                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ecd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8808          60     984 K  1222 K   3288       0     144  
 1      86 M        12      17 M   109 M    444 K     0     592 K
-----------------------------------------------------------------------
 *      86 M        72      18 M   110 M    447 K     0     592 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.13        Core1: 98.16        
Core2: 25.54        Core3: 100.51        
Core4: 28.30        Core5: 99.33        
Core6: 32.54        Core7: 101.38        
Core8: 25.09        Core9: 46.44        
Core10: 24.91        Core11: 86.90        
Core12: 22.28        Core13: 87.24        
Core14: 23.36        Core15: 82.03        
Core16: 21.62        Core17: 78.30        
Core18: 22.14        Core19: 86.98        
Core20: 9.87        Core21: 82.77        
Core22: 19.10        Core23: 97.98        
Core24: 23.29        Core25: 106.92        
Core26: 24.18        Core27: 87.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 89.15
DDR read Latency(ns)
Socket0: 42935.11
Socket1: 244.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 105.48        
Core2: 21.58        Core3: 100.11        
Core4: 20.62        Core5: 100.71        
Core6: 23.49        Core7: 115.34        
Core8: 26.83        Core9: 47.09        
Core10: 20.74        Core11: 110.15        
Core12: 23.58        Core13: 105.79        
Core14: 27.56        Core15: 101.69        
Core16: 23.34        Core17: 95.53        
Core18: 20.35        Core19: 104.13        
Core20: 23.24        Core21: 102.92        
Core22: 9.98        Core23: 97.77        
Core24: 20.88        Core25: 97.06        
Core26: 23.37        Core27: 98.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 100.93
DDR read Latency(ns)
Socket0: 42814.40
Socket1: 245.80
irq_total: 136023.461384798
cpu_total: 20.03
cpu_0: 1.40
cpu_1: 43.02
cpu_2: 0.27
cpu_3: 40.62
cpu_4: 0.66
cpu_5: 46.48
cpu_6: 0.47
cpu_7: 27.79
cpu_8: 0.33
cpu_9: 23.14
cpu_10: 0.27
cpu_11: 41.95
cpu_12: 0.27
cpu_13: 44.55
cpu_14: 0.60
cpu_15: 51.40
cpu_16: 0.27
cpu_17: 45.08
cpu_18: 0.73
cpu_19: 41.56
cpu_20: 0.66
cpu_21: 40.62
cpu_22: 0.47
cpu_23: 29.26
cpu_24: 0.40
cpu_25: 36.30
cpu_26: 0.27
cpu_27: 41.95
enp130s0f0_rx_bytes: 2178242
enp130s0f1_rx_bytes: 2535847
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 4714089
enp130s0f0_rx_packets_phy: 33006
enp130s0f1_rx_packets_phy: 38420
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 71426
enp130s0f0_tx_bytes: 2734741316
enp130s0f1_tx_bytes: 2731974533
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5466715849
enp130s0f0_rx_packets: 33003
enp130s0f1_rx_packets: 38421
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 71424
enp130s0f0_tx_packets: 303388
enp130s0f1_tx_packets: 303081
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 606469
enp130s0f0_tx_packets_phy: 303403
enp130s0f1_tx_packets_phy: 303080
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 606483
enp130s0f0_rx_bytes_phy: 2310462
enp130s0f1_rx_bytes_phy: 2689441
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 4999903
enp130s0f0_tx_bytes_phy: 2736092293
enp130s0f1_tx_bytes_phy: 2733182662
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5469274955


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.18        Core1: 103.82        
Core2: 30.12        Core3: 95.59        
Core4: 30.50        Core5: 99.04        
Core6: 30.23        Core7: 104.68        
Core8: 24.42        Core9: 48.20        
Core10: 27.13        Core11: 84.76        
Core12: 24.28        Core13: 99.90        
Core14: 25.82        Core15: 98.19        
Core16: 26.26        Core17: 89.28        
Core18: 24.00        Core19: 101.91        
Core20: 27.69        Core21: 92.59        
Core22: 28.30        Core23: 85.55        
Core24: 23.72        Core25: 99.32        
Core26: 22.92        Core27: 96.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 94.38
DDR read Latency(ns)
Socket0: 44238.55
Socket1: 245.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.71        Core1: 105.83        
Core2: 20.44        Core3: 98.82        
Core4: 18.59        Core5: 100.29        
Core6: 24.16        Core7: 85.85        
Core8: 25.16        Core9: 45.81        
Core10: 28.40        Core11: 99.68        
Core12: 26.99        Core13: 100.10        
Core14: 28.46        Core15: 87.16        
Core16: 27.72        Core17: 88.80        
Core18: 21.74        Core19: 101.94        
Core20: 22.54        Core21: 92.77        
Core22: 24.22        Core23: 88.96        
Core24: 9.45        Core25: 97.03        
Core26: 21.94        Core27: 98.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 94.30
DDR read Latency(ns)
Socket0: 48242.14
Socket1: 245.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.06        Core1: 98.15        
Core2: 22.21        Core3: 96.72        
Core4: 20.72        Core5: 99.67        
Core6: 20.77        Core7: 71.79        
Core8: 31.89        Core9: 43.05        
Core10: 22.23        Core11: 97.92        
Core12: 21.58        Core13: 84.26        
Core14: 26.68        Core15: 65.00        
Core16: 21.49        Core17: 78.50        
Core18: 23.05        Core19: 102.76        
Core20: 22.82        Core21: 78.70        
Core22: 10.58        Core23: 88.28        
Core24: 21.58        Core25: 108.76        
Core26: 22.28        Core27: 100.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.32
Socket1: 86.07
DDR read Latency(ns)
Socket0: 43000.56
Socket1: 245.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 101.32        
Core2: 26.98        Core3: 99.95        
Core4: 22.30        Core5: 101.84        
Core6: 24.78        Core7: 84.02        
Core8: 20.53        Core9: 43.99        
Core10: 22.87        Core11: 103.33        
Core12: 21.10        Core13: 82.85        
Core14: 28.20        Core15: 77.29        
Core16: 22.27        Core17: 80.88        
Core18: 25.77        Core19: 77.59        
Core20: 23.53        Core21: 77.42        
Core22: 10.35        Core23: 99.25        
Core24: 20.98        Core25: 106.26        
Core26: 25.32        Core27: 98.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.36
Socket1: 88.33
DDR read Latency(ns)
Socket0: 43108.40
Socket1: 245.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20789
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414646022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414661958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207336151; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207336151; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207427648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207427648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006225050; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4031521; Consumed Joules: 246.06; Watts: 40.97; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 688813; Consumed DRAM Joules: 10.54; DRAM Watts: 1.75
S1P0; QPIClocks: 14414811966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414823090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207518647; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207518647; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207429264; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207429264; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007086344; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5558702; Consumed Joules: 339.28; Watts: 56.49; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1710793; Consumed DRAM Joules: 26.18; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 526a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.76   0.02    0.77     311 K   1077 K    0.71    0.27    0.00    0.01     7168        7        1     70
   1    1     0.05   0.09   0.54    1.06      33 M     40 M    0.17    0.19    0.07    0.08     2296     6615       16     61
   2    0     0.00   0.56   0.00    0.60      21 K     83 K    0.74    0.32    0.00    0.01      896        1        0     69
   3    1     0.05   0.17   0.28    0.75      20 M     25 M    0.19    0.21    0.05    0.06     2240     3918       12     61
   4    0     0.00   0.45   0.00    0.60      15 K     72 K    0.79    0.28    0.00    0.01     1232        3        1     70
   5    1     0.06   0.18   0.36    0.87      25 M     30 M    0.19    0.19    0.04    0.05     3360     5198       35     61
   6    0     0.01   1.17   0.01    0.96      22 K    213 K    0.90    0.60    0.00    0.00     4144        5        0     70
   7    1     0.06   0.35   0.16    0.64      11 M     13 M    0.17    0.23    0.02    0.02      112     1850       24     61
   8    0     0.01   1.08   0.01    1.02      23 K    205 K    0.88    0.62    0.00    0.00     3696        4        1     69
   9    1     0.10   0.57   0.18    0.62    3341 K   5872 K    0.43    0.53    0.00    0.01      224      254       14     61
  10    0     0.00   0.58   0.00    0.60      18 K     69 K    0.74    0.35    0.00    0.01      504        1        0     68
  11    1     0.06   0.11   0.48    1.00      26 M     33 M    0.21    0.24    0.05    0.06     4536     5614       15     59
  12    0     0.00   0.60   0.00    0.60      69 K    157 K    0.56    0.41    0.00    0.01     2352        5        2     70
  13    1     0.05   0.11   0.46    0.99      26 M     33 M    0.20    0.23    0.05    0.07     4088     5516       28     60
  14    0     0.00   0.52   0.00    0.60      60 K    158 K    0.62    0.31    0.00    0.01     1288        3        1     70
  15    1     0.08   0.14   0.59    1.10      28 M     36 M    0.23    0.27    0.03    0.04     3304     5882        7     59
  16    0     0.01   1.04   0.01    1.00      59 K    268 K    0.78    0.57    0.00    0.00     4032        7        0     70
  17    1     0.05   0.11   0.47    0.99      26 M     34 M    0.21    0.24    0.05    0.06     5432     6364       38     60
  18    0     0.00   0.64   0.00    0.60      56 K    143 K    0.61    0.31    0.00    0.01     1064        2        1     71
  19    1     0.05   0.12   0.44    0.96      25 M     32 M    0.20    0.24    0.05    0.06     4480     5242       36     61
  20    0     0.00   0.43   0.00    0.60      28 K     83 K    0.65    0.28    0.00    0.01      504        2        0     71
  21    1     0.07   0.13   0.54    1.07      26 M     34 M    0.22    0.26    0.04    0.05     3136     5521       11     61
  22    0     0.00   0.46   0.00    0.60      26 K     79 K    0.66    0.27    0.00    0.01      224        2        0     71
  23    1     0.05   0.24   0.22    0.70      13 M     16 M    0.20    0.27    0.02    0.03      168     2426       11     62
  24    0     0.00   0.51   0.00    0.60      25 K     88 K    0.71    0.30    0.00    0.01      952        3        0     71
  25    1     0.04   0.18   0.20    0.69      15 M     17 M    0.17    0.21    0.04    0.05     2184     3087       20     61
  26    0     0.00   0.51   0.00    0.60      19 K     80 K    0.76    0.31    0.00    0.01      896        3        1     70
  27    1     0.06   0.12   0.49    1.02      25 M     32 M    0.21    0.25    0.04    0.06     2744     4966       15     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.83   0.00    0.78     758 K   2784 K    0.73    0.41    0.00    0.01    28952       48        7     62
 SKT    1     0.06   0.15   0.39    0.93     309 M    387 M    0.20    0.24    0.04    0.05    38304    62453      282     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.20    0.92     309 M    390 M    0.21    0.24    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8833 M ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.13 %

 C1 core residency: 29.45 %; C3 core residency: 1.60 %; C6 core residency: 47.82 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.03 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5006 M   5009 M   |    5%     5%   
 SKT    1     4917 M   4918 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.33     0.13     204.76       8.75         181.52
 SKT   1    54.78    27.84     281.46      21.85         450.92
---------------------------------------------------------------------------------------------------------------
       *    55.11    27.96     486.22      30.60         450.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 543f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10941.22 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5561.08 --|
|-- Mem Ch  2: Reads (MB/s):    74.39 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    29.28 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    74.39 --||-- NODE 1 Mem Read (MB/s) : 10941.22 --|
|-- NODE 0 Mem Write(MB/s) :    29.28 --||-- NODE 1 Mem Write(MB/s) :  5561.08 --|
|-- NODE 0 P. Write (T/s):      31142 --||-- NODE 1 P. Write (T/s):     198098 --|
|-- NODE 0 Memory (MB/s):      103.66 --||-- NODE 1 Memory (MB/s):    16502.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11015.61                --|
            |--                System Write Throughput(MB/s):       5590.36                --|
            |--               System Memory Throughput(MB/s):      16605.96                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5577
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8652         120    4172 K   529 K    264       0     144  
 1      85 M        24      16 M   104 M    480 K     0     595 K
-----------------------------------------------------------------------
 *      85 M       144      20 M   104 M    480 K     0     595 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.27        Core1: 100.25        
Core2: 20.95        Core3: 97.01        
Core4: 28.73        Core5: 93.92        
Core6: 22.01        Core7: 82.83        
Core8: 21.62        Core9: 46.56        
Core10: 28.10        Core11: 84.75        
Core12: 23.07        Core13: 86.07        
Core14: 24.09        Core15: 80.29        
Core16: 21.43        Core17: 83.74        
Core18: 9.75        Core19: 94.83        
Core20: 22.84        Core21: 94.60        
Core22: 23.81        Core23: 96.57        
Core24: 21.54        Core25: 99.72        
Core26: 25.80        Core27: 102.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.40
Socket1: 90.23
DDR read Latency(ns)
Socket0: 37531.86
Socket1: 244.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.67        Core1: 105.57        
Core2: 19.32        Core3: 95.38        
Core4: 20.92        Core5: 80.35        
Core6: 27.71        Core7: 93.78        
Core8: 20.75        Core9: 47.38        
Core10: 24.96        Core11: 100.95        
Core12: 23.15        Core13: 75.20        
Core14: 24.11        Core15: 93.63        
Core16: 20.77        Core17: 83.34        
Core18: 10.25        Core19: 105.10        
Core20: 18.32        Core21: 93.09        
Core22: 20.35        Core23: 98.33        
Core24: 23.21        Core25: 85.61        
Core26: 20.29        Core27: 96.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 90.54
DDR read Latency(ns)
Socket0: 37897.52
Socket1: 244.84
irq_total: 129294.167309708
cpu_total: 20.17
cpu_0: 1.13
cpu_1: 29.52
cpu_2: 0.27
cpu_3: 42.22
cpu_4: 0.27
cpu_5: 55.59
cpu_6: 0.27
cpu_7: 52.19
cpu_8: 0.20
cpu_9: 17.35
cpu_10: 0.40
cpu_11: 44.08
cpu_12: 0.27
cpu_13: 43.55
cpu_14: 0.47
cpu_15: 51.86
cpu_16: 0.53
cpu_17: 44.08
cpu_18: 1.46
cpu_19: 37.30
cpu_20: 0.27
cpu_21: 24.53
cpu_22: 0.47
cpu_23: 32.98
cpu_24: 0.40
cpu_25: 44.61
cpu_26: 0.53
cpu_27: 37.90
enp130s0f0_tx_bytes_phy: 2708663832
enp130s0f1_tx_bytes_phy: 2712520171
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5421184003
enp130s0f0_rx_bytes_phy: 2461884
enp130s0f1_rx_bytes_phy: 3259006
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5720890
enp130s0f0_tx_packets_phy: 300361
enp130s0f1_tx_packets_phy: 300789
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 601150
enp130s0f0_rx_packets: 35170
enp130s0f1_rx_packets: 46556
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 81726
enp130s0f0_tx_packets: 300362
enp130s0f1_tx_packets: 300789
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 601151
enp130s0f0_rx_packets_phy: 35169
enp130s0f1_rx_packets_phy: 46557
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 81726
enp130s0f0_rx_bytes: 2321227
enp130s0f1_rx_bytes: 3072742
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 5393969
enp130s0f0_tx_bytes: 2707465559
enp130s0f1_tx_bytes: 2711319393
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5418784952


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 100.53        
Core2: 20.81        Core3: 94.79        
Core4: 21.31        Core5: 80.02        
Core6: 21.17        Core7: 74.78        
Core8: 28.62        Core9: 41.46        
Core10: 20.02        Core11: 85.78        
Core12: 24.07        Core13: 73.26        
Core14: 24.86        Core15: 79.88        
Core16: 21.82        Core17: 84.03        
Core18: 25.89        Core19: 106.10        
Core20: 21.48        Core21: 95.38        
Core22: 9.05        Core23: 100.12        
Core24: 20.61        Core25: 84.18        
Core26: 18.85        Core27: 97.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.14
Socket1: 85.02
DDR read Latency(ns)
Socket0: 34678.47
Socket1: 245.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.17        Core1: 98.88        
Core2: 27.70        Core3: 95.47        
Core4: 22.62        Core5: 79.08        
Core6: 24.78        Core7: 82.67        
Core8: 28.74        Core9: 44.53        
Core10: 29.10        Core11: 86.90        
Core12: 31.19        Core13: 78.62        
Core14: 25.08        Core15: 79.75        
Core16: 21.07        Core17: 81.29        
Core18: 28.91        Core19: 101.37        
Core20: 31.74        Core21: 94.50        
Core22: 32.87        Core23: 94.45        
Core24: 23.32        Core25: 84.59        
Core26: 24.05        Core27: 96.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 85.98
DDR read Latency(ns)
Socket0: 42869.55
Socket1: 245.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.30        Core1: 98.09        
Core2: 28.57        Core3: 94.33        
Core4: 20.39        Core5: 73.42        
Core6: 24.85        Core7: 80.39        
Core8: 24.41        Core9: 44.31        
Core10: 20.15        Core11: 84.42        
Core12: 9.77        Core13: 66.38        
Core14: 20.15        Core15: 81.34        
Core16: 28.19        Core17: 89.88        
Core18: 23.28        Core19: 99.39        
Core20: 20.33        Core21: 93.03        
Core22: 30.38        Core23: 95.56        
Core24: 23.80        Core25: 91.21        
Core26: 24.88        Core27: 96.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.56
Socket1: 84.50
DDR read Latency(ns)
Socket0: 40743.19
Socket1: 245.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.58        Core1: 101.14        
Core2: 22.08        Core3: 96.50        
Core4: 23.58        Core5: 82.39        
Core6: 23.06        Core7: 87.71        
Core8: 30.83        Core9: 44.67        
Core10: 23.69        Core11: 94.48        
Core12: 33.36        Core13: 82.85        
Core14: 25.63        Core15: 88.86        
Core16: 23.81        Core17: 84.59        
Core18: 28.79        Core19: 102.46        
Core20: 24.53        Core21: 100.58        
Core22: 26.60        Core23: 96.83        
Core24: 25.60        Core25: 87.29        
Core26: 23.40        Core27: 93.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.38
Socket1: 89.79
DDR read Latency(ns)
Socket0: 37025.96
Socket1: 246.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22495
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412038806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412052206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206029534; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206029534; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206117889; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206117889; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005091960; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4026615; Consumed Joules: 245.77; Watts: 40.93; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 692837; Consumed DRAM Joules: 10.60; DRAM Watts: 1.77
S1P0; QPIClocks: 14412081250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412088918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206143662; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206143662; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206056534; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206056534; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005113159; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5544717; Consumed Joules: 338.42; Watts: 56.37; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1711749; Consumed DRAM Joules: 26.19; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 591b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.54   0.01    0.60     325 K    919 K    0.65    0.13    0.01    0.02     5152        5        4     71
   1    1     0.03   0.11   0.26    0.76      20 M     25 M    0.19    0.19    0.07    0.09     3192     3655        4     61
   2    0     0.00   0.49   0.00    0.60      21 K     73 K    0.71    0.29    0.00    0.01      728        3        0     69
   3    1     0.07   0.16   0.43    0.95      24 M     30 M    0.21    0.23    0.04    0.05     2912     4592       13     60
   4    0     0.00   0.54   0.00    0.60      60 K    115 K    0.48    0.38    0.01    0.01     2632        7        2     70
   5    1     0.06   0.10   0.62    1.13      33 M     41 M    0.19    0.22    0.05    0.06     5152     7272       62     61
   6    0     0.00   0.39   0.00    0.60      20 K     66 K    0.70    0.23    0.00    0.01     2520        6        1     70
   7    1     0.11   0.18   0.60    1.12      25 M     33 M    0.23    0.27    0.02    0.03      336     4696       72     61
   8    0     0.00   0.74   0.00    0.60      36 K    106 K    0.65    0.31    0.00    0.01     1400        2        0     69
   9    1     0.09   0.64   0.15    0.64    2624 K   4525 K    0.42    0.50    0.00    0.00      280      173       26     61
  10    0     0.00   1.13   0.00    0.61      27 K     81 K    0.66    0.27    0.00    0.00      784        1        1     68
  11    1     0.05   0.11   0.44    0.96      25 M     31 M    0.20    0.21    0.05    0.07     5768     5547       13     60
  12    0     0.00   0.45   0.00    0.60      18 K     73 K    0.75    0.30    0.00    0.01      728        1        1     70
  13    1     0.05   0.11   0.46    0.99      26 M     33 M    0.20    0.24    0.05    0.06      336     5581       23     60
  14    0     0.00   0.62   0.00    0.60      37 K    103 K    0.64    0.32    0.00    0.01      728        8        1     70
  15    1     0.09   0.17   0.54    1.07      25 M     31 M    0.21    0.25    0.03    0.03     3640     5033        6     59
  16    0     0.01   1.18   0.01    0.98      36 K    222 K    0.84    0.60    0.00    0.00     3640        6        0     70
  17    1     0.03   0.08   0.42    0.93      27 M     33 M    0.20    0.22    0.08    0.10     3024     6281       21     60
  18    0     0.01   1.05   0.01    0.93      43 K    249 K    0.82    0.59    0.00    0.00     4144        6        0     70
  19    1     0.04   0.11   0.37    0.89      23 M     28 M    0.17    0.20    0.05    0.07     3976     4570       17     61
  20    0     0.01   1.03   0.01    0.96      50 K    271 K    0.81    0.57    0.00    0.00     3640        8        0     71
  21    1     0.05   0.26   0.20    0.68      12 M     15 M    0.20    0.25    0.02    0.03     2408     2480       17     62
  22    0     0.01   1.09   0.01    1.00      37 K    215 K    0.83    0.61    0.00    0.00     3864        6        0     71
  23    1     0.05   0.22   0.25    0.74      15 M     19 M    0.21    0.24    0.03    0.04      280     2961       32     62
  24    0     0.00   0.53   0.00    0.60      12 K     49 K    0.74    0.29    0.00    0.01      336        1        0     71
  25    1     0.05   0.10   0.45    0.98      25 M     32 M    0.19    0.23    0.05    0.07     2632     5445       19     61
  26    0     0.00   0.60   0.00    0.60      29 K     95 K    0.69    0.36    0.00    0.01     1232        2        1     70
  27    1     0.05   0.14   0.39    0.91      22 M     28 M    0.20    0.22    0.04    0.05     2184     4342       10     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.89   0.00    0.77     757 K   2644 K    0.71    0.42    0.00    0.00    31528       62       10     62
 SKT    1     0.06   0.15   0.40    0.94     311 M    390 M    0.20    0.23    0.04    0.05    36120    62628      335     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.20    0.94     312 M    392 M    0.21    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8928 M ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.47 %

 C1 core residency: 27.25 %; C3 core residency: 1.95 %; C6 core residency: 49.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.80 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5041 M   5040 M   |    5%     5%   
 SKT    1     4942 M   4943 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.14     204.40       8.85         186.30
 SKT   1    55.19    27.61     282.69      21.83         457.82
---------------------------------------------------------------------------------------------------------------
       *    55.55    27.75     487.09      30.69         457.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5af6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10965.73 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5534.61 --|
|-- Mem Ch  2: Reads (MB/s):    77.50 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    29.29 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    77.50 --||-- NODE 1 Mem Read (MB/s) : 10965.73 --|
|-- NODE 0 Mem Write(MB/s) :    29.29 --||-- NODE 1 Mem Write(MB/s) :  5534.61 --|
|-- NODE 0 P. Write (T/s):      31144 --||-- NODE 1 P. Write (T/s):     198377 --|
|-- NODE 0 Memory (MB/s):      106.79 --||-- NODE 1 Memory (MB/s):    16500.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11043.23                --|
            |--                System Write Throughput(MB/s):       5563.90                --|
            |--               System Memory Throughput(MB/s):      16607.13                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c2a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K       348    1166 K   841 K     12       0     348  
 1      84 M       312      17 M   104 M    443 K     0     610 K
-----------------------------------------------------------------------
 *      84 M       660      18 M   105 M    443 K     0     611 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.14        Core1: 102.32        
Core2: 24.58        Core3: 97.81        
Core4: 23.01        Core5: 97.73        
Core6: 17.80        Core7: 102.50        
Core8: 19.84        Core9: 59.96        
Core10: 24.76        Core11: 111.11        
Core12: 24.60        Core13: 75.91        
Core14: 21.22        Core15: 105.85        
Core16: 25.65        Core17: 85.07        
Core18: 27.25        Core19: 99.79        
Core20: 20.97        Core21: 108.41        
Core22: 10.54        Core23: 111.88        
Core24: 22.36        Core25: 82.76        
Core26: 30.45        Core27: 100.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 96.72
DDR read Latency(ns)
Socket0: 37116.45
Socket1: 242.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.82        Core1: 106.45        
Core2: 24.33        Core3: 101.21        
Core4: 17.94        Core5: 101.29        
Core6: 25.52        Core7: 113.47        
Core8: 21.62        Core9: 53.98        
Core10: 24.00        Core11: 118.09        
Core12: 22.16        Core13: 90.97        
Core14: 22.64        Core15: 109.70        
Core16: 20.34        Core17: 89.62        
Core18: 10.32        Core19: 106.95        
Core20: 20.70        Core21: 111.63        
Core22: 21.69        Core23: 111.08        
Core24: 21.18        Core25: 89.98        
Core26: 22.89        Core27: 110.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.90
Socket1: 103.23
DDR read Latency(ns)
Socket0: 38024.34
Socket1: 246.25
irq_total: 139358.248334251
cpu_total: 21.19
cpu_0: 1.20
cpu_1: 41.06
cpu_2: 0.53
cpu_3: 46.58
cpu_4: 0.73
cpu_5: 51.10
cpu_6: 0.27
cpu_7: 45.45
cpu_8: 0.40
cpu_9: 9.83
cpu_10: 0.47
cpu_11: 42.99
cpu_12: 0.20
cpu_13: 51.56
cpu_14: 0.86
cpu_15: 40.93
cpu_16: 0.53
cpu_17: 49.50
cpu_18: 0.73
cpu_19: 49.17
cpu_20: 0.66
cpu_21: 28.50
cpu_22: 0.47
cpu_23: 36.81
cpu_24: 0.27
cpu_25: 44.52
cpu_26: 0.33
cpu_27: 47.51
enp130s0f0_rx_bytes: 2166629
enp130s0f1_rx_bytes: 3085944
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 5252573
enp130s0f0_tx_bytes: 2674541722
enp130s0f1_tx_bytes: 2676691660
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5351233382
enp130s0f0_rx_packets: 32827
enp130s0f1_rx_packets: 46756
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 79583
enp130s0f0_tx_bytes_phy: 2675672244
enp130s0f1_tx_bytes_phy: 2677783006
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5353455250
enp130s0f0_rx_packets_phy: 32826
enp130s0f1_rx_packets_phy: 46755
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 79581
enp130s0f0_tx_packets_phy: 296703
enp130s0f1_tx_packets_phy: 296937
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 593640
enp130s0f0_rx_bytes_phy: 2297884
enp130s0f1_rx_bytes_phy: 3272897
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5570781
enp130s0f0_tx_packets: 296709
enp130s0f1_tx_packets: 296948
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 593657


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 102.85        
Core2: 18.97        Core3: 96.36        
Core4: 20.27        Core5: 98.43        
Core6: 20.10        Core7: 110.73        
Core8: 20.20        Core9: 54.22        
Core10: 18.70        Core11: 107.43        
Core12: 23.68        Core13: 87.95        
Core14: 20.74        Core15: 104.18        
Core16: 20.35        Core17: 88.72        
Core18: 21.87        Core19: 104.99        
Core20: 9.72        Core21: 95.49        
Core22: 18.45        Core23: 107.55        
Core24: 23.25        Core25: 86.06        
Core26: 30.25        Core27: 103.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.84
Socket1: 98.96
DDR read Latency(ns)
Socket0: 35873.45
Socket1: 244.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 101.55        
Core2: 24.55        Core3: 97.03        
Core4: 23.76        Core5: 101.71        
Core6: 26.40        Core7: 113.48        
Core8: 19.16        Core9: 56.31        
Core10: 23.23        Core11: 106.71        
Core12: 23.81        Core13: 93.53        
Core14: 21.10        Core15: 98.71        
Core16: 22.29        Core17: 97.03        
Core18: 23.66        Core19: 101.79        
Core20: 10.17        Core21: 112.45        
Core22: 21.26        Core23: 111.44        
Core24: 21.03        Core25: 93.97        
Core26: 22.10        Core27: 107.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 101.90
DDR read Latency(ns)
Socket0: 38533.59
Socket1: 244.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.08        Core1: 102.66        
Core2: 28.66        Core3: 97.43        
Core4: 28.85        Core5: 100.86        
Core6: 35.14        Core7: 101.88        
Core8: 19.56        Core9: 54.17        
Core10: 21.39        Core11: 112.48        
Core12: 23.85        Core13: 73.35        
Core14: 29.54        Core15: 97.78        
Core16: 22.21        Core17: 79.44        
Core18: 23.37        Core19: 101.47        
Core20: 25.64        Core21: 104.12        
Core22: 27.46        Core23: 106.44        
Core24: 31.22        Core25: 89.36        
Core26: 33.34        Core27: 97.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.56
Socket1: 95.52
DDR read Latency(ns)
Socket0: 41812.52
Socket1: 244.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.31        Core1: 100.67        
Core2: 21.93        Core3: 97.92        
Core4: 24.87        Core5: 98.75        
Core6: 20.12        Core7: 87.83        
Core8: 28.15        Core9: 52.68        
Core10: 29.48        Core11: 101.80        
Core12: 22.01        Core13: 83.59        
Core14: 24.66        Core15: 82.28        
Core16: 29.03        Core17: 78.93        
Core18: 29.72        Core19: 97.45        
Core20: 9.98        Core21: 90.84        
Core22: 23.09        Core23: 95.39        
Core24: 22.63        Core25: 91.24        
Core26: 24.44        Core27: 86.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.88
Socket1: 90.79
DDR read Latency(ns)
Socket0: 40967.68
Socket1: 245.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24210
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411810214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411824678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205917069; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205917069; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206016745; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206016745; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005040006; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4019999; Consumed Joules: 245.36; Watts: 40.86; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 694724; Consumed DRAM Joules: 10.63; DRAM Watts: 1.77
S1P0; QPIClocks: 14411959142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411966158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206091744; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206091744; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206000867; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206000867; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005094496; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5649713; Consumed Joules: 344.83; Watts: 57.42; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1713982; Consumed DRAM Joules: 26.22; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5fca
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.60     315 K    910 K    0.65    0.09    0.01    0.02     3192        4        1     71
   1    1     0.05   0.10   0.49    1.02      28 M     34 M    0.19    0.21    0.05    0.07     2464     5439       21     60
   2    0     0.00   1.27   0.00    0.60      25 K     80 K    0.68    0.27    0.00    0.00     1848        4        0     69
   3    1     0.07   0.13   0.51    1.02      26 M     33 M    0.20    0.23    0.04    0.05     4144     5075       18     60
   4    0     0.00   0.58   0.00    0.60      30 K    104 K    0.71    0.35    0.00    0.01      728        2        1     70
   5    1     0.05   0.09   0.54    1.06      31 M     38 M    0.17    0.19    0.06    0.08     4592     6788       22     60
   6    0     0.00   0.51   0.00    0.60      49 K    126 K    0.61    0.29    0.00    0.01     1736        5        1     70
   7    1     0.07   0.15   0.46    0.99      23 M     29 M    0.21    0.24    0.03    0.04     2296     4383       37     59
   8    0     0.00   0.45   0.00    0.60      22 K     87 K    0.75    0.26    0.00    0.01      504        1        0     69
   9    1     0.05   0.70   0.08    0.64    1421 K   2200 K    0.35    0.35    0.00    0.00      672      205       47     60
  10    0     0.00   0.48   0.00    0.60      25 K     89 K    0.72    0.27    0.00    0.01      728        2        0     69
  11    1     0.05   0.11   0.46    0.98      25 M     31 M    0.19    0.23    0.05    0.06     3920     5525       13     60
  12    0     0.01   1.06   0.01    1.00      35 K    228 K    0.84    0.60    0.00    0.00     4088        8        0     70
  13    1     0.09   0.15   0.59    1.10      25 M     32 M    0.22    0.28    0.03    0.04     2744     5437       29     60
  14    0     0.01   1.06   0.01    0.91      46 K    267 K    0.83    0.58    0.00    0.00     2968        4        1     70
  15    1     0.06   0.17   0.37    0.90      19 M     24 M    0.20    0.23    0.03    0.04      392     4063       11     60
  16    0     0.01   1.17   0.01    1.01      45 K    280 K    0.84    0.59    0.00    0.00     6720        7        2     70
  17    1     0.06   0.13   0.44    0.97      23 M     29 M    0.21    0.22    0.04    0.05     4200     5540       81     61
  18    0     0.00   0.62   0.00    0.60      20 K     94 K    0.78    0.39    0.00    0.01     1008        2        0     71
  19    1     0.08   0.14   0.57    1.09      24 M     31 M    0.22    0.27    0.03    0.04      784     4847       44     61
  20    0     0.01   1.08   0.01    0.99      33 K    224 K    0.85    0.60    0.00    0.00     3640        5        0     70
  21    1     0.04   0.10   0.39    0.93      22 M     27 M    0.18    0.22    0.06    0.07     4144     4937       11     61
  22    0     0.00   0.59   0.00    0.60      21 K     78 K    0.72    0.33    0.00    0.01      784        2        1     71
  23    1     0.03   0.13   0.26    0.79      16 M     20 M    0.21    0.21    0.05    0.06     2408     3178        6     62
  24    0     0.00   0.46   0.00    0.60      11 K     51 K    0.77    0.28    0.00    0.01      280        0        1     71
  25    1     0.05   0.11   0.43    0.97      22 M     28 M    0.20    0.23    0.05    0.06      616     4841       18     62
  26    0     0.00   0.58   0.00    0.60      24 K     84 K    0.71    0.36    0.00    0.01     3360        4        0     70
  27    1     0.06   0.14   0.45    0.97      22 M     28 M    0.21    0.24    0.03    0.04     3024     4334        9     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.89   0.00    0.78     708 K   2710 K    0.74    0.41    0.00    0.00    31584       50        8     62
 SKT    1     0.06   0.13   0.43    0.99     314 M    392 M    0.20    0.23    0.04    0.05    36400    64592      367     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.14   0.22    0.98     314 M    395 M    0.20    0.23    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8755 M ; Active cycles:   61 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.18 %

 C1 core residency: 27.73 %; C3 core residency: 1.43 %; C6 core residency: 48.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.57 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5051 M   5056 M   |    5%     5%   
 SKT    1     4954 M   4952 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.35     0.13     204.73       8.87         185.11
 SKT   1    55.74    27.26     289.96      21.87         468.21
---------------------------------------------------------------------------------------------------------------
       *    56.09    27.39     494.69      30.74         467.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
