module clock_converter(
    input wire clk,
    input wire resetn,

    input wire clk1,
    input wire clk2,

    input wire [31:0] 
);
endmodule

