{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 17:21:19 2010 " "Info: Processing started: Sun Jan 10 17:21:19 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Info: Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/altera/cores/vhdl/uart/decoder_7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Info: Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/altera/cores/vhdl/uart/decoder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-Behaviour " "Info: Found design unit 1: UART-Behaviour" {  } { { "uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/uart.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Info: Found entity 1: UART" {  } { { "uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/uart.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkUnit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkUnit-Behaviour " "Info: Found design unit 1: ClkUnit-Behaviour" {  } { { "clkUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/clkUnit.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Info: Found entity 1: ClkUnit" {  } { { "clkUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/clkUnit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniUART.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file miniUART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miniUART-uart " "Info: Found design unit 1: miniUART-uart" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Info: Found entity 1: miniUART" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RxUnit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RxUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxUnit-Behaviour " "Info: Found design unit 1: RxUnit-Behaviour" {  } { { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Info: Found entity 1: RxUnit" {  } { { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART-rtl " "Info: Found design unit 1: TOP_UART-rtl" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 109 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART " "Info: Found entity 1: TOP_UART" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TxUnit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TxUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxUnit-Behaviour " "Info: Found design unit 1: TxUnit-Behaviour" {  } { { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Info: Found entity 1: TxUnit" {  } { { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_lib.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file uart_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Def " "Info: Found design unit 1: UART_Def" {  } { { "uart_lib.vhd" "" { Text "C:/altera/cores/vhdl/uart/uart_lib.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UART_Def-body " "Info: Found design unit 2: UART_Def-body" {  } { { "uart_lib.vhd" "" { Text "C:/altera/cores/vhdl/uart/uart_lib.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_uart " "Info: Elaborating entity \"top_uart\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 top_uart.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(23): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 top_uart.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(23): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 top_uart.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(23): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 top_uart.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(23): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N top_uart.vhd(62) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(62): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N top_uart.vhd(62) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(62): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_DAT3 top_uart.vhd(70) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(70): used implicit default value for signal \"SD_DAT3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CMD top_uart.vhd(71) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(71): used implicit default value for signal \"SD_CMD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK top_uart.vhd(72) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(72): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS top_uart.vhd(89) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(89): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS top_uart.vhd(89) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(89): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R top_uart.vhd(91) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(91): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G top_uart.vhd(91) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(91): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B top_uart.vhd(91) " "Warning (10541): VHDL Signal Declaration warning at top_uart.vhd(91): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] top_uart.vhd(25) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[7\]\" at top_uart.vhd(25)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6\] top_uart.vhd(25) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[6\]\" at top_uart.vhd(25)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5\] top_uart.vhd(25) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[5\]\" at top_uart.vhd(25)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[4\] top_uart.vhd(25) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[4\]\" at top_uart.vhd(25)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] top_uart.vhd(25) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[3\]\" at top_uart.vhd(25)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[2\] top_uart.vhd(25) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[2\]\" at top_uart.vhd(25)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9\] top_uart.vhd(26) " "Warning (10873): Using initial value X (don't care) for net \"LEDR\[9\]\" at top_uart.vhd(26)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] top_uart.vhd(26) " "Warning (10873): Using initial value X (don't care) for net \"LEDR\[8\]\" at top_uart.vhd(26)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[15\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[15\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[14\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[14\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[13\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[13\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[12\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[12\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[11\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[11\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[10\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[10\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[9\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[9\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[8\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[8\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[7\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[7\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[6\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[6\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[5\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[5\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[4\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[4\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[3\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[3\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[2\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[2\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[1\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[1\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SRAM_ADDR\[0\] top_uart.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"SRAM_ADDR\[0\]\" at top_uart.vhd(61)" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:U1 " "Info: Elaborating entity \"miniUART\" for hierarchy \"miniUART:U1\"" {  } { { "top_uart.vhd" "U1" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS_N miniUART.vhd(180) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(180): signal \"CS_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD_N miniUART.vhd(180) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(180): signal \"RD_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS_N miniUART.vhd(185) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(185): signal \"CS_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR_N miniUART.vhd(185) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(185): signal \"WR_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Read miniUART.vhd(190) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(190): signal \"Read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Read miniUART.vhd(192) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(192): signal \"Read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr miniUART.vhd(192) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(192): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RxData miniUART.vhd(193) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(193): signal \"RxData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Read miniUART.vhd(194) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(194): signal \"Read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr miniUART.vhd(194) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(194): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSReg miniUART.vhd(195) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(195): signal \"CSReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load miniUART.vhd(198) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(198): signal \"Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load miniUART.vhd(200) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(200): signal \"Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr miniUART.vhd(200) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(200): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataIn miniUART.vhd(201) " "Warning (10492): VHDL Process Statement warning at miniUART.vhd(201): signal \"DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataOut miniUART.vhd(178) " "Warning (10631): VHDL Process Statement warning at miniUART.vhd(178): inferring latch(es) for signal or variable \"DataOut\", which holds its previous value in one or more paths through the process" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TxData miniUART.vhd(178) " "Warning (10631): VHDL Process Statement warning at miniUART.vhd(178): inferring latch(es) for signal or variable \"TxData\", which holds its previous value in one or more paths through the process" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[0\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[0\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[1\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[1\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[2\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[2\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[3\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[3\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[4\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[4\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[5\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[5\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[6\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[6\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData\[7\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"TxData\[7\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[0\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[1\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[2\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[3\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[4\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[5\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[6\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] miniUART.vhd(178) " "Info (10041): Inferred latch for \"DataOut\[7\]\" at miniUART.vhd(178)" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:U1\|ClkUnit:ClkDiv " "Info: Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:U1\|ClkUnit:ClkDiv\"" {  } { { "miniUART.vhd" "ClkDiv" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:U1\|TxUnit:TxDev " "Info: Elaborating entity \"TxUnit\" for hierarchy \"miniUART:U1\|TxUnit:TxDev\"" {  } { { "miniUART.vhd" "TxDev" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:U1\|RxUnit:RxDev " "Info: Elaborating entity \"RxUnit\" for hierarchy \"miniUART:U1\|RxUnit:RxDev\"" {  } { { "miniUART.vhd" "RxDev" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[0\]~6 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[0\]~6\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[1\]~7 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[1\]~7\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[2\]~5 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[2\]~5\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[3\]~4 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[3\]~4\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[4\]~3 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[4\]~3\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[5\]~2 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[5\]~2\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[6\]~1 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[6\]~1\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "miniUART:U1\|TxData\[7\]~0 " "Warning: Converted tri-state buffer \"miniUART:U1\|TxData\[7\]~0\" feeding internal logic into a wire" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "CLOCK_27 0 " "Warning: Ignored assignment(s) for \"CLOCK_27\[0\]\" because \"CLOCK_27\" is not a bus or array" {  } { { "top_uart.vhd" "CLOCK_27" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 14 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "CLOCK_27 1 " "Warning: Ignored assignment(s) for \"CLOCK_27\[1\]\" because \"CLOCK_27\" is not a bus or array" {  } { { "top_uart.vhd" "CLOCK_27" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 14 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "UART_TXD " "Warning: Inserted always-enabled tri-state buffer between \"UART_TXD\" and its non-tri-state driver." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 29 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Warning: Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Warning: Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Warning: Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Warning: Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Warning: Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Warning: Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Warning: Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Warning: Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Warning: Bidir \"PS2_DAT\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Warning: Bidir \"PS2_CLK\" has no driver" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 86 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "UART_TXD UART_TXD " "Warning: Removed fan-out from the always-disabled I/O buffer \"UART_TXD\" to the node \"UART_TXD\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 29 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N VCC " "Warning (13410): Pin \"FL_WE_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N VCC " "Warning (13410): Pin \"FL_OE_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N VCC " "Warning (13410): Pin \"FL_CE_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_DAT3 GND " "Warning (13410): Pin \"SD_DAT3\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CMD GND " "Warning (13410): Pin \"SD_CMD\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_HS GND " "Warning (13410): Pin \"VGA_HS\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_VS GND " "Warning (13410): Pin \"VGA_VS\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_XCK GND " "Warning (13410): Pin \"AUD_XCK\" is stuck at GND" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "UART " "Warning: Ignored assignments for entity \"UART\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity UART -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity UART -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity UART -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity UART -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT " "Warning (15610): No output dependent on input pin \"SD_DAT\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 75 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 76 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 97 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Info: Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Info: Implemented 139 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "118 " "Info: Implemented 118 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Info: Implemented 170 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 230 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 230 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 17:21:23 2010 " "Info: Processing ended: Sun Jan 10 17:21:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
