Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Mar 29 06:05:50 2018
| Host         : acme1 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : 7k160tffg676-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                |  9365 |     0 |    101400 |  9.24 |
|   LUT as Logic             |  7500 |     0 |    101400 |  7.40 |
|   LUT as Memory            |  1865 |     0 |     35000 |  5.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |  1865 |     0 |           |       |
| Slice Registers            | 17721 |     2 |    202800 |  8.74 |
|   Register as Flip Flop    | 17721 |     2 |    202800 |  8.74 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    96 |     0 |     50700 |  0.19 |
| F8 Muxes                   |     0 |     0 |     25350 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 12    |          Yes |           - |          Set |
| 1178  |          Yes |           - |        Reset |
| 903   |          Yes |         Set |            - |
| 15628 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   11 |     0 |       325 |  3.38 |
|   RAMB36/FIFO*    |   11 |     0 |       325 |  3.38 |
|     RAMB36E1 only |   11 |       |           |       |
|   RAMB18          |    0 |     0 |       650 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   72 |     0 |       600 | 12.00 |
|   DSP48E1 only |   72 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   81 |     0 |       400 | 20.25 |
| Bonded IPADs                |    0 |     0 |        26 |  0.00 |
| Bonded OPADs                |    0 |     0 |        16 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    1 |     0 |         8 | 12.50 |
| IBUFDS                      |   26 |     0 |       384 |  6.77 |
| GTXE2_COMMON                |    0 |     0 |         2 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         8 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |   24 |     0 |       400 |  6.00 |
|   IDELAYE2 only             |   24 |     0 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         4 |  0.00 |
| ILOGIC                      |   24 |     0 |       400 |  6.00 |
|   ISERDES                   |   24 |       |           |       |
| OLOGIC                      |    0 |     0 |       400 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |   10 |     0 |        32 | 31.25 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    2 |     0 |         8 | 25.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 15628 |        Flop & Latch |
| LUT3       |  3368 |                 LUT |
| LUT5       |  2077 |                 LUT |
| LUT2       |  1916 |                 LUT |
| SRL16E     |  1711 |  Distributed Memory |
| FDCE       |  1178 |        Flop & Latch |
| CARRY4     |   936 |          CarryLogic |
| LUT1       |   911 |                 LUT |
| FDSE       |   903 |        Flop & Latch |
| LUT4       |   761 |                 LUT |
| LUT6       |   514 |                 LUT |
| SRLC32E    |   154 |  Distributed Memory |
| MUXF7      |    96 |               MuxFx |
| DSP48E1    |    72 |    Block Arithmetic |
| IBUFDS     |    26 |                  IO |
| OBUF       |    25 |                  IO |
| ISERDESE2  |    24 |                  IO |
| IDELAYE2   |    24 |                  IO |
| FDPE       |    12 |        Flop & Latch |
| RAMB36E1   |    11 |        Block Memory |
| BUFG       |    10 |               Clock |
| IBUF       |     4 |                  IO |
| MMCME2_ADV |     2 |               Clock |
| IDELAYCTRL |     1 |                  IO |
+------------+-------+---------------------+


8. Black Boxes
--------------

+--------------------------------------------------------+------+
|                        Ref Name                        | Used |
+--------------------------------------------------------+------+
| test_low_freq_marion2018_up_c_addsub_v12_0_i6          |   48 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i5          |   48 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i7          |   24 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i8          |   16 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i2  |    8 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i4          |    8 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i3          |    8 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i1          |    8 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2        |    8 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i1  |    5 |
| test_low_freq_marion2018_up_mult_gen_v12_0_i0          |    4 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i16 |    4 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i13 |    4 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i2          |    4 |
| test_low_freq_marion2018_up_c_addsub_v12_0_i0          |    4 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27       |    4 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24       |    4 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20       |    4 |
| test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3       |    3 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i3  |    3 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i0  |    3 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i4  |    2 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i15 |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9        |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8        |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7        |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6        |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26       |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25       |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23       |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22       |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13       |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11       |    2 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0        |    2 |
| xadc_wiz_0                                             |    1 |
| test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2       |    1 |
| test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1       |    1 |
| test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0       |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i9  |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i8  |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i7  |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i6  |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i5  |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i12 |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i11 |    1 |
| test_low_freq_marion2018_up_c_counter_binary_v12_0_i10 |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5        |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4        |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3        |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10       |    1 |
| test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1        |    1 |
+--------------------------------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


