# TCL File Generated by Component Editor 18.1
# Thu Oct 21 16:39:07 MSK 2021
# DO NOT MODIFY


# 
# pu "pu" v18.1
#  2021.10.21.16:39:07
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module pu
# 
set_module_property DESCRIPTION ""
set_module_property NAME pu
set_module_property VERSION 18.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME pu
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pu
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pu.sv SYSTEM_VERILOG PATH pu.sv TOP_LEVEL_FILE
add_fileset_file lum_conv.sv SYSTEM_VERILOG PATH lum_conv.sv
add_fileset_file lum_filter.sv SYSTEM_VERILOG PATH lum_filter.sv
add_fileset_file backlight_control.sv SYSTEM_VERILOG PATH backlight_control.sv
add_fileset_file pwm.sv SYSTEM_VERILOG PATH pwm.sv
add_fileset_file sigma_delta.sv SYSTEM_VERILOG PATH sigma_delta.sv


# 
# parameters
# 
add_parameter CLOCK_FREQ INTEGER 0
set_parameter_property CLOCK_FREQ DEFAULT_VALUE 0
set_parameter_property CLOCK_FREQ DISPLAY_NAME CLOCK_FREQ
set_parameter_property CLOCK_FREQ TYPE INTEGER
set_parameter_property CLOCK_FREQ UNITS Hertz
set_parameter_property CLOCK_FREQ ALLOWED_RANGES 0:2147483647
set_parameter_property CLOCK_FREQ HDL_PARAMETER true
set_parameter_property CLOCK_FREQ SYSTEM_INFO_TYPE CLOCK_RATE
set_parameter_property CLOCK_FREQ SYSTEM_INFO_ARG clock_sink
add_parameter PWM_FREQ INTEGER 1000
set_parameter_property PWM_FREQ DEFAULT_VALUE 1000
set_parameter_property PWM_FREQ DISPLAY_NAME PWM_FREQ
set_parameter_property PWM_FREQ TYPE INTEGER
set_parameter_property PWM_FREQ UNITS Hertz
set_parameter_property PWM_FREQ ALLOWED_RANGES 0:2147483647
set_parameter_property PWM_FREQ HDL_PARAMETER true
add_parameter DEFAULT_LIGHT INTEGER 0 ""
set_parameter_property DEFAULT_LIGHT DEFAULT_VALUE 0
set_parameter_property DEFAULT_LIGHT DISPLAY_NAME DEFAULT_LIGHT
set_parameter_property DEFAULT_LIGHT TYPE INTEGER
set_parameter_property DEFAULT_LIGHT UNITS None
set_parameter_property DEFAULT_LIGHT ALLOWED_RANGES 0:31
set_parameter_property DEFAULT_LIGHT DESCRIPTION ""
set_parameter_property DEFAULT_LIGHT HDL_PARAMETER true
add_parameter PU_BASE_ADDRESS STD_LOGIC_VECTOR 0
set_parameter_property PU_BASE_ADDRESS DEFAULT_VALUE 0
set_parameter_property PU_BASE_ADDRESS DISPLAY_NAME PU_BASE_ADDRESS
set_parameter_property PU_BASE_ADDRESS TYPE STD_LOGIC_VECTOR
set_parameter_property PU_BASE_ADDRESS UNITS None
set_parameter_property PU_BASE_ADDRESS ALLOWED_RANGES 0:4294967295
set_parameter_property PU_BASE_ADDRESS HDL_PARAMETER true
add_parameter COEF_BASE_ADDRESS STD_LOGIC_VECTOR 0
set_parameter_property COEF_BASE_ADDRESS DEFAULT_VALUE 0
set_parameter_property COEF_BASE_ADDRESS DISPLAY_NAME COEF_BASE_ADDRESS
set_parameter_property COEF_BASE_ADDRESS TYPE STD_LOGIC_VECTOR
set_parameter_property COEF_BASE_ADDRESS UNITS None
set_parameter_property COEF_BASE_ADDRESS ALLOWED_RANGES 0:4294967295
set_parameter_property COEF_BASE_ADDRESS HDL_PARAMETER true
add_parameter LCD_DAC_TYPE STRING PWM
set_parameter_property LCD_DAC_TYPE DEFAULT_VALUE PWM
set_parameter_property LCD_DAC_TYPE DISPLAY_NAME LCD_DAC_TYPE
set_parameter_property LCD_DAC_TYPE TYPE STRING
set_parameter_property LCD_DAC_TYPE UNITS None
set_parameter_property LCD_DAC_TYPE ALLOWED_RANGES {PWM SIGMA-DELTA}
set_parameter_property LCD_DAC_TYPE HDL_PARAMETER true
add_parameter PU_DAC_TYPE STRING SIGMA-DELTA
set_parameter_property PU_DAC_TYPE DEFAULT_VALUE SIGMA-DELTA
set_parameter_property PU_DAC_TYPE DISPLAY_NAME PU_DAC_TYPE
set_parameter_property PU_DAC_TYPE TYPE STRING
set_parameter_property PU_DAC_TYPE UNITS None
set_parameter_property PU_DAC_TYPE ALLOWED_RANGES {PWM SIGMA-DELTA}
set_parameter_property PU_DAC_TYPE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_n reset_n Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock clk Input 1


# 
# connection point backlight
# 
add_interface backlight conduit end
set_interface_property backlight associatedClock ""
set_interface_property backlight associatedReset ""
set_interface_property backlight ENABLED true
set_interface_property backlight EXPORT_OF ""
set_interface_property backlight PORT_NAME_MAP ""
set_interface_property backlight CMSIS_SVD_VARIABLES ""
set_interface_property backlight SVD_ADDRESS_GROUP ""

add_interface_port backlight backlight_drv_en drv_en Output 2
add_interface_port backlight backlight_out_en_n out_en_n Output 2
add_interface_port backlight backlight_pwm pwm Output 3
add_interface_port backlight backlight_fault_n fault_n Input 1
add_interface_port backlight backlight_night night Input 1


# 
# connection point amm_backlight
# 
add_interface amm_backlight avalon start
set_interface_property amm_backlight addressUnits WORDS
set_interface_property amm_backlight associatedClock clock_sink
set_interface_property amm_backlight associatedReset reset_sink
set_interface_property amm_backlight bitsPerSymbol 8
set_interface_property amm_backlight burstOnBurstBoundariesOnly false
set_interface_property amm_backlight burstcountUnits WORDS
set_interface_property amm_backlight doStreamReads false
set_interface_property amm_backlight doStreamWrites false
set_interface_property amm_backlight holdTime 0
set_interface_property amm_backlight linewrapBursts false
set_interface_property amm_backlight maximumPendingReadTransactions 0
set_interface_property amm_backlight maximumPendingWriteTransactions 0
set_interface_property amm_backlight readLatency 0
set_interface_property amm_backlight readWaitTime 1
set_interface_property amm_backlight setupTime 0
set_interface_property amm_backlight timingUnits Cycles
set_interface_property amm_backlight writeWaitTime 0
set_interface_property amm_backlight ENABLED true
set_interface_property amm_backlight EXPORT_OF ""
set_interface_property amm_backlight PORT_NAME_MAP ""
set_interface_property amm_backlight CMSIS_SVD_VARIABLES ""
set_interface_property amm_backlight SVD_ADDRESS_GROUP ""

add_interface_port amm_backlight bklt_waitrequest waitrequest Input 1
add_interface_port amm_backlight bklt_read read Output 1
add_interface_port amm_backlight bklt_address address Output 32
add_interface_port amm_backlight bklt_readdatavalid readdatavalid Input 1
add_interface_port amm_backlight bklt_readdata readdata Input 32


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock clock_sink
set_interface_property csr associatedReset reset_sink
set_interface_property csr bitsPerSymbol 8
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 1
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""

add_interface_port csr ams_waitrequest waitrequest Output 1
add_interface_port csr ams_write write Input 1
add_interface_port csr ams_read read Input 1
add_interface_port csr ams_address address Input 3
add_interface_port csr ams_writedata writedata Input 32
add_interface_port csr ams_readdatavalid readdatavalid Output 1
add_interface_port csr ams_readdata readdata Output 32
add_interface_port csr ams_byteenable byteenable Input 4
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point amm_i2c
# 
add_interface amm_i2c avalon start
set_interface_property amm_i2c addressUnits WORDS
set_interface_property amm_i2c associatedClock clock_sink
set_interface_property amm_i2c associatedReset reset_sink
set_interface_property amm_i2c bitsPerSymbol 8
set_interface_property amm_i2c burstOnBurstBoundariesOnly false
set_interface_property amm_i2c burstcountUnits WORDS
set_interface_property amm_i2c doStreamReads false
set_interface_property amm_i2c doStreamWrites false
set_interface_property amm_i2c holdTime 0
set_interface_property amm_i2c linewrapBursts false
set_interface_property amm_i2c maximumPendingReadTransactions 0
set_interface_property amm_i2c maximumPendingWriteTransactions 0
set_interface_property amm_i2c readLatency 0
set_interface_property amm_i2c readWaitTime 1
set_interface_property amm_i2c setupTime 0
set_interface_property amm_i2c timingUnits Cycles
set_interface_property amm_i2c writeWaitTime 0
set_interface_property amm_i2c ENABLED true
set_interface_property amm_i2c EXPORT_OF ""
set_interface_property amm_i2c PORT_NAME_MAP ""
set_interface_property amm_i2c CMSIS_SVD_VARIABLES ""
set_interface_property amm_i2c SVD_ADDRESS_GROUP ""

add_interface_port amm_i2c amm_waitrequest waitrequest Input 1
add_interface_port amm_i2c amm_write write Output 1
add_interface_port amm_i2c amm_read read Output 1
add_interface_port amm_i2c amm_address address Output 32
add_interface_port amm_i2c amm_writedata writedata Output 8
add_interface_port amm_i2c amm_readdatavalid readdatavalid Input 1
add_interface_port amm_i2c amm_readdata readdata Input 8


# 
# connection point pu_type
# 
add_interface pu_type conduit end
set_interface_property pu_type associatedClock ""
set_interface_property pu_type associatedReset ""
set_interface_property pu_type ENABLED true
set_interface_property pu_type EXPORT_OF ""
set_interface_property pu_type PORT_NAME_MAP ""
set_interface_property pu_type CMSIS_SVD_VARIABLES ""
set_interface_property pu_type SVD_ADDRESS_GROUP ""

add_interface_port pu_type pu_type pu_type Output 2


# 
# connection point fhd_reset
# 
add_interface fhd_reset reset start
set_interface_property fhd_reset associatedClock clock_sink
set_interface_property fhd_reset associatedDirectReset ""
set_interface_property fhd_reset associatedResetSinks reset_sink
set_interface_property fhd_reset synchronousEdges DEASSERT
set_interface_property fhd_reset ENABLED true
set_interface_property fhd_reset EXPORT_OF ""
set_interface_property fhd_reset PORT_NAME_MAP ""
set_interface_property fhd_reset CMSIS_SVD_VARIABLES ""
set_interface_property fhd_reset SVD_ADDRESS_GROUP ""

add_interface_port fhd_reset fhd_reset_n reset_n Output 1
add_interface_port fhd_reset fhd_reset_req reset_req Output 1


# 
# connection point xga_reset
# 
add_interface xga_reset reset start
set_interface_property xga_reset associatedClock clock_sink
set_interface_property xga_reset associatedDirectReset ""
set_interface_property xga_reset associatedResetSinks reset_sink
set_interface_property xga_reset synchronousEdges DEASSERT
set_interface_property xga_reset ENABLED true
set_interface_property xga_reset EXPORT_OF ""
set_interface_property xga_reset PORT_NAME_MAP ""
set_interface_property xga_reset CMSIS_SVD_VARIABLES ""
set_interface_property xga_reset SVD_ADDRESS_GROUP ""

add_interface_port xga_reset xga_reset_n reset_n Output 1
add_interface_port xga_reset xga_reset_req reset_req Output 1


# 
# connection point vga_reset
# 
add_interface vga_reset reset start
set_interface_property vga_reset associatedClock clock_sink
set_interface_property vga_reset associatedDirectReset ""
set_interface_property vga_reset associatedResetSinks reset_sink
set_interface_property vga_reset synchronousEdges DEASSERT
set_interface_property vga_reset ENABLED true
set_interface_property vga_reset EXPORT_OF ""
set_interface_property vga_reset PORT_NAME_MAP ""
set_interface_property vga_reset CMSIS_SVD_VARIABLES ""
set_interface_property vga_reset SVD_ADDRESS_GROUP ""

add_interface_port vga_reset vga_reset_n reset_n Output 1
add_interface_port vga_reset vga_reset_req reset_req Output 1


# 
# connection point pu_ready_reset
# 
add_interface pu_ready_reset reset start
set_interface_property pu_ready_reset associatedClock clock_sink
set_interface_property pu_ready_reset associatedDirectReset ""
set_interface_property pu_ready_reset associatedResetSinks reset_sink
set_interface_property pu_ready_reset synchronousEdges DEASSERT
set_interface_property pu_ready_reset ENABLED true
set_interface_property pu_ready_reset EXPORT_OF ""
set_interface_property pu_ready_reset PORT_NAME_MAP ""
set_interface_property pu_ready_reset CMSIS_SVD_VARIABLES ""
set_interface_property pu_ready_reset SVD_ADDRESS_GROUP ""

add_interface_port pu_ready_reset pu_ready_reset_n reset_n Output 1
add_interface_port pu_ready_reset pu_ready_reset_req reset_req Output 1

