# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do mipsPipe_line_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity controleMIPS
# -- Compiling architecture controleMIPS_op of controleMIPS
# 
# vcom -93 -work work {C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mipsPipe_line
# -- Compiling architecture mipsPipe_line_op of mipsPipe_line
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  mipsPipe_line
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mipsPipe_line 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mipspipe_line(mipspipe_line_op)
# Loading work.controlemips(controlemips_op)
# ** Warning: (vsim-3473) Component instance "InsFetch : stageF" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "registrador1 : RegIFID" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "InsDecode : stageD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "registrador2 : RegIDEX" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "Execute : stageEX" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "registrador3 : regEXMEM" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "Memory : stageMEM" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "registrador4 : regMEMWB" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# ** Warning: (vsim-3473) Component instance "WriteBack : stageWB" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mipspipe_line File: C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: matheus  Hostname: MATHEUS-PC  ProcessID: 3580
# 
#           Attempting to use alternate WLF file "./wlftc45f2v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftc45f2v
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Break in Process line__292 at C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd line 296
