Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 29 19:14:10 2025
| Host         : DESKTOP-D2HHB5O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7k70t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.423        0.000                      0                  388        0.095        0.000                      0                  380        1.826        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
Clk     {0.000 5.000}        10.000          100.000         
Clk200  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 7.808        0.000                      0                  160        0.110        0.000                      0                  160        4.600        0.000                       0                   108  
Clk200              3.502        0.000                      0                  165        0.095        0.000                      0                  165        1.826        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Clk200        Clk                 2.423        0.000                      0                   42        0.206        0.000                      0                   38  
Clk           Clk200              3.221        0.000                      0                   14        0.136        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clk                Clk                      8.978        0.000                      0                   22        0.312        0.000                      0                   22  
**async_default**  Clk200             Clk200                   4.099        0.000                      0                   23        0.323        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        7.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.302ns (15.700%)  route 1.622ns (84.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.609     5.949    s_RX_even_parity_calculated
    SLICE_X3Y21          LUT4 (Prop_lut4_I3_O)        0.043     5.992 r  s_RX_outputData[7]_i_1/O
                         net (fo=1, routed)           0.458     6.451    s_RX_outputData[7]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  s_RX_outputData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    Clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  s_RX_outputData_reg[7]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.194    14.259    s_RX_outputData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.302ns (15.674%)  route 1.625ns (84.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.530     5.870    s_RX_even_parity_calculated
    SLICE_X3Y21          LUT4 (Prop_lut4_I3_O)        0.043     5.913 r  s_RX_outputData[2]_i_1/O
                         net (fo=1, routed)           0.541     6.454    s_RX_outputData[2]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  s_RX_outputData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.197    14.203    Clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  s_RX_outputData_reg[2]/C
                         clock pessimism              0.289    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X3Y20          FDRE (Setup_fdre_C_CE)      -0.194    14.263    s_RX_outputData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.302ns (16.789%)  route 1.497ns (83.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.438     5.778    s_RX_even_parity_calculated
    SLICE_X2Y21          LUT4 (Prop_lut4_I3_O)        0.043     5.821 r  s_RX_outputData[1]_i_1/O
                         net (fo=1, routed)           0.504     6.326    s_RX_outputData[1]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  s_RX_outputData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.198    14.204    Clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  s_RX_outputData_reg[1]/C
                         clock pessimism              0.289    14.493    
                         clock uncertainty           -0.035    14.458    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.289    s_RX_outputData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.302ns (17.187%)  route 1.455ns (82.813%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.509     5.849    s_RX_even_parity_calculated
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.043     5.892 r  s_RX_outputData[5]_i_1/O
                         net (fo=1, routed)           0.392     6.284    s_RX_outputData[5]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  s_RX_outputData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.195    14.201    Clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  s_RX_outputData_reg[5]/C
                         clock pessimism              0.289    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X0Y21          FDRE (Setup_fdre_C_CE)      -0.194    14.261    s_RX_outputData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.302ns (17.273%)  route 1.446ns (82.727%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.394     5.734    s_RX_even_parity_calculated
    SLICE_X3Y21          LUT4 (Prop_lut4_I3_O)        0.043     5.777 r  s_RX_outputData[4]_i_1/O
                         net (fo=1, routed)           0.498     6.275    s_RX_outputData[4]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  s_RX_outputData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.195    14.201    Clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  s_RX_outputData_reg[4]/C
                         clock pessimism              0.289    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X3Y21          FDRE (Setup_fdre_C_CE)      -0.194    14.261    s_RX_outputData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.302ns (17.051%)  route 1.469ns (82.949%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.378     5.718    s_RX_even_parity_calculated
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.043     5.761 r  s_RX_outputData[0]_i_1/O
                         net (fo=1, routed)           0.537     6.298    s_RX_outputData[0]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  s_RX_outputData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    Clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  s_RX_outputData_reg[0]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X2Y23          FDRE (Setup_fdre_C_CE)      -0.169    14.284    s_RX_outputData_reg[0]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.989ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.065%)  route 1.468ns (82.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.405     5.745    s_RX_even_parity_calculated
    SLICE_X2Y21          LUT4 (Prop_lut4_I3_O)        0.043     5.788 r  s_RX_outputData[3]_i_1/O
                         net (fo=1, routed)           0.508     6.297    s_RX_outputData[3]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  s_RX_outputData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.195    14.201    Clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  s_RX_outputData_reg[3]/C
                         clock pessimism              0.289    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X2Y21          FDRE (Setup_fdre_C_CE)      -0.169    14.286    s_RX_outputData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  7.989    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.302ns (17.525%)  route 1.421ns (82.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.043     5.340 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.475     5.816    s_RX_even_parity_calculated
    SLICE_X0Y22          LUT4 (Prop_lut4_I3_O)        0.043     5.859 r  s_RX_outputData[6]_i_1/O
                         net (fo=1, routed)           0.392     6.250    s_RX_outputData[6]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.194    14.200    Clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[6]/C
                         clock pessimism              0.289    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X0Y22          FDRE (Setup_fdre_C_CE)      -0.194    14.260    s_RX_outputData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.047ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_s_RX_stateMachine_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.443ns (22.716%)  route 1.507ns (77.284%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I0_O)        0.053     5.350 r  FSM_sequential_s_RX_stateMachine[2]_i_3/O
                         net (fo=1, routed)           0.417     5.768    FSM_sequential_s_RX_stateMachine[2]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.131     5.899 r  FSM_sequential_s_RX_stateMachine[2]_i_2/O
                         net (fo=3, routed)           0.536     6.434    FSM_sequential_s_RX_stateMachine[2]_i_2_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.043     6.477 r  FSM_sequential_s_RX_stateMachine[1]_i_1/O
                         net (fo=1, routed)           0.000     6.477    FSM_sequential_s_RX_stateMachine[1]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.190    14.196    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
                         clock pessimism              0.331    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.032    14.524    FSM_sequential_s_RX_stateMachine_reg[1]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  8.047    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_s_RX_stateMachine_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.443ns (23.817%)  route 1.417ns (76.183%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  FSM_sequential_s_RX_stateMachine_reg[1]/Q
                         net (fo=13, routed)          0.554     5.297    s_RX_stateMachine__0[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I0_O)        0.053     5.350 r  FSM_sequential_s_RX_stateMachine[2]_i_3/O
                         net (fo=1, routed)           0.417     5.768    FSM_sequential_s_RX_stateMachine[2]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.131     5.899 r  FSM_sequential_s_RX_stateMachine[2]_i_2/O
                         net (fo=3, routed)           0.446     6.344    FSM_sequential_s_RX_stateMachine[2]_i_2_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.043     6.387 r  FSM_sequential_s_RX_stateMachine[2]_i_1/O
                         net (fo=1, routed)           0.000     6.387    FSM_sequential_s_RX_stateMachine[2]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.190    14.196    Clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/C
                         clock pessimism              0.289    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)        0.032    14.482    FSM_sequential_s_RX_stateMachine_reg[2]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  8.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.695%)  route 0.057ns (36.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.623     1.946    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.100     2.046 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.057     2.103    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.431    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.485     1.946    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.047     1.993    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.141%)  route 0.056ns (35.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.623     1.946    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.100     2.046 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.102    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.431    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.485     1.946    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.044     1.990    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.623     1.946    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.100     2.046 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.060     2.106    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.431    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.485     1.946    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.047     1.993    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     2.110    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X0Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.846     2.434    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.484     1.950    
    SLICE_X0Y31          FDPE (Hold_fdpe_C_D)         0.047     1.997    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.623     1.946    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.118     2.064 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.119    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X6Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.431    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.485     1.946    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.042     1.988    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y31          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.118     2.068 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.123    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X2Y31          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.846     2.434    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y31          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.484     1.950    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.042     1.992    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_Tx_inputData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.029%)  route 0.092ns (47.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.622     1.945    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.100     2.045 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.092     2.137    s_FIFO_readData[3]
    SLICE_X4Y27          FDRE                                         r  s_Tx_inputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.841     2.429    Clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  s_Tx_inputData_reg[3]/C
                         clock pessimism             -0.473     1.956    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.043     1.999    s_Tx_inputData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 s_RX_baudrate_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.811%)  route 0.101ns (44.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.623     1.946    Clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  s_RX_baudrate_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100     2.046 r  s_RX_baudrate_counter_reg[3]/Q
                         net (fo=3, routed)           0.101     2.147    s_RX_baudrate_counter_reg_n_0_[3]
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.028     2.175 r  s_RX_baudrate_counter_flag_i_1/O
                         net (fo=1, routed)           0.000     2.175    s_RX_baudrate_counter_flag_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  s_RX_baudrate_counter_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.841     2.429    Clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  s_RX_baudrate_counter_flag_reg/C
                         clock pessimism             -0.453     1.976    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.060     2.036    s_RX_baudrate_counter_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_Tx_inputData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.507%)  route 0.090ns (47.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.622     1.945    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.100     2.045 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.090     2.135    s_FIFO_readData[1]
    SLICE_X4Y27          FDRE                                         r  s_Tx_inputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.841     2.429    Clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  s_Tx_inputData_reg[1]/C
                         clock pessimism             -0.473     1.956    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.038     1.994    s_Tx_inputData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 s_TX_baudRate_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_TX_baudRate_counter_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.057%)  route 0.092ns (41.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.620     1.943    Clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  s_TX_baudRate_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     2.043 f  s_TX_baudRate_counter_reg[11]/Q
                         net (fo=14, routed)          0.092     2.135    s_TX_baudRate_counter_reg_n_0_[11]
    SLICE_X5Y26          LUT5 (Prop_lut5_I3_O)        0.028     2.163 r  s_TX_baudRate_counter_flag_i_1/O
                         net (fo=1, routed)           0.000     2.163    s_TX_baudRate_counter_flag_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  s_TX_baudRate_counter_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.839     2.427    Clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  s_TX_baudRate_counter_flag_reg/C
                         clock pessimism             -0.473     1.954    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.060     2.014    s_TX_baudRate_counter_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         10.000      8.651      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X7Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X4Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X4Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X4Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X3Y31    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y31    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y31    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X0Y31    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X7Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X0Y31    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y31    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk200
  To Clock:  Clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 s_RX_outputData_valid_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OutputData_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.297ns (25.451%)  route 0.870ns (74.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 9.184 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    Clk200_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_valid_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.254     4.774 r  s_RX_outputData_valid_reg3_reg/Q
                         net (fo=2, routed)           0.449     5.223    s_RX_outputData_valid_reg3
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.043     5.266 r  OutputData[7]_i_1/O
                         net (fo=8, routed)           0.421     5.687    OutputData[7]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  OutputData_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.192     9.184    Clk200_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  OutputData_reg[7]/C
                         clock pessimism              0.311     9.495    
                         clock uncertainty           -0.035     9.460    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.271     9.189    OutputData_reg[7]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.302ns (21.550%)  route 1.099ns (78.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y29          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/Q
                         net (fo=2, routed)           0.417     5.154    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RD_PNTR_WR[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.043     5.197 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4/O
                         net (fo=1, routed)           0.414     5.611    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.043     5.654 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.268     5.922    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg_0
    SLICE_X1Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X1Y30          FDPE (Setup_fdpe_C_D)       -0.031     9.435    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 s_RX_outputData_valid_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OutputData_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.297ns (29.094%)  route 0.724ns (70.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    Clk200_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_valid_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.254     4.774 r  s_RX_outputData_valid_reg3_reg/Q
                         net (fo=2, routed)           0.449     5.223    s_RX_outputData_valid_reg3
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.043     5.266 r  OutputData[7]_i_1/O
                         net (fo=8, routed)           0.275     5.541    OutputData[7]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  OutputData_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    Clk200_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  OutputData_reg[1]/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.295     9.171    OutputData_reg[1]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.216ns (17.041%)  route 1.052ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=17, routed)          1.052     5.788    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.311     9.498    
                         clock uncertainty           -0.035     9.463    
    SLICE_X2Y28          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.006     9.457    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.216ns (17.041%)  route 1.052ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=17, routed)          1.052     5.788    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.311     9.498    
                         clock uncertainty           -0.035     9.463    
    SLICE_X2Y28          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.006     9.457    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.216ns (17.041%)  route 1.052ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=17, routed)          1.052     5.788    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.311     9.498    
                         clock uncertainty           -0.035     9.463    
    SLICE_X2Y28          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.006     9.457    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.216ns (17.041%)  route 1.052ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=17, routed)          1.052     5.788    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.311     9.498    
                         clock uncertainty           -0.035     9.463    
    SLICE_X2Y28          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.006     9.457    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.216ns (17.041%)  route 1.052ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=17, routed)          1.052     5.788    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.311     9.498    
                         clock uncertainty           -0.035     9.463    
    SLICE_X2Y28          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.006     9.457    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.216ns (17.041%)  route 1.052ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=17, routed)          1.052     5.788    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y28          RAMD32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.311     9.498    
                         clock uncertainty           -0.035     9.463    
    SLICE_X2Y28          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.006     9.457    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.216ns (17.041%)  route 1.052ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.312     4.520    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.216     4.736 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=17, routed)          1.052     5.788    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y28          RAMS32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y28          RAMS32                                       r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.311     9.498    
                         clock uncertainty           -0.035     9.463    
    SLICE_X2Y28          RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.006     9.457    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.458%)  route 0.065ns (33.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.100     2.035 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.065     2.100    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[1]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.028     2.128 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     2.128    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.845     2.419    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.473     1.946    
    SLICE_X2Y30          FDPE (Hold_fdpe_C_D)         0.087     2.033    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (66.114%)  route 0.066ns (33.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.100     2.035 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.066     2.101    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[1]
    SLICE_X2Y30          LUT3 (Prop_lut3_I2_O)        0.028     2.129 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     2.129    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.845     2.419    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.473     1.946    
    SLICE_X2Y30          FDPE (Hold_fdpe_C_D)         0.087     2.033    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     1.933    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.088    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.843     2.417    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.484     1.933    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.047     1.980    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     1.933    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.088    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.843     2.417    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.484     1.933    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.047     1.980    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.627     1.936    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.036 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.091    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.846     2.420    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.484     1.936    
    SLICE_X1Y31          FDPE (Hold_fdpe_C_D)         0.047     1.983    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.695%)  route 0.057ns (36.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     1.933    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y30          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.057     2.090    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X4Y30          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y30          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.485     1.933    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.047     1.980    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     1.933    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.088    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.843     2.417    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y28          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.484     1.933    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.044     1.977    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     1.933    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y30          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     2.093    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X4Y30          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y30          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.485     1.933    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.047     1.980    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.077%)  route 0.096ns (48.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     1.933    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y30          FDRE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.129    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_rd_rst_wr
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.845     2.419    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.453     1.966    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.040     2.006    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     2.108    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.845     2.419    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.484     1.935    
    SLICE_X2Y30          FDPE (Hold_fdpe_C_D)         0.042     1.977    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Clk200 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349         5.000       3.651      BUFGCTRL_X0Y1  Clk200_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X4Y30    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X1Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X1Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X1Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X0Y30    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X3Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         5.000       4.250      SLICE_X0Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
Min Period        n/a     FDPE/C      n/a            0.750         5.000       4.250      SLICE_X2Y30    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X4Y30    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y28    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         2.500       1.826      SLICE_X2Y29    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk200
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        2.033ns  (logic 0.302ns (14.853%)  route 1.731ns (85.147%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.609    11.045    s_RX_even_parity_calculated
    SLICE_X3Y21          LUT4 (Prop_lut4_I3_O)        0.043    11.088 r  s_RX_outputData[7]_i_1/O
                         net (fo=1, routed)           0.458    11.547    s_RX_outputData[7]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  s_RX_outputData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    Clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  s_RX_outputData_reg[7]/C
                         clock pessimism              0.000    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.194    13.970    s_RX_outputData_reg[7]
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.302ns (14.830%)  route 1.734ns (85.170%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.530    10.966    s_RX_even_parity_calculated
    SLICE_X3Y21          LUT4 (Prop_lut4_I3_O)        0.043    11.009 r  s_RX_outputData[2]_i_1/O
                         net (fo=1, routed)           0.541    11.550    s_RX_outputData[2]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  s_RX_outputData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.197    14.203    Clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  s_RX_outputData_reg[2]/C
                         clock pessimism              0.000    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X3Y20          FDRE (Setup_fdre_C_CE)      -0.194    13.974    s_RX_outputData_reg[2]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.909ns  (logic 0.302ns (15.823%)  route 1.607ns (84.177%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.438    10.874    s_RX_even_parity_calculated
    SLICE_X2Y21          LUT4 (Prop_lut4_I3_O)        0.043    10.917 r  s_RX_outputData[1]_i_1/O
                         net (fo=1, routed)           0.504    11.422    s_RX_outputData[1]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  s_RX_outputData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.198    14.204    Clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  s_RX_outputData_reg[1]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.000    s_RX_outputData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.867ns  (logic 0.302ns (16.176%)  route 1.565ns (83.824%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.509    10.946    s_RX_even_parity_calculated
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.043    10.989 r  s_RX_outputData[5]_i_1/O
                         net (fo=1, routed)           0.392    11.380    s_RX_outputData[5]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  s_RX_outputData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.195    14.201    Clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  s_RX_outputData_reg[5]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X0Y21          FDRE (Setup_fdre_C_CE)      -0.194    13.972    s_RX_outputData_reg[5]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.858ns  (logic 0.302ns (16.253%)  route 1.556ns (83.747%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.394    10.830    s_RX_even_parity_calculated
    SLICE_X3Y21          LUT4 (Prop_lut4_I3_O)        0.043    10.873 r  s_RX_outputData[4]_i_1/O
                         net (fo=1, routed)           0.498    11.372    s_RX_outputData[4]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  s_RX_outputData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.195    14.201    Clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  s_RX_outputData_reg[4]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X3Y21          FDRE (Setup_fdre_C_CE)      -0.194    13.972    s_RX_outputData_reg[4]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.881ns  (logic 0.302ns (16.056%)  route 1.579ns (83.944%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.378    10.814    s_RX_even_parity_calculated
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.043    10.857 r  s_RX_outputData[0]_i_1/O
                         net (fo=1, routed)           0.537    11.394    s_RX_outputData[0]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  s_RX_outputData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    Clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  s_RX_outputData_reg[0]/C
                         clock pessimism              0.000    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X2Y23          FDRE (Setup_fdre_C_CE)      -0.169    13.995    s_RX_outputData_reg[0]
  -------------------------------------------------------------------
                         required time                         13.995    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.879ns  (logic 0.302ns (16.069%)  route 1.577ns (83.931%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.405    10.841    s_RX_even_parity_calculated
    SLICE_X2Y21          LUT4 (Prop_lut4_I3_O)        0.043    10.884 r  s_RX_outputData[3]_i_1/O
                         net (fo=1, routed)           0.508    11.393    s_RX_outputData[3]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  s_RX_outputData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.195    14.201    Clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  s_RX_outputData_reg[3]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X2Y21          FDRE (Setup_fdre_C_CE)      -0.169    13.997    s_RX_outputData_reg[3]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.833ns  (logic 0.302ns (16.475%)  route 1.531ns (83.525%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.664    10.393    s_Rst_100
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.043    10.436 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.475    10.912    s_RX_even_parity_calculated
    SLICE_X0Y22          LUT4 (Prop_lut4_I3_O)        0.043    10.955 r  s_RX_outputData[6]_i_1/O
                         net (fo=1, routed)           0.392    11.346    s_RX_outputData[6]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.194    14.200    Clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[6]/C
                         clock pessimism              0.000    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X0Y22          FDRE (Setup_fdre_C_CE)      -0.194    13.971    s_RX_outputData_reg[6]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_TX_even_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.999ns  (logic 0.302ns (15.109%)  route 1.697ns (84.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 14.198 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          1.099    10.828    s_Rst_100
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.043    10.871 r  s_TX_even_parity_i_3/O
                         net (fo=1, routed)           0.598    11.469    s_TX_even_parity1_out
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.043    11.512 r  s_TX_even_parity_i_1/O
                         net (fo=1, routed)           0.000    11.512    s_TX_even_parity_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  s_TX_even_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.192    14.198    Clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  s_TX_even_parity_reg/C
                         clock pessimism              0.000    14.198    
                         clock uncertainty           -0.035    14.163    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.064    14.227    s_TX_even_parity_reg
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_Tx_inputData_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@10.000ns - Clk200 rise@5.000ns)
  Data Path Delay:        1.975ns  (logic 0.302ns (15.291%)  route 1.673ns (84.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 14.198 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 9.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     6.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     8.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     8.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.305     9.513    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.216     9.729 f  s_Rst_100_reg/Q
                         net (fo=19, routed)          1.086    10.815    s_Rst_100
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.043    10.858 f  s_Tx_inputData_index[2]_i_3/O
                         net (fo=2, routed)           0.587    11.445    s_Tx_inputData_index[2]_i_3_n_0
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.043    11.488 r  s_Tx_inputData_index[1]_i_1/O
                         net (fo=1, routed)           0.000    11.488    s_Tx_inputData_index[1]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  s_Tx_inputData_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.192    14.198    Clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  s_Tx_inputData_index_reg[1]/C
                         clock pessimism              0.000    14.198    
                         clock uncertainty           -0.035    14.163    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.066    14.229    s_Tx_inputData_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  2.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_RX_stateMachine_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.128ns (16.017%)  route 0.671ns (83.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.671     2.700    s_Rst_100
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.028     2.728 r  FSM_sequential_s_RX_stateMachine[0]_i_1/O
                         net (fo=1, routed)           0.000     2.728    FSM_sequential_s_RX_stateMachine[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.838     2.426    Clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[0]/C
                         clock pessimism              0.000     2.426    
                         clock uncertainty            0.035     2.461    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.060     2.521    FSM_sequential_s_RX_stateMachine_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_TX_stateMachine_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.128ns (15.909%)  route 0.677ns (84.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.677     2.705    s_Rst_100
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.028     2.733 r  s_TX_stateMachine[0]_i_1/O
                         net (fo=1, routed)           0.000     2.733    s_TX_stateMachine[0]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  s_TX_stateMachine_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.839     2.427    Clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  s_TX_stateMachine_reg[0]/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.035     2.462    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.060     2.522    s_TX_stateMachine_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_RX_outputData_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.128ns (15.781%)  route 0.683ns (84.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.683     2.712    s_Rst_100
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.028     2.740 r  s_RX_outputData_valid_i_1/O
                         net (fo=1, routed)           0.000     2.740    s_RX_outputData_valid_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  s_RX_outputData_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.838     2.426    Clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  s_RX_outputData_valid_reg/C
                         clock pessimism              0.000     2.426    
                         clock uncertainty            0.035     2.461    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.061     2.522    s_RX_outputData_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_Tx_inputData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.564%)  route 0.645ns (83.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.383     2.411    s_Rst_100
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.028     2.439 r  s_Tx_inputData[7]_i_1/O
                         net (fo=8, routed)           0.262     2.701    s_Tx_inputData
    SLICE_X5Y28          FDRE                                         r  s_Tx_inputData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.842     2.430    Clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  s_Tx_inputData_reg[5]/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.035     2.465    
    SLICE_X5Y28          FDRE (Hold_fdre_C_CE)        0.010     2.475    s_Tx_inputData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_Tx_inputData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.564%)  route 0.645ns (83.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.383     2.411    s_Rst_100
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.028     2.439 r  s_Tx_inputData[7]_i_1/O
                         net (fo=8, routed)           0.262     2.701    s_Tx_inputData
    SLICE_X5Y28          FDRE                                         r  s_Tx_inputData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.842     2.430    Clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  s_Tx_inputData_reg[6]/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.035     2.465    
    SLICE_X5Y28          FDRE (Hold_fdre_C_CE)        0.010     2.475    s_Tx_inputData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_Tx_inputData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.564%)  route 0.645ns (83.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.383     2.411    s_Rst_100
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.028     2.439 r  s_Tx_inputData[7]_i_1/O
                         net (fo=8, routed)           0.262     2.701    s_Tx_inputData
    SLICE_X5Y28          FDRE                                         r  s_Tx_inputData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.842     2.430    Clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  s_Tx_inputData_reg[7]/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.035     2.465    
    SLICE_X5Y28          FDRE (Hold_fdre_C_CE)        0.010     2.475    s_Tx_inputData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_TX_stateMachine_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.128ns (15.310%)  route 0.708ns (84.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.708     2.736    s_Rst_100
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.028     2.764 r  s_TX_stateMachine[1]_i_1/O
                         net (fo=1, routed)           0.000     2.764    s_TX_stateMachine[1]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  s_TX_stateMachine_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.839     2.427    Clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  s_TX_stateMachine_reg[1]/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.035     2.462    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.061     2.523    s_TX_stateMachine_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_TX_stateMachine_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.128ns (15.292%)  route 0.709ns (84.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.709     2.737    s_Rst_100
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.028     2.765 r  s_TX_stateMachine[2]_i_1/O
                         net (fo=1, routed)           0.000     2.765    s_TX_stateMachine[2]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  s_TX_stateMachine_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.839     2.427    Clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  s_TX_stateMachine_reg[2]/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.035     2.462    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.061     2.523    s_TX_stateMachine_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_Tx_reg/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.128ns (15.913%)  route 0.676ns (84.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.343     2.371    s_Rst_100
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.028     2.399 r  s_Tx_i_1/O
                         net (fo=1, routed)           0.333     2.733    s_Tx4_out
    SLICE_X5Y27          FDRE                                         r  s_Tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.841     2.429    Clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  s_Tx_reg/C
                         clock pessimism              0.000     2.429    
                         clock uncertainty            0.035     2.464    
    SLICE_X5Y27          FDRE (Hold_fdre_C_CE)        0.010     2.474    s_Tx_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 s_Rst_100_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_RX_stateMachine_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.128ns (14.838%)  route 0.735ns (85.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.619     1.928    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_Rst_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     2.028 r  s_Rst_100_reg/Q
                         net (fo=19, routed)          0.735     2.763    s_Rst_100
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.028     2.791 r  FSM_sequential_s_RX_stateMachine[1]_i_1/O
                         net (fo=1, routed)           0.000     2.791    FSM_sequential_s_RX_stateMachine[1]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.838     2.426    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[1]/C
                         clock pessimism              0.000     2.426    
                         clock uncertainty            0.035     2.461    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.060     2.521    FSM_sequential_s_RX_stateMachine_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.254ns (18.352%)  route 1.130ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.310     4.532    Clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  s_RX_outputData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.254     4.786 r  s_RX_outputData_reg[3]/Q
                         net (fo=1, routed)           1.130     5.916    s_RX_outputData[3]
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    Clk200_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[3]/C
                         clock pessimism              0.000     9.187    
                         clock uncertainty           -0.035     9.152    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.015     9.137    s_RX_outputData_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.254ns (18.725%)  route 1.102ns (81.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.313     4.535    Clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  s_RX_outputData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.254     4.789 r  s_RX_outputData_reg[1]/Q
                         net (fo=1, routed)           1.102     5.892    s_RX_outputData[1]
    SLICE_X1Y19          FDRE                                         r  s_RX_outputData_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    Clk200_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  s_RX_outputData_reg_reg[1]/C
                         clock pessimism              0.000     9.190    
                         clock uncertainty           -0.035     9.155    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)       -0.031     9.124    s_RX_outputData_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 s_RX_error_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_error_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.216ns (15.835%)  route 1.148ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  s_RX_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  s_RX_error_reg/Q
                         net (fo=2, routed)           1.148     5.891    s_RX_error_reg_n_0
    SLICE_X0Y30          FDRE                                         r  s_RX_error_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    Clk200_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  s_RX_error_reg_reg/C
                         clock pessimism              0.000     9.190    
                         clock uncertainty           -0.035     9.155    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)       -0.019     9.136    s_RX_error_reg_reg
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.254ns (18.793%)  route 1.098ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 9.186 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.307     4.529    Clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  s_RX_outputData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.254     4.783 r  s_RX_outputData_reg[0]/Q
                         net (fo=1, routed)           1.098     5.881    s_RX_outputData[0]
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.194     9.186    Clk200_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[0]/C
                         clock pessimism              0.000     9.186    
                         clock uncertainty           -0.035     9.151    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.034     9.185    s_RX_outputData_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.216ns (16.620%)  route 1.084ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 9.186 - 5.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.531    Clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.216     4.747 r  s_RX_outputData_reg[6]/Q
                         net (fo=1, routed)           1.084     5.831    s_RX_outputData[6]
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.194     9.186    Clk200_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[6]/C
                         clock pessimism              0.000     9.186    
                         clock uncertainty           -0.035     9.151    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.028     9.179    s_RX_outputData_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.216ns (17.177%)  route 1.042ns (82.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.310     4.532    Clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  s_RX_outputData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.216     4.748 r  s_RX_outputData_reg[5]/Q
                         net (fo=1, routed)           1.042     5.790    s_RX_outputData[5]
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    Clk200_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[5]/C
                         clock pessimism              0.000     9.187    
                         clock uncertainty           -0.035     9.152    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.013     9.139    s_RX_outputData_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.216ns (16.692%)  route 1.078ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 9.189 - 5.000 ) 
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.312     4.534    Clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  s_RX_outputData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.216     4.750 r  s_RX_outputData_reg[2]/Q
                         net (fo=1, routed)           1.078     5.828    s_RX_outputData[2]
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.197     9.189    Clk200_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_reg_reg[2]/C
                         clock pessimism              0.000     9.189    
                         clock uncertainty           -0.035     9.154    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.026     9.180    s_RX_outputData_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.216ns (17.682%)  route 1.006ns (82.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 9.182 - 5.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.531    Clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  s_RX_outputData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.216     4.747 r  s_RX_outputData_reg[7]/Q
                         net (fo=1, routed)           1.006     5.753    s_RX_outputData[7]
    SLICE_X5Y24          FDRE                                         r  s_RX_outputData_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.190     9.182    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_RX_outputData_reg_reg[7]/C
                         clock pessimism              0.000     9.182    
                         clock uncertainty           -0.035     9.147    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.019     9.128    s_RX_outputData_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 s_RX_outputData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.216ns (18.159%)  route 0.973ns (81.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 9.187 - 5.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.310     4.532    Clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  s_RX_outputData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.216     4.748 r  s_RX_outputData_reg[4]/Q
                         net (fo=1, routed)           0.973     5.722    s_RX_outputData[4]
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.195     9.187    Clk200_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[4]/C
                         clock pessimism              0.000     9.187    
                         clock uncertainty           -0.035     9.152    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.024     9.128    s_RX_outputData_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 s_RX_outputData_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.216ns (17.762%)  route 1.000ns (82.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 9.189 - 5.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.305     4.527    Clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  s_RX_outputData_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.216     4.743 r  s_RX_outputData_valid_reg/Q
                         net (fo=2, routed)           1.000     5.743    s_RX_outputData_valid_reg_n_0
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.197     9.189    Clk200_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_valid_reg_reg/C
                         clock pessimism              0.000     9.189    
                         clock uncertainty           -0.035     9.154    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.000     9.154    s_RX_outputData_valid_reg_reg
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  3.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.589%)  route 0.585ns (85.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     1.947    Clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  s_RX_outputData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     2.047 r  s_RX_outputData_reg[4]/Q
                         net (fo=1, routed)           0.585     2.632    s_RX_outputData[4]
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.843     2.417    Clk200_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[4]/C
                         clock pessimism              0.000     2.417    
                         clock uncertainty            0.035     2.453    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.044     2.497    s_RX_outputData_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.100ns (13.773%)  route 0.626ns (86.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.625     1.948    Clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  s_RX_outputData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.100     2.048 r  s_RX_outputData_reg[2]/Q
                         net (fo=1, routed)           0.626     2.674    s_RX_outputData[2]
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    Clk200_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_reg_reg[2]/C
                         clock pessimism              0.000     2.418    
                         clock uncertainty            0.035     2.454    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.063     2.517    s_RX_outputData_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.100ns (13.840%)  route 0.623ns (86.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     1.947    Clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  s_RX_outputData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.100     2.047 r  s_RX_outputData_reg[5]/Q
                         net (fo=1, routed)           0.623     2.670    s_RX_outputData[5]
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.843     2.417    Clk200_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[5]/C
                         clock pessimism              0.000     2.417    
                         clock uncertainty            0.035     2.453    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.047     2.500    s_RX_outputData_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 s_RX_outputData_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.100ns (13.772%)  route 0.626ns (86.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.619     1.942    Clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  s_RX_outputData_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.100     2.042 r  s_RX_outputData_valid_reg/Q
                         net (fo=2, routed)           0.626     2.668    s_RX_outputData_valid_reg_n_0
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    Clk200_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  s_RX_outputData_valid_reg_reg/C
                         clock pessimism              0.000     2.418    
                         clock uncertainty            0.035     2.454    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.038     2.492    s_RX_outputData_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.100ns (13.304%)  route 0.652ns (86.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.623     1.946    Clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.100     2.046 r  s_RX_outputData_reg[6]/Q
                         net (fo=1, routed)           0.652     2.698    s_RX_outputData[6]
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.842     2.416    Clk200_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[6]/C
                         clock pessimism              0.000     2.416    
                         clock uncertainty            0.035     2.452    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.067     2.519    s_RX_outputData_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.631%)  route 0.634ns (86.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.622     1.945    Clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  s_RX_outputData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.100     2.045 r  s_RX_outputData_reg[7]/Q
                         net (fo=1, routed)           0.634     2.679    s_RX_outputData[7]
    SLICE_X5Y24          FDRE                                         r  s_RX_outputData_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.838     2.412    Clk200_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  s_RX_outputData_reg_reg[7]/C
                         clock pessimism              0.000     2.412    
                         clock uncertainty            0.035     2.448    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.043     2.491    s_RX_outputData_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.118ns (15.313%)  route 0.653ns (84.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.622     1.945    Clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  s_RX_outputData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.118     2.063 r  s_RX_outputData_reg[0]/Q
                         net (fo=1, routed)           0.653     2.716    s_RX_outputData[0]
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.842     2.416    Clk200_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  s_RX_outputData_reg_reg[0]/C
                         clock pessimism              0.000     2.416    
                         clock uncertainty            0.035     2.452    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.067     2.519    s_RX_outputData_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 s_RX_error_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_error_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.262%)  route 0.654ns (86.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.619     1.942    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  s_RX_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.100     2.042 r  s_RX_error_reg/Q
                         net (fo=2, routed)           0.654     2.696    s_RX_error_reg_n_0
    SLICE_X0Y30          FDRE                                         r  s_RX_error_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.845     2.419    Clk200_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  s_RX_error_reg_reg/C
                         clock pessimism              0.000     2.419    
                         clock uncertainty            0.035     2.455    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.043     2.498    s_RX_error_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.118ns (15.485%)  route 0.644ns (84.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     1.947    Clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  s_RX_outputData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.065 r  s_RX_outputData_reg[3]/Q
                         net (fo=1, routed)           0.644     2.709    s_RX_outputData[3]
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.843     2.417    Clk200_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  s_RX_outputData_reg_reg[3]/C
                         clock pessimism              0.000     2.417    
                         clock uncertainty            0.035     2.453    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.047     2.500    s_RX_outputData_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 s_RX_outputData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.118ns (14.668%)  route 0.686ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.626     1.949    Clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  s_RX_outputData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.118     2.067 r  s_RX_outputData_reg[1]/Q
                         net (fo=1, routed)           0.686     2.753    s_RX_outputData[1]
    SLICE_X1Y19          FDRE                                         r  s_RX_outputData_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.845     2.419    Clk200_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  s_RX_outputData_reg_reg[1]/C
                         clock pessimism              0.000     2.419    
                         clock uncertainty            0.035     2.455    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.038     2.493    s_RX_outputData_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        8.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X7Y28          FDCE (Recov_fdce_C_CLR)     -0.206    14.247    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X7Y28          FDCE (Recov_fdce_C_CLR)     -0.206    14.247    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X7Y28          FDCE (Recov_fdce_C_CLR)     -0.206    14.247    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X7Y28          FDCE (Recov_fdce_C_CLR)     -0.206    14.247    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.179    14.274    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y28          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y28          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X6Y28          FDPE (Recov_fdpe_C_PRE)     -0.179    14.274    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.145    14.308    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.216ns (29.477%)  route 0.517ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.517     5.269    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.145    14.308    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.216ns (32.945%)  route 0.440ns (67.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.440     5.192    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X4Y28          FDCE (Recov_fdce_C_CLR)     -0.206    14.247    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.216ns (32.945%)  route 0.440ns (67.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.314     4.536    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.216     4.752 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.440     5.192    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.193    14.199    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X4Y28          FDCE (Recov_fdce_C_CLR)     -0.206    14.247    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  9.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.091ns (41.842%)  route 0.126ns (58.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDPE (Prop_fdpe_C_Q)         0.091     2.041 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.126     2.167    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y31          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.846     2.434    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.472     1.962    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.107     1.855    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.091ns (41.842%)  route 0.126ns (58.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDPE (Prop_fdpe_C_Q)         0.091     2.041 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.126     2.167    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y31          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.846     2.434    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.472     1.962    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.107     1.855    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.091ns (41.842%)  route 0.126ns (58.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDPE (Prop_fdpe_C_Q)         0.091     2.041 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.126     2.167    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y31          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.846     2.434    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.472     1.962    
    SLICE_X3Y31          FDPE (Remov_fdpe_C_PRE)     -0.110     1.852    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.890%)  route 0.224ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.224     2.274    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/AR[0]
    SLICE_X7Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.431    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X7Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.453     1.978    
    SLICE_X7Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.909    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.890%)  route 0.224ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.224     2.274    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y29          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.431    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y29          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.453     1.978    
    SLICE_X7Y29          FDPE (Remov_fdpe_C_PRE)     -0.072     1.906    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.890%)  route 0.224ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.224     2.274    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y29          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.431    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y29          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.453     1.978    
    SLICE_X7Y29          FDPE (Remov_fdpe_C_PRE)     -0.072     1.906    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.615%)  route 0.227ns (69.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.227     2.277    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.842     2.430    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism             -0.453     1.977    
    SLICE_X4Y28          FDCE (Remov_fdce_C_CLR)     -0.069     1.908    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.615%)  route 0.227ns (69.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.227     2.277    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.842     2.430    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism             -0.453     1.977    
    SLICE_X4Y28          FDCE (Remov_fdce_C_CLR)     -0.069     1.908    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.615%)  route 0.227ns (69.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.227     2.277    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.842     2.430    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism             -0.453     1.977    
    SLICE_X4Y28          FDCE (Remov_fdce_C_CLR)     -0.069     1.908    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.615%)  route 0.227ns (69.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.627     1.950    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.100     2.050 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.227     2.277    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y28          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.842     2.430    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y28          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism             -0.453     1.977    
    SLICE_X4Y28          FDCE (Remov_fdce_C_CLR)     -0.069     1.908    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk200
  To Clock:  Clk200

Setup :            0  Failing Endpoints,  Worst Slack        4.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y30          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.284     9.182    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y30          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.284     9.182    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y30          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.284     9.182    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y30          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y30          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.284     9.182    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y30          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X2Y30          FDPE (Recov_fdpe_C_PRE)     -0.257     9.209    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y30          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X2Y30          FDPE (Recov_fdpe_C_PRE)     -0.257     9.209    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y30          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X2Y30          FDPE (Recov_fdpe_C_PRE)     -0.257     9.209    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y30          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X2Y30          FDPE (Recov_fdpe_C_PRE)     -0.257     9.209    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.198ns (35.321%)  route 0.363ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.314     4.522    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y31          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.198     4.720 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.363     5.083    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y30          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X2Y30          FDPE (Recov_fdpe_C_PRE)     -0.223     9.243    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.232ns (45.303%)  route 0.280ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.128    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     3.208 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.313     4.521    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.232     4.753 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.280     5.034    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X1Y30          FDPE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    Y18                                               0.000     5.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     5.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         1.271     6.271 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           1.649     7.920    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.992 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.198     9.190    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.311     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X1Y30          FDPE (Recov_fdpe_C_PRE)     -0.247     9.219    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  4.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.566%)  route 0.147ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.147     2.200    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X1Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.566%)  route 0.147ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.147     2.200    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X1Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.566%)  route 0.147ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.147     2.200    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X1Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.566%)  route 0.147ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.147     2.200    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X1Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.566%)  route 0.147ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.147     2.200    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X1Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.247%)  route 0.149ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.149     2.202    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X0Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.247%)  route 0.149ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.149     2.202    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X0Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.247%)  route 0.149ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.149     2.202    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X0Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.247%)  route 0.149ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.149     2.202    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X0Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock Clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk200 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.247%)  route 0.149ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.283    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.309 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.626     1.935    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y30          FDPE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.118     2.053 f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.149     2.202    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y29          FDCE                                         f  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  Clk200 (IN)
                         net (fo=0)                   0.000     0.000    Clk200
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  Clk200_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.544    Clk200_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.574 r  Clk200_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.844     2.418    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y29          FDCE                                         r  CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.472     1.946    
    SLICE_X0Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.877    CDC_FIFO_Instant/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.325    





