  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/Vitis-HLS.tcl'
FIR8
-DFIR_MAC_VERSION
./c_untimed/FIR8.cpp
INFO: [HLS 200-1510] Running: open_project FIR8 
WARNING: [HLS 200-2182] The 'FIR8' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution '/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8'.
INFO: [HLS 200-1510] Running: set_top FIR8 
INFO: [HLS 200-1510] Running: add_files ./c_untimed/FIR8.cpp -cflags -DFIR_MAC_VERSION 
INFO: [HLS 200-10] Adding design file './c_untimed/FIR8.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution hls_component -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.22 seconds; current allocated memory: 219.195 MB.
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.64 seconds; current allocated memory: 220.547 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-376] automatically set the pipeline for Loop< SHIFTER_LOOP> at c_untimed/FIR8.cpp:51:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MACC_LOOP> at c_untimed/FIR8.cpp:61:5 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.9 seconds. Elapsed time: 7.51 seconds; current allocated memory: 230.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 230.660 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 251.047 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'SHIFTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_SHIFTER_LOOP' pipeline 'SHIFTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_SHIFTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_MACC_LOOP' pipeline 'MACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_MACC_LOOP'.
INFO: [RTMG 210-279] Implementing memory 'FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8'.
INFO: [RTMG 210-278] Implementing memory 'FIR8_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.789 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 264.383 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.42 seconds; current allocated memory: 265.559 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR8.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR8.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 218.82 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 46.363 MB.
INFO: [HLS 200-1915] Writing HLS config ini file ./FIR8.cfg
INFO: [HLS 200-112] Total CPU user time: 5.23 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.05 seconds; peak allocated memory: 265.559 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 14s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
