============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 12:04:19 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(95)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 41 trigger nets, 41 data nets.
KIT-1004 : Chipwatcher code = 0001001100011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2210/31 useful/useless nets, 1221/6 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 1875/6 useful/useless nets, 1663/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1859/16 useful/useless nets, 1651/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 441 better
SYN-1014 : Optimize round 2
SYN-1032 : 1511/60 useful/useless nets, 1303/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1527/153 useful/useless nets, 1337/45 useful/useless insts
SYN-1016 : Merged 14 instances.
SYN-2571 : Optimize after map_dsp, round 1, 212 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 38 instances.
SYN-2501 : Optimize round 1, 78 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2012/21 useful/useless nets, 1822/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7495, tnet num: 2012, tinst num: 1821, tnode num: 9572, tedge num: 11230.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 238 (3.47), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 235 (3.50), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 566 instances into 235 LUTs, name keeping = 74%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 404 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 128 adder to BLE ...
SYN-4008 : Packed 128 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.557321s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (92.3%)

RUN-1004 : used memory is 147 MB, reserved memory is 113 MB, peak memory is 163 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (282 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1205 instances
RUN-0007 : 438 luts, 577 seqs, 92 mslices, 55 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1415 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 526 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     249     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     319     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1203 instances, 438 luts, 577 seqs, 147 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6142, tnet num: 1413, tinst num: 1203, tnode num: 8369, tedge num: 10183.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.206508s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 322459
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1203.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 203584, overlap = 42.75
PHY-3002 : Step(2): len = 138566, overlap = 42.75
PHY-3002 : Step(3): len = 100602, overlap = 36
PHY-3002 : Step(4): len = 75636.2, overlap = 36
PHY-3002 : Step(5): len = 61487.1, overlap = 38.25
PHY-3002 : Step(6): len = 52975.3, overlap = 38.25
PHY-3002 : Step(7): len = 45378.1, overlap = 42.75
PHY-3002 : Step(8): len = 40644.7, overlap = 42.75
PHY-3002 : Step(9): len = 35630.9, overlap = 38.25
PHY-3002 : Step(10): len = 34549.8, overlap = 38.25
PHY-3002 : Step(11): len = 32771, overlap = 38.2812
PHY-3002 : Step(12): len = 29982, overlap = 45.625
PHY-3002 : Step(13): len = 28737.4, overlap = 45.1562
PHY-3002 : Step(14): len = 29994.8, overlap = 45.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97235e-06
PHY-3002 : Step(15): len = 28741.8, overlap = 31.4062
PHY-3002 : Step(16): len = 28563.7, overlap = 35.9062
PHY-3002 : Step(17): len = 28056.2, overlap = 40.6562
PHY-3002 : Step(18): len = 27968.2, overlap = 40.6562
PHY-3002 : Step(19): len = 27623, overlap = 38.3125
PHY-3002 : Step(20): len = 27226, overlap = 38.5312
PHY-3002 : Step(21): len = 26648.6, overlap = 32.0938
PHY-3002 : Step(22): len = 25712.2, overlap = 31.7812
PHY-3002 : Step(23): len = 25667.5, overlap = 32.2812
PHY-3002 : Step(24): len = 25665.1, overlap = 33.3438
PHY-3002 : Step(25): len = 26322.6, overlap = 35.5312
PHY-3002 : Step(26): len = 25601.8, overlap = 34.0312
PHY-3002 : Step(27): len = 25235.5, overlap = 32.6562
PHY-3002 : Step(28): len = 24749.8, overlap = 36.7188
PHY-3002 : Step(29): len = 24120.4, overlap = 35.3125
PHY-3002 : Step(30): len = 24128.5, overlap = 35
PHY-3002 : Step(31): len = 23931.5, overlap = 33.625
PHY-3002 : Step(32): len = 23692, overlap = 35.6875
PHY-3002 : Step(33): len = 23640.5, overlap = 35.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.9447e-06
PHY-3002 : Step(34): len = 23548.1, overlap = 38.5625
PHY-3002 : Step(35): len = 23468.1, overlap = 36.25
PHY-3002 : Step(36): len = 23432.6, overlap = 36.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.8894e-06
PHY-3002 : Step(37): len = 23482.3, overlap = 44.0938
PHY-3002 : Step(38): len = 23452.4, overlap = 44.4688
PHY-3002 : Step(39): len = 23533.1, overlap = 44.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010273s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033328s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.76787e-06
PHY-3002 : Step(40): len = 27763.8, overlap = 22.3438
PHY-3002 : Step(41): len = 27763.8, overlap = 22.3438
PHY-3002 : Step(42): len = 27023.7, overlap = 22.0625
PHY-3002 : Step(43): len = 27023.7, overlap = 22.0625
PHY-3002 : Step(44): len = 26671.4, overlap = 19.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15357e-05
PHY-3002 : Step(45): len = 26860.5, overlap = 17.25
PHY-3002 : Step(46): len = 26860.5, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.30715e-05
PHY-3002 : Step(47): len = 26645, overlap = 17.4062
PHY-3002 : Step(48): len = 26741.1, overlap = 15.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.40636e-06
PHY-3002 : Step(49): len = 27482.7, overlap = 47.25
PHY-3002 : Step(50): len = 27482.7, overlap = 47.25
PHY-3002 : Step(51): len = 26858.4, overlap = 48.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68127e-05
PHY-3002 : Step(52): len = 28599.1, overlap = 42
PHY-3002 : Step(53): len = 29248.3, overlap = 40.7188
PHY-3002 : Step(54): len = 29167.2, overlap = 36.2812
PHY-3002 : Step(55): len = 29102.1, overlap = 36.4688
PHY-3002 : Step(56): len = 28904.3, overlap = 35.875
PHY-3002 : Step(57): len = 29038.3, overlap = 34.9062
PHY-3002 : Step(58): len = 29186.1, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.36255e-05
PHY-3002 : Step(59): len = 28651.6, overlap = 28.375
PHY-3002 : Step(60): len = 28835.4, overlap = 28.3125
PHY-3002 : Step(61): len = 28998.4, overlap = 27.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.72509e-05
PHY-3002 : Step(62): len = 28479.4, overlap = 27.8438
PHY-3002 : Step(63): len = 28482.5, overlap = 27.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000134502
PHY-3002 : Step(64): len = 28724.2, overlap = 26.7812
PHY-3002 : Step(65): len = 28724.2, overlap = 26.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000269004
PHY-3002 : Step(66): len = 28900.8, overlap = 25.2812
PHY-3002 : Step(67): len = 28900.8, overlap = 25.2812
PHY-3002 : Step(68): len = 28637.8, overlap = 24.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6142, tnet num: 1413, tinst num: 1203, tnode num: 8369, tedge num: 10183.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 67.19 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34536, over cnt = 159(0%), over = 537, worst = 14
PHY-1001 : End global iterations;  0.107934s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.5%)

PHY-1001 : Congestion index: top1 = 31.77, top5 = 17.88, top10 = 11.49, top15 = 8.18.
PHY-1001 : End incremental global routing;  0.177189s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.046709s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (133.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.249608s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (43.8%)

OPT-1001 : Current memory(MB): used = 200, reserve = 166, peak = 200.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 869/1415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34536, over cnt = 159(0%), over = 537, worst = 14
PHY-1002 : len = 37952, over cnt = 112(0%), over = 210, worst = 11
PHY-1002 : len = 39736, over cnt = 18(0%), over = 24, worst = 3
PHY-1002 : len = 39912, over cnt = 12(0%), over = 16, worst = 2
PHY-1002 : len = 40112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142918s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (32.8%)

PHY-1001 : Congestion index: top1 = 29.27, top5 = 18.48, top10 = 12.36, top15 = 8.89.
OPT-1001 : End congestion update;  0.202120s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032854s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.235097s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (53.2%)

OPT-1001 : Current memory(MB): used = 202, reserve = 167, peak = 202.
OPT-1001 : End physical optimization;  0.703368s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (53.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 438 LUT to BLE ...
SYN-4008 : Packed 438 LUT and 189 SEQ to BLE.
SYN-4003 : Packing 388 remaining SEQ's ...
SYN-4005 : Packed 205 SEQ with LUT/SLICE
SYN-4006 : 71 single LUT's are left
SYN-4006 : 183 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 621/941 primitive instances ...
PHY-3001 : End packing;  0.047567s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 531 instances
RUN-1001 : 244 mslices, 244 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1227 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 554 nets have 2 pins
RUN-1001 : 540 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 529 instances, 488 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 29095, Over = 36.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5192, tnet num: 1225, tinst num: 529, tnode num: 6782, tedge num: 8908.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.241700s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (58.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70926e-05
PHY-3002 : Step(69): len = 28777.6, overlap = 36.75
PHY-3002 : Step(70): len = 28917.3, overlap = 37.25
PHY-3002 : Step(71): len = 28842.6, overlap = 34.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41852e-05
PHY-3002 : Step(72): len = 28902.8, overlap = 36.25
PHY-3002 : Step(73): len = 28902.8, overlap = 36.25
PHY-3002 : Step(74): len = 28878.4, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83704e-05
PHY-3002 : Step(75): len = 29820.9, overlap = 33.5
PHY-3002 : Step(76): len = 30134.8, overlap = 31
PHY-3002 : Step(77): len = 30474.8, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.173168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.0%)

PHY-3001 : Trial Legalized: Len = 40756.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000411245
PHY-3002 : Step(78): len = 36452.2, overlap = 4.5
PHY-3002 : Step(79): len = 34930.2, overlap = 10.25
PHY-3002 : Step(80): len = 33256.7, overlap = 15
PHY-3002 : Step(81): len = 32628.4, overlap = 16.75
PHY-3002 : Step(82): len = 32395.4, overlap = 18
PHY-3002 : Step(83): len = 32205.5, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000822489
PHY-3002 : Step(84): len = 32294.1, overlap = 19.25
PHY-3002 : Step(85): len = 32294.1, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164498
PHY-3002 : Step(86): len = 32382, overlap = 18.25
PHY-3002 : Step(87): len = 32382, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005776s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36722.5, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 36892.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5192, tnet num: 1225, tinst num: 529, tnode num: 6782, tedge num: 8908.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 69/1227.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44800, over cnt = 158(0%), over = 249, worst = 5
PHY-1002 : len = 45704, over cnt = 98(0%), over = 142, worst = 5
PHY-1002 : len = 47360, over cnt = 14(0%), over = 17, worst = 3
PHY-1002 : len = 47432, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 47664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218216s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.5%)

PHY-1001 : Congestion index: top1 = 26.94, top5 = 19.89, top10 = 14.39, top15 = 10.59.
PHY-1001 : End incremental global routing;  0.285115s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035498s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.345397s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.8%)

OPT-1001 : Current memory(MB): used = 206, reserve = 171, peak = 206.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1043/1227.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.94, top5 = 19.89, top10 = 14.39, top15 = 10.59.
OPT-1001 : End congestion update;  0.071188s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (87.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.100070s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (78.1%)

OPT-1001 : Current memory(MB): used = 206, reserve = 172, peak = 206.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1043/1227.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008307s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (752.4%)

PHY-1001 : Congestion index: top1 = 26.94, top5 = 19.89, top10 = 14.39, top15 = 10.59.
PHY-1001 : End incremental global routing;  0.071247s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (131.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035250s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1043/1227.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.94, top5 = 19.89, top10 = 14.39, top15 = 10.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027698s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.906756s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (79.3%)

RUN-1003 : finish command "place" in  5.438004s wall, 2.062500s user + 0.390625s system = 2.453125s CPU (45.1%)

RUN-1004 : used memory is 184 MB, reserved memory is 150 MB, peak memory is 207 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 531 instances
RUN-1001 : 244 mslices, 244 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1227 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 554 nets have 2 pins
RUN-1001 : 540 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5192, tnet num: 1225, tinst num: 529, tnode num: 6782, tedge num: 8908.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 244 mslices, 244 lslices, 19 pads, 19 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43960, over cnt = 164(0%), over = 256, worst = 5
PHY-1002 : len = 44968, over cnt = 90(0%), over = 138, worst = 5
PHY-1002 : len = 45784, over cnt = 39(0%), over = 64, worst = 4
PHY-1002 : len = 46648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.217065s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (36.0%)

PHY-1001 : Congestion index: top1 = 26.08, top5 = 19.56, top10 = 14.21, top15 = 10.38.
PHY-1001 : End global routing;  0.283426s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (44.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 194, peak = 243.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 493, reserve = 463, peak = 493.
PHY-1001 : End build detailed router design. 4.156081s wall, 3.890625s user + 0.140625s system = 4.031250s CPU (97.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26320, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.578547s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (97.0%)

PHY-1001 : Current memory(MB): used = 524, reserve = 495, peak = 524.
PHY-1001 : End phase 1; 1.590026s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 559 net; 1.357834s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (96.7%)

PHY-1022 : len = 122560, over cnt = 92(0%), over = 92, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 525, reserve = 496, peak = 525.
PHY-1001 : End initial routed; 2.199868s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (94.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1074(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.282130s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (105.2%)

PHY-1001 : Current memory(MB): used = 528, reserve = 499, peak = 528.
PHY-1001 : End phase 2; 2.482109s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (95.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 122560, over cnt = 92(0%), over = 92, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010559s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 122720, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.099195s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 122872, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.045574s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 122872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.028082s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (111.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1074(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.288270s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (92.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 17 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.168760s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (92.6%)

PHY-1001 : Current memory(MB): used = 540, reserve = 511, peak = 540.
PHY-1001 : End phase 3; 0.778759s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (80.3%)

PHY-1003 : Routed, final wirelength = 122872
PHY-1001 : Current memory(MB): used = 540, reserve = 511, peak = 540.
PHY-1001 : End export database. 0.016022s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.5%)

PHY-1001 : End detail routing;  9.293798s wall, 8.562500s user + 0.296875s system = 8.859375s CPU (95.3%)

RUN-1003 : finish command "route" in  9.896131s wall, 8.953125s user + 0.312500s system = 9.265625s CPU (93.6%)

RUN-1004 : used memory is 487 MB, reserved memory is 458 MB, peak memory is 540 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      748   out of  19600    3.82%
#reg                      605   out of  19600    3.09%
#le                       931
  #lut only               326   out of    931   35.02%
  #reg only               183   out of    931   19.66%
  #lut&reg                422   out of    931   45.33%
#dsp                        0   out of     29    0.00%
#bram                      19   out of     64   29.69%
  #bram9k                  19
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            200
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        155
#3        adc_clk_dup_3        GCLK               mslice             type/sel3_syn_878.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |931    |601     |147     |605     |19      |0       |
|  adc                               |adc_ctrl       |27     |21      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |49     |24      |16      |34      |0       |0       |
|    fifo_list                       |fifo           |46     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |56     |49      |6       |37      |0       |0       |
|  tx                                |uart_tx        |59     |38      |8       |38      |0       |0       |
|  type                              |type_choice    |131    |123     |8       |77      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |608    |345     |103     |403     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |608    |345     |103     |403     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |264    |141     |0       |264     |0       |0       |
|        reg_inst                    |register       |261    |138     |0       |261     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |344    |204     |103     |139     |0       |0       |
|        bus_inst                    |bus_top        |129    |59      |46      |46      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |43     |18      |16      |14      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |28     |10      |10      |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |27     |14      |10      |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |27     |13      |10      |10      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       535   
    #2          2       318   
    #3          3       204   
    #4          4        18   
    #5        5-10       81   
    #6        11-50      32   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.98            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 529
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1227, pip num: 11227
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 17
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 996 valid insts, and 30602 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001000001001100011111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.409820s wall, 8.046875s user + 0.078125s system = 8.125000s CPU (337.2%)

RUN-1004 : used memory is 498 MB, reserved memory is 472 MB, peak memory is 683 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_120419.log"
