// Seed: 3619993890
module module_0 (
    output tri id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    output wor id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    input wire id_13,
    input tri id_14,
    output wand id_15,
    input wire id_16
);
  assign id_0 = 1 == 1;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    inout wire id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    output supply0 id_4
);
  wand id_6 = 1;
  module_0(
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_4,
      id_0
  );
endmodule
