--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 431863 paths analyzed, 38358 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.915ns.
--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000990 (SLICE_X27Y46.G2), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_mulfp/blk00000990 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_mulfp/blk00000990
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X46Y84.G3      net (fanout=381)      1.476   tfm_inst/CalculateVirCompensated_mux
    SLICE_X46Y84.Y       Tilo                  0.195   tfm_inst/mulfpb<23>48
                                                       tfm_inst/divfpa<0>121
    SLICE_X37Y79.G2      net (fanout=22)       1.870   tfm_inst/N383
    SLICE_X37Y79.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/divfpa_internal<4>
                                                       tfm_inst/mulfpb<14>31_SW0
    SLICE_X37Y78.G1      net (fanout=1)        0.387   N2315
    SLICE_X37Y78.Y       Tilo                  0.194   tfm_inst/mulfpb<14>46
                                                       tfm_inst/mulfpb<14>31
    SLICE_X37Y78.F3      net (fanout=1)        0.222   tfm_inst/mulfpb<14>31/O
    SLICE_X37Y78.X       Tilo                  0.194   tfm_inst/mulfpb<14>46
                                                       tfm_inst/mulfpb<14>46
    SLICE_X26Y85.G4      net (fanout=1)        0.899   tfm_inst/mulfpb<14>46
    SLICE_X26Y85.Y       Tilo                  0.195   mulfpb<14>
                                                       tfm_inst/mulfpb<14>77_SW0
    SLICE_X26Y85.F2      net (fanout=1)        0.722   tfm_inst/mulfpb<14>77_SW0/O
    SLICE_X26Y85.X       Tilo                  0.195   mulfpb<14>
                                                       tfm_inst/mulfpb<14>77
    SLICE_X27Y46.G2      net (fanout=10)       2.581   mulfpb<14>
    SLICE_X27Y46.CLK     Tgck                  0.231   inst_mulfp/sig000000cb
                                                       inst_mulfp/blk0000063c
                                                       inst_mulfp/blk00000990
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (1.758ns logic, 8.157ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          inst_mulfp/blk00000990 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to inst_mulfp/blk00000990
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y113.XQ     Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X46Y84.G4      net (fanout=403)      1.158   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X46Y84.Y       Tilo                  0.195   tfm_inst/mulfpb<23>48
                                                       tfm_inst/divfpa<0>121
    SLICE_X37Y79.G2      net (fanout=22)       1.870   tfm_inst/N383
    SLICE_X37Y79.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/divfpa_internal<4>
                                                       tfm_inst/mulfpb<14>31_SW0
    SLICE_X37Y78.G1      net (fanout=1)        0.387   N2315
    SLICE_X37Y78.Y       Tilo                  0.194   tfm_inst/mulfpb<14>46
                                                       tfm_inst/mulfpb<14>31
    SLICE_X37Y78.F3      net (fanout=1)        0.222   tfm_inst/mulfpb<14>31/O
    SLICE_X37Y78.X       Tilo                  0.194   tfm_inst/mulfpb<14>46
                                                       tfm_inst/mulfpb<14>46
    SLICE_X26Y85.G4      net (fanout=1)        0.899   tfm_inst/mulfpb<14>46
    SLICE_X26Y85.Y       Tilo                  0.195   mulfpb<14>
                                                       tfm_inst/mulfpb<14>77_SW0
    SLICE_X26Y85.F2      net (fanout=1)        0.722   tfm_inst/mulfpb<14>77_SW0/O
    SLICE_X26Y85.X       Tilo                  0.195   mulfpb<14>
                                                       tfm_inst/mulfpb<14>77
    SLICE_X27Y46.G2      net (fanout=10)       2.581   mulfpb<14>
    SLICE_X27Y46.CLK     Tgck                  0.231   inst_mulfp/sig000000cb
                                                       inst_mulfp/blk0000063c
                                                       inst_mulfp/blk00000990
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (1.738ns logic, 7.839ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaCP_mux (FF)
  Destination:          inst_mulfp/blk00000990 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.525ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaCP_mux to inst_mulfp/blk00000990
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y92.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaCP_mux
                                                       tfm_inst/CalculateAlphaCP_mux
    SLICE_X46Y84.G1      net (fanout=271)      1.086   tfm_inst/CalculateAlphaCP_mux
    SLICE_X46Y84.Y       Tilo                  0.195   tfm_inst/mulfpb<23>48
                                                       tfm_inst/divfpa<0>121
    SLICE_X37Y79.G2      net (fanout=22)       1.870   tfm_inst/N383
    SLICE_X37Y79.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/divfpa_internal<4>
                                                       tfm_inst/mulfpb<14>31_SW0
    SLICE_X37Y78.G1      net (fanout=1)        0.387   N2315
    SLICE_X37Y78.Y       Tilo                  0.194   tfm_inst/mulfpb<14>46
                                                       tfm_inst/mulfpb<14>31
    SLICE_X37Y78.F3      net (fanout=1)        0.222   tfm_inst/mulfpb<14>31/O
    SLICE_X37Y78.X       Tilo                  0.194   tfm_inst/mulfpb<14>46
                                                       tfm_inst/mulfpb<14>46
    SLICE_X26Y85.G4      net (fanout=1)        0.899   tfm_inst/mulfpb<14>46
    SLICE_X26Y85.Y       Tilo                  0.195   mulfpb<14>
                                                       tfm_inst/mulfpb<14>77_SW0
    SLICE_X26Y85.F2      net (fanout=1)        0.722   tfm_inst/mulfpb<14>77_SW0/O
    SLICE_X26Y85.X       Tilo                  0.195   mulfpb<14>
                                                       tfm_inst/mulfpb<14>77
    SLICE_X27Y46.G2      net (fanout=10)       2.581   mulfpb<14>
    SLICE_X27Y46.CLK     Tgck                  0.231   inst_mulfp/sig000000cb
                                                       inst_mulfp/blk0000063c
                                                       inst_mulfp/blk00000990
    -------------------------------------------------  ---------------------------
    Total                                      9.525ns (1.758ns logic, 7.767ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateVdd/divfpa_20 (SLICE_X17Y156.G2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/state_FSM_FFd4 (FF)
  Destination:          tfm_inst/inst_calculateVdd/divfpa_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/state_FSM_FFd4 to tfm_inst/inst_calculateVdd/divfpa_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y167.XQ     Tcko                  0.340   tfm_inst/inst_calculateVdd/state_FSM_FFd4
                                                       tfm_inst/inst_calculateVdd/state_FSM_FFd4
    SLICE_X58Y167.F1     net (fanout=5)        1.357   tfm_inst/inst_calculateVdd/state_FSM_FFd4
    SLICE_X58Y167.X      Tilo                  0.195   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux000019
    SLICE_X62Y160.G3     net (fanout=2)        0.805   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
    SLICE_X62Y160.XMUX   Tif5x                 0.560   tfm_inst/inst_calculateVdd/N8
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux00001101
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux0000110_f5
    SLICE_X48Y134.G1     net (fanout=4)        1.695   tfm_inst/inst_calculateVdd/N8
    SLICE_X48Y134.Y      Tilo                  0.195   tfm_inst/inst_calculateVdd/divfpb<9>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<23>11
    SLICE_X17Y156.G2     net (fanout=90)       4.160   tfm_inst/inst_calculateVdd/N0
    SLICE_X17Y156.CLK    Tgck                  0.563   tfm_inst/inst_calculateVdd/divfpa<20>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>2
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>_f5
                                                       tfm_inst/inst_calculateVdd/divfpa_20
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (1.853ns logic, 8.017ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/state_FSM_FFd5 (FF)
  Destination:          tfm_inst/inst_calculateVdd/divfpa_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.630ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/state_FSM_FFd5 to tfm_inst/inst_calculateVdd/divfpa_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y166.XQ     Tcko                  0.360   tfm_inst/inst_calculateVdd/state_FSM_FFd5
                                                       tfm_inst/inst_calculateVdd/state_FSM_FFd5
    SLICE_X58Y167.F2     net (fanout=5)        1.097   tfm_inst/inst_calculateVdd/state_FSM_FFd5
    SLICE_X58Y167.X      Tilo                  0.195   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux000019
    SLICE_X62Y160.G3     net (fanout=2)        0.805   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
    SLICE_X62Y160.XMUX   Tif5x                 0.560   tfm_inst/inst_calculateVdd/N8
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux00001101
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux0000110_f5
    SLICE_X48Y134.G1     net (fanout=4)        1.695   tfm_inst/inst_calculateVdd/N8
    SLICE_X48Y134.Y      Tilo                  0.195   tfm_inst/inst_calculateVdd/divfpb<9>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<23>11
    SLICE_X17Y156.G2     net (fanout=90)       4.160   tfm_inst/inst_calculateVdd/N0
    SLICE_X17Y156.CLK    Tgck                  0.563   tfm_inst/inst_calculateVdd/divfpa<20>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>2
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>_f5
                                                       tfm_inst/inst_calculateVdd/divfpa_20
    -------------------------------------------------  ---------------------------
    Total                                      9.630ns (1.873ns logic, 7.757ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/state_FSM_FFd7 (FF)
  Destination:          tfm_inst/inst_calculateVdd/divfpa_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.538ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/state_FSM_FFd7 to tfm_inst/inst_calculateVdd/divfpa_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y155.YQ     Tcko                  0.340   tfm_inst/inst_calculateVdd/state_FSM_FFd7
                                                       tfm_inst/inst_calculateVdd/state_FSM_FFd7
    SLICE_X62Y160.BX     net (fanout=10)       2.072   tfm_inst/inst_calculateVdd/state_FSM_FFd7
    SLICE_X62Y160.XMUX   Tbxx                  0.513   tfm_inst/inst_calculateVdd/N8
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux0000110_f5
    SLICE_X48Y134.G1     net (fanout=4)        1.695   tfm_inst/inst_calculateVdd/N8
    SLICE_X48Y134.Y      Tilo                  0.195   tfm_inst/inst_calculateVdd/divfpb<9>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<23>11
    SLICE_X17Y156.G2     net (fanout=90)       4.160   tfm_inst/inst_calculateVdd/N0
    SLICE_X17Y156.CLK    Tgck                  0.563   tfm_inst/inst_calculateVdd/divfpa<20>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>2
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>_f5
                                                       tfm_inst/inst_calculateVdd/divfpa_20
    -------------------------------------------------  ---------------------------
    Total                                      9.538ns (1.611ns logic, 7.927ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateVdd/divfpa_20 (SLICE_X17Y156.F2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/state_FSM_FFd4 (FF)
  Destination:          tfm_inst/inst_calculateVdd/divfpa_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.869ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/state_FSM_FFd4 to tfm_inst/inst_calculateVdd/divfpa_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y167.XQ     Tcko                  0.340   tfm_inst/inst_calculateVdd/state_FSM_FFd4
                                                       tfm_inst/inst_calculateVdd/state_FSM_FFd4
    SLICE_X58Y167.F1     net (fanout=5)        1.357   tfm_inst/inst_calculateVdd/state_FSM_FFd4
    SLICE_X58Y167.X      Tilo                  0.195   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux000019
    SLICE_X62Y160.G3     net (fanout=2)        0.805   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
    SLICE_X62Y160.XMUX   Tif5x                 0.560   tfm_inst/inst_calculateVdd/N8
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux00001101
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux0000110_f5
    SLICE_X48Y134.G1     net (fanout=4)        1.695   tfm_inst/inst_calculateVdd/N8
    SLICE_X48Y134.Y      Tilo                  0.195   tfm_inst/inst_calculateVdd/divfpb<9>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<23>11
    SLICE_X17Y156.F2     net (fanout=90)       4.167   tfm_inst/inst_calculateVdd/N0
    SLICE_X17Y156.CLK    Tfck                  0.555   tfm_inst/inst_calculateVdd/divfpa<20>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>1
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>_f5
                                                       tfm_inst/inst_calculateVdd/divfpa_20
    -------------------------------------------------  ---------------------------
    Total                                      9.869ns (1.845ns logic, 8.024ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/state_FSM_FFd5 (FF)
  Destination:          tfm_inst/inst_calculateVdd/divfpa_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.629ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/state_FSM_FFd5 to tfm_inst/inst_calculateVdd/divfpa_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y166.XQ     Tcko                  0.360   tfm_inst/inst_calculateVdd/state_FSM_FFd5
                                                       tfm_inst/inst_calculateVdd/state_FSM_FFd5
    SLICE_X58Y167.F2     net (fanout=5)        1.097   tfm_inst/inst_calculateVdd/state_FSM_FFd5
    SLICE_X58Y167.X      Tilo                  0.195   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux000019
    SLICE_X62Y160.G3     net (fanout=2)        0.805   tfm_inst/inst_calculateVdd/ExtractVDDParameters_mux_mux00001110
    SLICE_X62Y160.XMUX   Tif5x                 0.560   tfm_inst/inst_calculateVdd/N8
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux00001101
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux0000110_f5
    SLICE_X48Y134.G1     net (fanout=4)        1.695   tfm_inst/inst_calculateVdd/N8
    SLICE_X48Y134.Y      Tilo                  0.195   tfm_inst/inst_calculateVdd/divfpb<9>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<23>11
    SLICE_X17Y156.F2     net (fanout=90)       4.167   tfm_inst/inst_calculateVdd/N0
    SLICE_X17Y156.CLK    Tfck                  0.555   tfm_inst/inst_calculateVdd/divfpa<20>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>1
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>_f5
                                                       tfm_inst/inst_calculateVdd/divfpa_20
    -------------------------------------------------  ---------------------------
    Total                                      9.629ns (1.865ns logic, 7.764ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/state_FSM_FFd7 (FF)
  Destination:          tfm_inst/inst_calculateVdd/divfpa_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.537ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/state_FSM_FFd7 to tfm_inst/inst_calculateVdd/divfpa_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y155.YQ     Tcko                  0.340   tfm_inst/inst_calculateVdd/state_FSM_FFd7
                                                       tfm_inst/inst_calculateVdd/state_FSM_FFd7
    SLICE_X62Y160.BX     net (fanout=10)       2.072   tfm_inst/inst_calculateVdd/state_FSM_FFd7
    SLICE_X62Y160.XMUX   Tbxx                  0.513   tfm_inst/inst_calculateVdd/N8
                                                       tfm_inst/inst_calculateVdd/divfpsclr_mux0000110_f5
    SLICE_X48Y134.G1     net (fanout=4)        1.695   tfm_inst/inst_calculateVdd/N8
    SLICE_X48Y134.Y      Tilo                  0.195   tfm_inst/inst_calculateVdd/divfpb<9>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<23>11
    SLICE_X17Y156.F2     net (fanout=90)       4.167   tfm_inst/inst_calculateVdd/N0
    SLICE_X17Y156.CLK    Tfck                  0.555   tfm_inst/inst_calculateVdd/divfpa<20>
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>1
                                                       tfm_inst/inst_calculateVdd/divfpa_mux0000<20>_f5
                                                       tfm_inst/inst_calculateVdd/divfpa_20
    -------------------------------------------------  ---------------------------
    Total                                      9.537ns (1.603ns logic, 7.934ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y18.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_2 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.924 - 1.008)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_2 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y147.YQ     Tcko                  0.313   dualmem_addra<1>
                                                       dualmem_addra_2
    RAMB16_X7Y18.ADDRA6  net (fanout=2)        0.346   dualmem_addra<2>
    RAMB16_X7Y18.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y18.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_0 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.924 - 1.008)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_0 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y147.XQ     Tcko                  0.331   dualmem_addra<0>
                                                       dualmem_addra_0
    RAMB16_X7Y18.ADDRA4  net (fanout=2)        0.346   dualmem_addra<0>
    RAMB16_X7Y18.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.009ns logic, 0.346ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/inst_mem_ksta (RAMB16_X5Y8.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta_6 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/inst_mem_ksta (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.142ns (0.802 - 0.944)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta_6 to tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/inst_mem_ksta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.YQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta<5>
                                                       tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta_6
    RAMB16_X5Y8.ADDRA11  net (fanout=1)        0.308   tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta<6>
    RAMB16_X5Y8.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/inst_mem_ksta
                                                       tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/inst_mem_ksta
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y18.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X4Y6.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 431863 paths, 0 nets, and 65181 connections

Design statistics:
   Minimum period:   9.915ns{1}   (Maximum frequency: 100.857MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct  8 22:41:11 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 719 MB



