Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Mar 30 23:48:41 2025
| Host         : Arnaud-Hugo-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.787        0.000                      0                 8031        0.051        0.000                      0                 8031        3.500        0.000                       0                  3224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.787        0.000                      0                 8031        0.051        0.000                      0                 8031        3.500        0.000                       0                  3224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.940ns (31.487%)  route 4.221ns (68.513%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.899     5.973    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y116        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.518     6.491 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/Q
                         net (fo=130, routed)         1.261     7.752    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6_n_0
    SLICE_X85Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.876 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.760     8.636    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X88Y105        LUT5 (Prop_lut5_I4_O)        0.124     8.760 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.420     9.180    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2_n_0
    SLICE_X86Y105        LUT5 (Prop_lut5_I4_O)        0.116     9.296 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.620     9.915    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I4_O)        0.353    10.268 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.582    10.850    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2_n_0
    SLICE_X86Y107        LUT5 (Prop_lut5_I4_O)        0.350    11.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.579    11.779    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I0_O)        0.355    12.134 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    12.134    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[9]
    SLICE_X87Y105        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.720    13.485    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X87Y105        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.441    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)        0.031    13.921    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 1.966ns (31.775%)  route 4.221ns (68.225%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.899     5.973    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y116        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.518     6.491 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/Q
                         net (fo=130, routed)         1.261     7.752    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6_n_0
    SLICE_X85Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.876 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.760     8.636    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X88Y105        LUT5 (Prop_lut5_I4_O)        0.124     8.760 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.420     9.180    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2_n_0
    SLICE_X86Y105        LUT5 (Prop_lut5_I4_O)        0.116     9.296 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.620     9.915    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I4_O)        0.353    10.268 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.582    10.850    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2_n_0
    SLICE_X86Y107        LUT5 (Prop_lut5_I4_O)        0.350    11.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.579    11.779    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2_n_0
    SLICE_X87Y105        LUT5 (Prop_lut5_I0_O)        0.381    12.160 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    12.160    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[10]
    SLICE_X87Y105        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.720    13.485    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X87Y105        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.441    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)        0.075    13.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.590ns (27.790%)  route 4.132ns (72.210%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.899     5.973    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y116        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.518     6.491 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/Q
                         net (fo=130, routed)         1.261     7.752    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6_n_0
    SLICE_X85Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.876 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.760     8.636    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X88Y105        LUT5 (Prop_lut5_I4_O)        0.124     8.760 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.420     9.180    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2_n_0
    SLICE_X86Y105        LUT5 (Prop_lut5_I4_O)        0.116     9.296 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.620     9.915    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I4_O)        0.353    10.268 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.582    10.850    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2_n_0
    SLICE_X86Y107        LUT5 (Prop_lut5_I0_O)        0.355    11.205 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.489    11.694    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[8]
    SLICE_X85Y107        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.719    13.484    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X85Y107        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/C
                         clock pessimism              0.441    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X85Y107        FDRE (Setup_fdre_C_D)       -0.047    13.842    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.842    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.382ns (25.193%)  route 4.104ns (74.807%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.899     5.973    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y116        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.518     6.491 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6/Q
                         net (fo=130, routed)         1.261     7.752    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__6_n_0
    SLICE_X85Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.876 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.474     8.350    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.294     8.769    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124     8.893 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.414     9.307    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_6/O
                         net (fo=1, routed)           0.410     9.840    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_6_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.124     9.964 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_4/O
                         net (fo=1, routed)           0.287    10.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_4_n_0
    SLICE_X87Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.376 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_2/O
                         net (fo=2, routed)           0.439    10.815    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[511]_i_2_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.120    10.935 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_1/O
                         net (fo=1, routed)           0.524    11.458    design_1_i/uart_top_0/inst/MP_ADDER_INST/carry_out
    SLICE_X84Y106        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.720    13.485    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X84Y106        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/C
                         clock pessimism              0.441    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X84Y106        FDRE (Setup_fdre_C_D)       -0.265    13.625    design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[116]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.642ns (13.196%)  route 4.223ns (86.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3208, routed)        3.177     9.825    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X66Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.949 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.046    10.995    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X55Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[116]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.537    13.301    design_1_i/uart_top_0/inst/iClk
    SLICE_X55Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[116]/C
                         clock pessimism              0.323    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X55Y99         FDRE (Setup_fdre_C_CE)      -0.205    13.384    design_1_i/uart_top_0/inst/rRes_reg[116]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.642ns (13.196%)  route 4.223ns (86.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3208, routed)        3.177     9.825    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X66Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.949 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.046    10.995    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X55Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.537    13.301    design_1_i/uart_top_0/inst/iClk
    SLICE_X55Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[124]/C
                         clock pessimism              0.323    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X55Y99         FDRE (Setup_fdre_C_CE)      -0.205    13.384    design_1_i/uart_top_0/inst/rRes_reg[124]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.642ns (12.651%)  route 4.433ns (87.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3208, routed)        3.177     9.825    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X66Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.949 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.256    11.204    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X53Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.641    13.406    design_1_i/uart_top_0/inst/iClk
    SLICE_X53Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[21]/C
                         clock pessimism              0.441    13.847    
                         clock uncertainty           -0.035    13.811    
    SLICE_X53Y100        FDRE (Setup_fdre_C_CE)      -0.205    13.606    design_1_i/uart_top_0/inst/rRes_reg[21]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.642ns (12.651%)  route 4.433ns (87.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3208, routed)        3.177     9.825    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X66Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.949 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.256    11.204    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X52Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.641    13.406    design_1_i/uart_top_0/inst/iClk
    SLICE_X52Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[29]/C
                         clock pessimism              0.441    13.847    
                         clock uncertainty           -0.035    13.811    
    SLICE_X52Y100        FDRE (Setup_fdre_C_CE)      -0.205    13.606    design_1_i/uart_top_0/inst/rRes_reg[29]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.642ns (12.651%)  route 4.433ns (87.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3208, routed)        3.177     9.825    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X66Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.949 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.256    11.204    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X52Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.641    13.406    design_1_i/uart_top_0/inst/iClk
    SLICE_X52Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[37]/C
                         clock pessimism              0.441    13.847    
                         clock uncertainty           -0.035    13.811    
    SLICE_X52Y100        FDRE (Setup_fdre_C_CE)      -0.205    13.606    design_1_i/uart_top_0/inst/rRes_reg[37]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.642ns (13.260%)  route 4.200ns (86.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3208, routed)        3.177     9.825    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X66Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.949 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.023    10.971    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X60Y95         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        1.540    13.304    design_1_i/uart_top_0/inst/iClk
    SLICE_X60Y95         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[41]/C
                         clock pessimism              0.323    13.627    
                         clock uncertainty           -0.035    13.592    
    SLICE_X60Y95         FDRE (Setup_fdre_C_CE)      -0.205    13.387    design_1_i/uart_top_0/inst/rRes_reg[41]
  -------------------------------------------------------------------
                         required time                         13.387    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  2.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.241%)  route 0.157ns (52.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X67Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[218]/Q
                         net (fo=2, routed)           0.157     2.047    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[218]
    SLICE_X67Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X67Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[202]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.066     1.996    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (48.023%)  route 0.275ns (51.977%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.584     1.670    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X86Y99         FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/Q
                         net (fo=2, routed)           0.123     1.958    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[10]
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.003 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=7, routed)           0.151     2.154    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.199 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.199    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.940     2.282    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X86Y100        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/C
                         clock pessimism             -0.261     2.021    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.121     2.142    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.354%)  route 0.184ns (56.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X64Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[200]/Q
                         net (fo=2, routed)           0.184     2.074    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[200]
    SLICE_X65Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X65Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[184]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.072     2.002    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[184]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.952%)  route 0.202ns (52.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X61Y101        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[193]/Q
                         net (fo=2, routed)           0.202     2.091    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[193]
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.045     2.136 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rRes[193]_i_1/O
                         net (fo=1, routed)           0.000     2.136    design_1_i/uart_top_0/inst/rRes[193]
    SLICE_X62Y98         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.849     2.191    design_1_i/uart_top_0/inst/iClk
    SLICE_X62Y98         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[193]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.120     2.050    design_1_i/uart_top_0/inst/rRes_reg[193]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[401]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.647     1.734    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y123        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[417]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141     1.875 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[417]/Q
                         net (fo=1, routed)           0.052     1.927    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[417]
    SLICE_X58Y123        LUT5 (Prop_lut5_I4_O)        0.045     1.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[401]_i_1/O
                         net (fo=1, routed)           0.000     1.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[401]
    SLICE_X58Y123        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[401]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.918     2.260    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y123        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[401]/C
                         clock pessimism             -0.514     1.747    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.121     1.868    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[401]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.254ns (45.725%)  route 0.301ns (54.275%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.584     1.670    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X86Y99         FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.834 f  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/Q
                         net (fo=2, routed)           0.123     1.958    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[10]
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.003 f  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=7, routed)           0.178     2.181    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.045     2.226 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.226    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[1]_i_1_n_0
    SLICE_X85Y100        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.939     2.281    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X85Y100        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
                         clock pessimism             -0.261     2.020    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.091     2.111    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X64Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[160]/Q
                         net (fo=2, routed)           0.232     2.122    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[160]
    SLICE_X66Y97         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y97         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.076     2.006    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[439]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[439]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.648     1.735    design_1_i/uart_top_0/inst/iClk
    SLICE_X67Y125        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[439]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  design_1_i/uart_top_0/inst/rA_reg[439]/Q
                         net (fo=2, routed)           0.065     1.941    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[439]
    SLICE_X66Y125        LUT5 (Prop_lut5_I3_O)        0.045     1.986 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[439]_i_1/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[439]
    SLICE_X66Y125        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.918     2.260    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y125        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[439]/C
                         clock pessimism             -0.513     1.748    
    SLICE_X66Y125        FDRE (Hold_fdre_C_D)         0.121     1.869    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[439]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[435]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.648     1.735    design_1_i/uart_top_0/inst/iClk
    SLICE_X55Y122        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[435]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  design_1_i/uart_top_0/inst/rB_reg[435]/Q
                         net (fo=2, routed)           0.065     1.941    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[435]
    SLICE_X54Y122        LUT5 (Prop_lut5_I3_O)        0.045     1.986 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[435]_i_1/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[435]
    SLICE_X54Y122        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.918     2.260    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y122        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[435]/C
                         clock pessimism             -0.513     1.748    
    SLICE_X54Y122        FDRE (Hold_fdre_C_D)         0.121     1.869    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[435]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[469]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.647     1.734    design_1_i/uart_top_0/inst/iClk
    SLICE_X59Y126        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[469]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_fdre_C_Q)         0.141     1.875 r  design_1_i/uart_top_0/inst/rB_reg[469]/Q
                         net (fo=2, routed)           0.065     1.940    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[469]
    SLICE_X58Y126        LUT5 (Prop_lut5_I3_O)        0.045     1.985 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[469]_i_1/O
                         net (fo=1, routed)           0.000     1.985    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[469]
    SLICE_X58Y126        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3223, routed)        0.918     2.260    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y126        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]/C
                         clock pessimism             -0.514     1.747    
    SLICE_X58Y126        FDRE (Hold_fdre_C_D)         0.121     1.868    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y121   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[327]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[153]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[128]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[144]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y112   design_1_i/uart_top_0/inst/rA_reg[146]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y112   design_1_i/uart_top_0/inst/rA_reg[154]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



