
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 100980 111700 )
trackPts:    12
defvias:     4
#components: 1135
#terminals:  55
#snets:      2
#nets:       391

reading guide ...

#guides:     2251
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 147

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 12812
mcon shape region query size = 13115
met1 shape region query size = 2934
via shape region query size = 340
met2 shape region query size = 196
via2 shape region query size = 340
met3 shape region query size = 189
via3 shape region query size = 340
met4 shape region query size = 108
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 477 pins
  complete 100 unique inst patterns
  complete 141 unique inst patterns
  complete 268 groups
Expt1 runtime (pin-level access point gen): 1.60906
Expt2 runtime (design-level access pattern gen): 0.299266
#scanned instances     = 1135
#unique  instances     = 147
#stdCellGenAp          = 3178
#stdCellValidPlanarAp  = 110
#stdCellValidViaAp     = 2114
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:01, memory = 16.13 (MB), peak = 16.20 (MB)

post process guides ...
GCELLGRID X 0 DO 16 STEP 6900 ;
GCELLGRID Y 0 DO 14 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 872
mcon guide region query size = 0
met1 guide region query size = 622
via guide region query size = 0
met2 guide region query size = 312
via2 guide region query size = 0
met3 guide region query size = 19
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1184 vertical wires in 1 frboxes and 641 horizontal wires in 1 frboxes.
Done with 112 vertical wires in 1 frboxes and 168 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20.31 (MB), peak = 23.70 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20.32 (MB), peak = 23.70 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 26.50 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 30.59 (MB)
    completing 30% with 10 violations
    elapsed time = 00:00:02, memory = 43.39 (MB)
    completing 40% with 25 violations
    elapsed time = 00:00:02, memory = 29.82 (MB)
    completing 50% with 25 violations
    elapsed time = 00:00:02, memory = 40.89 (MB)
    completing 60% with 32 violations
    elapsed time = 00:00:04, memory = 55.23 (MB)
  number of violations = 118
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 386.82 (MB), peak = 386.88 (MB)
total wire length = 7799 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 3997 um
total wire length on LAYER met2 = 3714 um
total wire length on LAYER met3 = 72 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2245
up-via summary (total 2245):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1053
           met2      21
           met3       0
           met4       0
-----------------------
                   2245


start 1st optimization iteration ...
    completing 10% with 118 violations
    elapsed time = 00:00:00, memory = 395.38 (MB)
    completing 20% with 118 violations
    elapsed time = 00:00:00, memory = 395.54 (MB)
    completing 30% with 118 violations
    elapsed time = 00:00:00, memory = 396.49 (MB)
    completing 40% with 118 violations
    elapsed time = 00:00:00, memory = 396.69 (MB)
    completing 50% with 114 violations
    elapsed time = 00:00:00, memory = 412.15 (MB)
    completing 60% with 114 violations
    elapsed time = 00:00:01, memory = 416.50 (MB)
    completing 70% with 104 violations
    elapsed time = 00:00:01, memory = 415.89 (MB)
    completing 80% with 104 violations
    elapsed time = 00:00:01, memory = 417.61 (MB)
    completing 90% with 94 violations
    elapsed time = 00:00:03, memory = 438.46 (MB)
    completing 100% with 39 violations
    elapsed time = 00:00:03, memory = 405.08 (MB)
  number of violations = 39
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 405.08 (MB), peak = 438.68 (MB)
total wire length = 7769 um
total wire length on LAYER li1 = 16 um
total wire length on LAYER met1 = 3993 um
total wire length on LAYER met2 = 3689 um
total wire length on LAYER met3 = 70 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2243
up-via summary (total 2243):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1053
           met2      19
           met3       0
           met4       0
-----------------------
                   2243


start 2nd optimization iteration ...
    completing 10% with 39 violations
    elapsed time = 00:00:00, memory = 405.08 (MB)
    completing 20% with 39 violations
    elapsed time = 00:00:00, memory = 411.52 (MB)
    completing 30% with 39 violations
    elapsed time = 00:00:00, memory = 411.52 (MB)
    completing 40% with 39 violations
    elapsed time = 00:00:00, memory = 424.67 (MB)
    completing 50% with 40 violations
    elapsed time = 00:00:00, memory = 404.79 (MB)
    completing 60% with 40 violations
    elapsed time = 00:00:00, memory = 405.56 (MB)
    completing 70% with 40 violations
    elapsed time = 00:00:00, memory = 416.30 (MB)
    completing 80% with 40 violations
    elapsed time = 00:00:01, memory = 430.48 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:02, memory = 419.36 (MB)
    completing 100% with 16 violations
    elapsed time = 00:00:02, memory = 392.88 (MB)
  number of violations = 16
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 392.88 (MB), peak = 438.68 (MB)
total wire length = 7710 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3980 um
total wire length on LAYER met2 = 3648 um
total wire length on LAYER met3 = 70 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2214
up-via summary (total 2214):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1032
           met2      19
           met3       0
           met4       0
-----------------------
                   2214


start 3rd optimization iteration ...
    completing 10% with 16 violations
    elapsed time = 00:00:00, memory = 395.45 (MB)
    completing 20% with 16 violations
    elapsed time = 00:00:00, memory = 395.45 (MB)
    completing 30% with 16 violations
    elapsed time = 00:00:00, memory = 420.09 (MB)
    completing 40% with 7 violations
    elapsed time = 00:00:00, memory = 394.94 (MB)
    completing 50% with 7 violations
    elapsed time = 00:00:00, memory = 400.87 (MB)
    completing 60% with 7 violations
    elapsed time = 00:00:01, memory = 422.63 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 392.95 (MB), peak = 438.68 (MB)
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 395.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 395.53 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 396.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 396.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 399.31 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 399.31 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 402.22 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 404.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 404.23 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 404.23 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 404.23 (MB), peak = 438.68 (MB)
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 404.23 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 405.51 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 405.68 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 405.68 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 405.68 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.86 (MB), peak = 438.68 (MB)
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.86 (MB), peak = 438.68 (MB)
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.86 (MB), peak = 438.68 (MB)
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.86 (MB), peak = 438.68 (MB)
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 405.86 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.86 (MB), peak = 438.68 (MB)
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229


complete detail routing
total wire length = 7705 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3930 um
total wire length on LAYER met2 = 3691 um
total wire length on LAYER met3 = 73 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2229
up-via summary (total 2229):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1045
           met2      21
           met3       0
           met4       0
-----------------------
                   2229

cpu time = 00:00:18, elapsed time = 00:00:13, memory = 405.86 (MB), peak = 438.68 (MB)

post processing ...

Runtime taken (hrt): 17.5263
