
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013353                       # Number of seconds simulated
sim_ticks                                 13353386000                       # Number of ticks simulated
final_tick                                13353386000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34499                       # Simulator instruction rate (inst/s)
host_op_rate                                    60269                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10916347                       # Simulator tick rate (ticks/s)
host_mem_usage                                1757668                       # Number of bytes of host memory used
host_seconds                                  1223.25                       # Real time elapsed on the host
sim_insts                                    42200689                       # Number of instructions simulated
sim_ops                                      73724140                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8482816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8482816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1223360                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1223360                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       132544                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             132544                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19115                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19115                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    635255807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            635255807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     91614217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            91614217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    726870024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           726870024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     132544                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19115                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   132544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8482560                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1222208                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8482816                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1223360                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7990                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7755                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8213                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8319                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8371                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8185                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8539                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8770                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9051                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8823                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8371                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8062                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7877                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1267                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1274                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1133                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1230                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1177                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1331                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1171                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1190                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1166                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13352383000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               132544                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19115                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  66031                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  33209                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  16724                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   8850                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4442                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2029                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    843                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    300                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     92                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   524                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1085                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1149                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1156                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1165                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1146                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1149                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1166                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1165                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1158                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1129                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1126                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        84313                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   115.101016                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.548118                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   128.897907                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        60009     71.17%     71.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16094     19.09%     90.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3470      4.12%     94.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1939      2.30%     96.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1128      1.34%     98.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1030      1.22%     99.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          107      0.13%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          101      0.12%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          435      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        84313                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1124                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    117.917260                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.120380                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2054.579591                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1123     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1124                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1124                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.990214                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.954898                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.105677                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             591     52.58%     52.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              43      3.83%     56.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             411     36.57%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              68      6.05%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              11      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1124                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3712712000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6197837000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 662700000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28012.01                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46762.01                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      635.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       91.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   635.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    91.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.68                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.52                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.42                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   61501                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   5819                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.40                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               30.44                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     88042.14                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   44.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               294667800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               156612060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              465435180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              49522140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1367857500                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            26186400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4307769870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      295782240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        27542415                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8051237145                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           602.935989                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10285621250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     14886000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    448360000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     67885250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    770047250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2604518750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9447688750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               307355580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               163355775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              480900420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              50164200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1060254000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1377366240                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            25862880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4357969770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      255221760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        19983390                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8098608165                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           606.483480                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10264720500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14364000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    448602000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     43519500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    664428750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2624864750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9557607000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8562176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8562176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1251456                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1251456                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       133784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             133784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        19554                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             19554                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    641198869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            641198869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     93718252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            93718252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    734917121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           734917121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     133784                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     19554                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   133784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   19554                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8561472                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1249856                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8562176                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1251456                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8067                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7833                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8176                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8336                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8315                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8411                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8469                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8244                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8588                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8814                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9121                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8921                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8498                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8124                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7963                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7893                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1197                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1332                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1280                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1223                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1138                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1141                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1182                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1263                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1339                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1141                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1243                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1156                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13352883500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               133784                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               19554                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  65109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  33484                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17366                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9290                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4786                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2280                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    969                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    339                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    123                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   521                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   850                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1183                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1201                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1183                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1199                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1171                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        86446                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   113.490688                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    87.839407                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   126.165765                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        62050     71.78%     71.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16238     18.78%     90.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3542      4.10%     94.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1901      2.20%     96.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1072      1.24%     98.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1015      1.17%     99.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          115      0.13%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           97      0.11%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          416      0.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        86446                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1152                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    116.109375                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.362523                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2099.992936                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1151     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::69632-73727            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1152                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1152                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.952257                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.917386                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.099077                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             624     54.17%     54.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              48      4.17%     58.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             401     34.81%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              70      6.08%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               8      0.69%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1152                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3910861750                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6419105500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 668865000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29235.06                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47985.06                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      641.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       93.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   641.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    93.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.74                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.24                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   61002                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   5851                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                45.60                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               29.92                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     87081.37                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               302528940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               160797945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              470176140                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              51088140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1057180800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1361684400                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            25892640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4291436520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      311086080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        28291485                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8060266410                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           603.612167                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10294387250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     13953750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    447314000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     78411000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    809888000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2592131500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9411687750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               314716920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               167264625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              484963080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              50853240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1058410080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1387016340                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            25481760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4375436280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      224381280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        25224990                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8113850925                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           607.624970                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10244684750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     13828000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    447828000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     65516250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    584136000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2646933750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9595144000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8473728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8473728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1224384                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1224384                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       132402                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             132402                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19131                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19131                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    634575231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            634575231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     91690901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            91690901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    726266132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           726266132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     132402                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19131                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   132402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8473600                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    128                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1222912                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8473728                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1224384                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7987                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7714                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8088                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8223                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8214                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8388                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8374                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8205                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8487                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8696                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9009                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8883                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8391                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            8102                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7829                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7810                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1175                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1274                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1281                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1136                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1244                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1203                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1107                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1132                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1130                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1209                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1193                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1342                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1170                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1154                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1200                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1158                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13352515500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               132402                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19131                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  65840                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  33204                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  16965                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   8696                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4317                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2103                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    813                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    304                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    123                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   485                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   507                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   847                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1112                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1158                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1164                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1166                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1146                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1157                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1155                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1155                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1150                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1162                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1156                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1168                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1145                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1131                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1126                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    20                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        84292                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.030988                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.467033                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   129.284265                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        60045     71.23%     71.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16217     19.24%     90.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3295      3.91%     94.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1920      2.28%     96.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1081      1.28%     97.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1078      1.28%     99.22% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          113      0.13%     99.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           98      0.12%     99.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          445      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        84292                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1126                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    117.584369                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    33.172977                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2088.082636                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1125     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::69632-73727            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1126                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1125                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.976000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.939334                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.129652                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             613     54.49%     54.49% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              19      1.69%     56.18% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             417     37.07%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              64      5.69%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               9      0.80%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               2      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::23               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1125                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3812054000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6294554000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 662000000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28791.95                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47541.95                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      634.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       91.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   634.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    91.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.67                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.25                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   61458                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   5753                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                46.42                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               30.07                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     88116.22                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               294953400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               156748680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              465478020                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              49845780                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1060254000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1367674530                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            27082560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4300428840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      292167840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        35381070                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8050109640                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           602.851553                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10283629500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     16750750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    448662000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     91742500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    760624500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2604343750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9431262500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               306927180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               163120485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              479857980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              49871880                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1383561570                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            25775040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4360337550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      245172960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        21288855                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8095125060                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           606.222640                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10252147250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     14542500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    448106000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     51106750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    638297750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2638590250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9562742750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8579520                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8579520                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1249536                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1249536                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       134055                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             134055                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        19524                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             19524                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    642497716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            642497716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     93574469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            93574469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    736072184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           736072184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     134055                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     19524                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   134055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   19524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8578240                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1280                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1248576                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8579520                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1249536                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8099                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7846                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8195                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8303                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8267                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8443                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8488                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8320                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8637                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8831                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9116                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8929                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            8534                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            8166                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            7974                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7887                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1220                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1295                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1296                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1148                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1257                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1217                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1105                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1157                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1184                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1276                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1232                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1350                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1193                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1165                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1222                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1192                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13353152000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               134055                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               19524                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  66176                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  33818                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  16996                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   8905                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4569                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2210                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    930                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    315                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     93                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   449                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   499                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   864                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1124                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1179                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1191                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1184                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1175                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1185                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1180                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1197                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1187                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1193                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1192                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1196                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1171                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1162                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1158                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    20                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        86932                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   113.035108                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.579226                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   125.823276                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        62605     72.02%     72.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16244     18.69%     90.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3492      4.02%     94.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1844      2.12%     96.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1127      1.30%     98.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          991      1.14%     99.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          108      0.12%     99.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           94      0.11%     99.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          427      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        86932                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1153                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    116.248916                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    32.389013                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2061.357089                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1152     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::69632-73727            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1153                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1153                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.920208                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.885876                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.089987                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             642     55.68%     55.68% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              47      4.08%     59.76% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             384     33.30%     93.06% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              74      6.42%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               6      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1153                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3834211750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6347368000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 670175000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28606.05                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47356.05                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      642.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       93.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   642.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    93.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.75                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.44                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   60830                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   5775                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                45.38                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               29.58                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     86946.47                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               303485700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               161287500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              470961540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              50607900                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1363577940                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            26530080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4306613340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      298324800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        31302405                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8074846275                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           604.704015                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10294235250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     16087500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    449442000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     72655750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    776666750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2593621250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9444912750                       # Time in different power states
system.mem_ctrls3_1.actEnergy               317258760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               168619440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              486048360                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              51229080                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1057180800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1406903640                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            25465920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4345015950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      235307040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        22234860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8115263850                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           607.730781                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10202164500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     13317250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    447296000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     60430750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    612572750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2690608250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9529161000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                139                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       18922648                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2832012                       # Number of instructions committed
system.cpu00.committedOps                     4979884                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             4908022                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu00.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       406261                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    4908022                       # number of integer instructions
system.cpu00.num_fp_insts                       72400                       # number of float instructions
system.cpu00.num_int_register_reads           9833533                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4211900                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2872216                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2211604                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1025490                       # number of memory refs
system.cpu00.num_load_insts                    724289                       # Number of load instructions
system.cpu00.num_store_insts                   301201                       # Number of store instructions
system.cpu00.num_idle_cycles             5515314.185749                       # Number of idle cycles
system.cpu00.num_busy_cycles             13407333.814251                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.708534                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.291466                       # Percentage of idle cycles
system.cpu00.Branches                          473908                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu00.op_class::IntAlu                 3833609     76.98%     77.43% # Class of executed instruction
system.cpu00.op_class::IntMult                   9623      0.19%     77.63% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.74%     78.37% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51760      1.04%     79.41% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     79.41% # Class of executed instruction
system.cpu00.op_class::MemRead                 709268     14.24%     93.65% # Class of executed instruction
system.cpu00.op_class::MemWrite                299372      6.01%     99.66% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  4979884                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                133                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       17032394                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2693031                       # Number of instructions committed
system.cpu01.committedOps                     4758043                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             4686224                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu01.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       389714                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    4686224                       # number of integer instructions
system.cpu01.num_fp_insts                       72354                       # number of float instructions
system.cpu01.num_int_register_reads           9398732                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4023228                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2780934                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2129175                       # number of times the CC registers were written
system.cpu01.num_mem_refs                      944082                       # number of memory refs
system.cpu01.num_load_insts                    659365                       # Number of load instructions
system.cpu01.num_store_insts                   284717                       # Number of store instructions
system.cpu01.num_idle_cycles             6169888.963842                       # Number of idle cycles
system.cpu01.num_busy_cycles             10862505.036158                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.637756                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.362244                       # Percentage of idle cycles
system.cpu01.Branches                          457255                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu01.op_class::IntAlu                 3693232     77.62%     78.09% # Class of executed instruction
system.cpu01.op_class::IntMult                   9617      0.20%     78.29% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36957      0.78%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51724      1.09%     80.16% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     80.16% # Class of executed instruction
system.cpu01.op_class::MemRead                 644348     13.54%     93.70% # Class of executed instruction
system.cpu01.op_class::MemWrite                282888      5.95%     99.65% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  4758043                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                133                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       17007703                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2692383                       # Number of instructions committed
system.cpu02.committedOps                     4756955                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4685136                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu02.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       389626                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4685136                       # number of integer instructions
system.cpu02.num_fp_insts                       72354                       # number of float instructions
system.cpu02.num_int_register_reads           9396548                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4022316                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2780466                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2128703                       # number of times the CC registers were written
system.cpu02.num_mem_refs                      943666                       # number of memory refs
system.cpu02.num_load_insts                    659069                       # Number of load instructions
system.cpu02.num_store_insts                   284597                       # Number of store instructions
system.cpu02.num_idle_cycles             6176668.784613                       # Number of idle cycles
system.cpu02.num_busy_cycles             10831034.215387                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.636831                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.363169                       # Percentage of idle cycles
system.cpu02.Branches                          457199                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3692560     77.62%     78.10% # Class of executed instruction
system.cpu02.op_class::IntMult                   9617      0.20%     78.30% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36957      0.78%     79.08% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51724      1.09%     80.16% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     80.16% # Class of executed instruction
system.cpu02.op_class::MemRead                 644052     13.54%     93.70% # Class of executed instruction
system.cpu02.op_class::MemWrite                282768      5.94%     99.65% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  4756955                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                133                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       18946112                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2829195                       # Number of instructions committed
system.cpu03.committedOps                     4974982                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             4903163                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu03.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       405869                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    4903163                       # number of integer instructions
system.cpu03.num_fp_insts                       72354                       # number of float instructions
system.cpu03.num_int_register_reads           9824060                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4207857                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2869803                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2209917                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1024044                       # number of memory refs
system.cpu03.num_load_insts                    723205                       # Number of load instructions
system.cpu03.num_store_insts                   300839                       # Number of store instructions
system.cpu03.num_idle_cycles             5505507.501274                       # Number of idle cycles
system.cpu03.num_busy_cycles             13440604.498726                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.709412                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.290588                       # Percentage of idle cycles
system.cpu03.Branches                          473443                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22431      0.45%      0.45% # Class of executed instruction
system.cpu03.op_class::IntAlu                 3830209     76.99%     77.44% # Class of executed instruction
system.cpu03.op_class::IntMult                   9617      0.19%     77.63% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36957      0.74%     78.38% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51724      1.04%     79.42% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     79.42% # Class of executed instruction
system.cpu03.op_class::MemRead                 708188     14.23%     93.65% # Class of executed instruction
system.cpu03.op_class::MemWrite                299010      6.01%     99.66% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15017      0.30%     99.96% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  4974982                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                163                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       26706772                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3458609                       # Number of instructions committed
system.cpu04.committedOps                     5960321                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5888287                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu04.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       476929                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5888287                       # number of integer instructions
system.cpu04.num_fp_insts                       72584                       # number of float instructions
system.cpu04.num_int_register_reads          11768143                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5050713                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3261878                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2563974                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1395528                       # number of memory refs
system.cpu04.num_load_insts                   1023682                       # Number of load instructions
system.cpu04.num_store_insts                   371846                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             26706771.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                          544765                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4443778     74.56%     74.93% # Class of executed instruction
system.cpu04.op_class::IntMult                   9653      0.16%     75.09% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36992      0.62%     75.72% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51904      0.87%     76.59% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     76.59% # Class of executed instruction
system.cpu04.op_class::MemRead                1008645     16.92%     93.51% # Class of executed instruction
system.cpu04.op_class::MemWrite                370017      6.21%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5960321                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                151                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24653289                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3219666                       # Number of instructions committed
system.cpu05.committedOps                     5596192                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5524244                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu05.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       451943                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5524244                       # number of integer instructions
system.cpu05.num_fp_insts                       72492                       # number of float instructions
system.cpu05.num_int_register_reads          11043122                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4736710                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3124003                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2439462                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1253066                       # number of memory refs
system.cpu05.num_load_insts                    906273                       # Number of load instructions
system.cpu05.num_store_insts                   346793                       # Number of store instructions
system.cpu05.num_idle_cycles             1895590.747587                       # Number of idle cycles
system.cpu05.num_busy_cycles             22757698.252413                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.923110                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.076890                       # Percentage of idle cycles
system.cpu05.Branches                          519756                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4222223     75.45%     75.85% # Class of executed instruction
system.cpu05.op_class::IntMult                   9641      0.17%     76.02% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.66%     76.68% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51832      0.93%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::MemRead                 891244     15.93%     93.53% # Class of executed instruction
system.cpu05.op_class::MemWrite                344964      6.16%     99.70% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5596192                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                139                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       20833501                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   2944971                       # Number of instructions committed
system.cpu06.committedOps                     5158518                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5086656                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu06.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       419396                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5086656                       # number of integer instructions
system.cpu06.num_fp_insts                       72400                       # number of float instructions
system.cpu06.num_int_register_reads          10184540                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4364264                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            2944483                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2277230                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1091974                       # number of memory refs
system.cpu06.num_load_insts                    777687                       # Number of load instructions
system.cpu06.num_store_insts                   314287                       # Number of store instructions
system.cpu06.num_idle_cycles             4581639.341672                       # Number of idle cycles
system.cpu06.num_busy_cycles             16251861.658328                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.780083                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.219917                       # Percentage of idle cycles
system.cpu06.Branches                          487092                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu06.op_class::IntAlu                 3945759     76.49%     76.93% # Class of executed instruction
system.cpu06.op_class::IntMult                   9623      0.19%     77.11% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36964      0.72%     77.83% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51760      1.00%     78.83% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     78.83% # Class of executed instruction
system.cpu06.op_class::MemRead                 762666     14.78%     93.62% # Class of executed instruction
system.cpu06.op_class::MemWrite                312458      6.06%     99.67% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5158518                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10670333                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569114                       # Number of instructions committed
system.cpu07.committedOps                     4545639                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473820                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372016                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473820                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991511                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846218                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683614                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040651                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873219                       # number of memory refs
system.cpu07.num_load_insts                    606236                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6407144.385428                       # Number of idle cycles
system.cpu07.num_busy_cycles             4263188.614572                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.399537                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.600463                       # Percentage of idle cycles
system.cpu07.Branches                          439595                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551691     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591219     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545639                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                157                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       26537217                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3365853                       # Number of instructions committed
system.cpu08.committedOps                     5828779                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5756788                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu08.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       469198                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5756788                       # number of integer instructions
system.cpu08.num_fp_insts                       72538                       # number of float instructions
system.cpu08.num_int_register_reads          11499713                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4934712                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3219131                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2525527                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1338934                       # number of memory refs
system.cpu08.num_load_insts                    974853                       # Number of load instructions
system.cpu08.num_store_insts                   364081                       # Number of store instructions
system.cpu08.num_idle_cycles             168478.537248                       # Number of idle cycles
system.cpu08.num_busy_cycles             26368738.462752                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993651                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006349                       # Percentage of idle cycles
system.cpu08.Branches                          537021                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22459      0.39%      0.39% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4368886     74.95%     75.34% # Class of executed instruction
system.cpu08.op_class::IntMult                   9647      0.17%     75.50% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36985      0.63%     76.14% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51868      0.89%     77.03% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.03% # Class of executed instruction
system.cpu08.op_class::MemRead                 959820     16.47%     93.50% # Class of executed instruction
system.cpu08.op_class::MemWrite                362252      6.21%     99.71% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15033      0.26%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5828779                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                157                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       24832657                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3253463                       # Number of instructions committed
system.cpu09.committedOps                     5634185                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5562194                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu09.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       452756                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5562194                       # number of integer instructions
system.cpu09.num_fp_insts                       72538                       # number of float instructions
system.cpu09.num_int_register_reads          11127845                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4772998                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3128704                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2443313                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1274958                       # number of memory refs
system.cpu09.num_load_insts                    927324                       # Number of load instructions
system.cpu09.num_store_insts                   347634                       # Number of store instructions
system.cpu09.num_idle_cycles             1742601.278048                       # Number of idle cycles
system.cpu09.num_busy_cycles             23090055.721952                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.929826                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.070174                       # Percentage of idle cycles
system.cpu09.Branches                          520588                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4238268     75.22%     75.62% # Class of executed instruction
system.cpu09.op_class::IntMult                   9647      0.17%     75.79% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36985      0.66%     76.45% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51868      0.92%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.37% # Class of executed instruction
system.cpu09.op_class::MemRead                 912291     16.19%     93.56% # Class of executed instruction
system.cpu09.op_class::MemWrite                345805      6.14%     99.70% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5634185                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                151                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       24633294                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3233027                       # Number of instructions committed
system.cpu10.committedOps                     5617798                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5545850                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu10.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       453592                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5545850                       # number of integer instructions
system.cpu10.num_fp_insts                       72492                       # number of float instructions
system.cpu10.num_int_register_reads          11085363                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4755018                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3133059                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2447734                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1260910                       # number of memory refs
system.cpu10.num_load_insts                    912441                       # Number of load instructions
system.cpu10.num_store_insts                   348469                       # Number of store instructions
system.cpu10.num_idle_cycles             1912495.947544                       # Number of idle cycles
system.cpu10.num_busy_cycles             22720798.052456                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.922361                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.077639                       # Percentage of idle cycles
system.cpu10.Branches                          521378                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4235985     75.40%     75.80% # Class of executed instruction
system.cpu10.op_class::IntMult                   9641      0.17%     75.97% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36978      0.66%     76.63% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51832      0.92%     77.56% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     77.56% # Class of executed instruction
system.cpu10.op_class::MemRead                 897412     15.97%     93.53% # Class of executed instruction
system.cpu10.op_class::MemWrite                346640      6.17%     99.70% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5617798                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                145                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       22758479                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3088328                       # Number of instructions committed
system.cpu11.committedOps                     5387059                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5315154                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu11.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       436409                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5315154                       # number of integer instructions
system.cpu11.num_fp_insts                       72446                       # number of float instructions
system.cpu11.num_int_register_reads          10632788                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4558720                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3038315                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2362053                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1176018                       # number of memory refs
system.cpu11.num_load_insts                    844741                       # Number of load instructions
system.cpu11.num_store_insts                   331277                       # Number of store instructions
system.cpu11.num_idle_cycles             3364582.712023                       # Number of idle cycles
system.cpu11.num_busy_cycles             19393896.287977                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.852161                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.147839                       # Percentage of idle cycles
system.cpu11.Branches                          504161                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22445      0.42%      0.42% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4090194     75.93%     76.34% # Class of executed instruction
system.cpu11.op_class::IntMult                   9635      0.18%     76.52% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.69%     77.21% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51796      0.96%     78.17% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.17% # Class of executed instruction
system.cpu11.op_class::MemRead                 829716     15.40%     93.57% # Class of executed instruction
system.cpu11.op_class::MemWrite                329448      6.12%     99.69% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5387059                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                145                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       22735738                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3076189                       # Number of instructions committed
system.cpu12.committedOps                     5367390                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5295485                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu12.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       434903                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5295485                       # number of integer instructions
system.cpu12.num_fp_insts                       72446                       # number of float instructions
system.cpu12.num_int_register_reads          10594413                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4542063                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3030034                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2354519                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1168924                       # number of memory refs
system.cpu12.num_load_insts                    839157                       # Number of load instructions
system.cpu12.num_store_insts                   329767                       # Number of store instructions
system.cpu12.num_idle_cycles             3380580.350624                       # Number of idle cycles
system.cpu12.num_busy_cycles             19355157.649376                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.851310                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.148690                       # Percentage of idle cycles
system.cpu12.Branches                          502659                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22445      0.42%      0.42% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4077619     75.97%     76.39% # Class of executed instruction
system.cpu12.op_class::IntMult                   9635      0.18%     76.57% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.69%     77.26% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51796      0.97%     78.22% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.22% # Class of executed instruction
system.cpu12.op_class::MemRead                 824132     15.35%     93.58% # Class of executed instruction
system.cpu12.op_class::MemWrite                327938      6.11%     99.69% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5367390                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                139                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       20854172                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2944848                       # Number of instructions committed
system.cpu13.committedOps                     5158395                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5086533                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu13.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       419396                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5086533                       # number of integer instructions
system.cpu13.num_fp_insts                       72400                       # number of float instructions
system.cpu13.num_int_register_reads          10184333                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4364141                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2944468                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2277260                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1091932                       # number of memory refs
system.cpu13.num_load_insts                    777615                       # Number of load instructions
system.cpu13.num_store_insts                   314317                       # Number of store instructions
system.cpu13.num_idle_cycles             4570044.147596                       # Number of idle cycles
system.cpu13.num_busy_cycles             16284127.852404                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.780857                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.219143                       # Percentage of idle cycles
system.cpu13.Branches                          487062                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3945678     76.49%     76.93% # Class of executed instruction
system.cpu13.op_class::IntMult                   9623      0.19%     77.11% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.72%     77.83% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51760      1.00%     78.83% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.83% # Class of executed instruction
system.cpu13.op_class::MemRead                 762594     14.78%     93.62% # Class of executed instruction
system.cpu13.op_class::MemWrite                312488      6.06%     99.67% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5158395                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3885100                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13353386000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3603977                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              414327                       # Transaction distribution
system.piobus.trans_dist::ReadResp             414327                       # Transaction distribution
system.piobus.trans_dist::WriteReq                446                       # Transaction distribution
system.piobus.trans_dist::WriteResp               446                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        38656                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        38656                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        22224                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        22224                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        22168                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        22168                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        38412                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        38412                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       108606                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       108606                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        84040                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        84040                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        51840                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        51840                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4564                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4564                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       101084                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       101084                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        84650                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        84650                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        85662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        85662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        68666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        68666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        67164                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        67164                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        51810                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        51810                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 829546                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       154624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       154624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        88896                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        88896                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        88672                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        88672                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       153648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       153648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       434424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       434424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       336160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       336160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       207360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       207360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18256                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18256                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       404336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       404336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       338600                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       338600                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       342648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       342648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       274664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       274664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       268656                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       268656                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       207240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       207240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3318184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           296643500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           219308000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           42128500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           23894000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           23726500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           41811000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         120370500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          94353000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          56850000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4541500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         114282500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          94755000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          96049500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          76285000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          74551000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          57017500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.4                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     70864870                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004828                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    70863218    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     70864870                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       70864870                      
system.ruby.latency_hist_seqr::mean          3.145455                      
system.ruby.latency_hist_seqr::gmean         1.534332                      
system.ruby.latency_hist_seqr::stdev        16.106671                      
system.ruby.latency_hist_seqr            |    70844236     99.97%     99.97% |       12546      0.02%     99.99% |        7621      0.01%    100.00% |         446      0.00%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         70864870                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70329215                      
system.ruby.hit_latency_hist_seqr::mean      1.856139                      
system.ruby.hit_latency_hist_seqr::gmean     1.480696                      
system.ruby.hit_latency_hist_seqr::stdev     1.392599                      
system.ruby.hit_latency_hist_seqr        |    50484561     71.78%     71.78% |           0      0.00%     71.78% |    19755423     28.09%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |       71561      0.10%     99.97% |           1      0.00%     99.97% |       17669      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70329215                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       535655                      
system.ruby.miss_latency_hist_seqr::mean   172.427154                      
system.ruby.miss_latency_hist_seqr::gmean   164.029660                      
system.ruby.miss_latency_hist_seqr::stdev    72.052995                      
system.ruby.miss_latency_hist_seqr       |      515021     96.15%     96.15% |       12546      2.34%     98.49% |        7621      1.42%     99.91% |         446      0.08%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       535655                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits       974038                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        32242                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1006280                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      3753481                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2480                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      3755961                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         6927                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        27795                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        34722                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles            20                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits       909239                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        23849                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       933088                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3598184                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1657                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3599841                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         5316                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        20190                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        25506                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1162567                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        55630                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1218197                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4202308                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         2480                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4204788                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         6741                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        51369                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        58110                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles          173                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1094779                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        47024                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1141803                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4039954                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2476                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4042430                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         6756                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        42744                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        49500                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles          236                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1088877                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        46583                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1135460                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4026087                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2478                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4028565                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         7083                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        41978                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        49061                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles          173                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1027396                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        38749                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1066145                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3879868                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1671                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3881539                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         6113                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        34307                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        40420                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles           71                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits       908900                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        23800                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       932700                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3597424                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1653                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3599077                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         5323                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        20130                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        25453                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits       972976                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        31980                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1004956                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      3750878                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1672                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      3752550                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         5978                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        27674                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        33652                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles            20                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1273440                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        67903                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1341343                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4443026                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1658                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4444684                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits        10056                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        59505                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        69561                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles           592                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1156165                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        54999                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1211164                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4187891                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1673                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4189564                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         6099                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        50573                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        56672                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           457                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1027384                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        38788                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1066172                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      3879966                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1660                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      3881626                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits         6128                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        34320                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        40448                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles            97                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855481                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15574                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871055                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447736                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1661                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449397                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5169                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17235                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1224809                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        63701                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1288510                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4351526                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1660                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4353186                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6063                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        59298                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        65361                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles           362                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1177051                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        55700                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1232751                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4213531                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1707                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4215238                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         5479                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        51928                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        57407                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles           268                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      6791135                      
system.ruby.network.routers00.buffer_writes      6791135                      
system.ruby.network.routers00.sw_input_arbiter_activity      7049618                      
system.ruby.network.routers00.sw_output_arbiter_activity      6791135                      
system.ruby.network.routers00.crossbar_activity      6791135                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      9626479                      
system.ruby.network.routers01.buffer_writes      9626479                      
system.ruby.network.routers01.sw_input_arbiter_activity     10269303                      
system.ruby.network.routers01.sw_output_arbiter_activity      9626479                      
system.ruby.network.routers01.crossbar_activity      9626479                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      9539095                      
system.ruby.network.routers02.buffer_writes      9539095                      
system.ruby.network.routers02.sw_input_arbiter_activity     10235798                      
system.ruby.network.routers02.sw_output_arbiter_activity      9539095                      
system.ruby.network.routers02.crossbar_activity      9539095                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      6327653                      
system.ruby.network.routers03.buffer_writes      6327653                      
system.ruby.network.routers03.sw_input_arbiter_activity      6577632                      
system.ruby.network.routers03.sw_output_arbiter_activity      6327653                      
system.ruby.network.routers03.crossbar_activity      6327653                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      5232123                      
system.ruby.network.routers04.buffer_writes      5232123                      
system.ruby.network.routers04.sw_input_arbiter_activity      5485796                      
system.ruby.network.routers04.sw_output_arbiter_activity      5232123                      
system.ruby.network.routers04.crossbar_activity      5232123                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      4453039                      
system.ruby.network.routers05.buffer_writes      4453039                      
system.ruby.network.routers05.sw_input_arbiter_activity      4669749                      
system.ruby.network.routers05.sw_output_arbiter_activity      4453039                      
system.ruby.network.routers05.crossbar_activity      4453039                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      4496844                      
system.ruby.network.routers06.buffer_writes      4496844                      
system.ruby.network.routers06.sw_input_arbiter_activity      4737907                      
system.ruby.network.routers06.sw_output_arbiter_activity      4496844                      
system.ruby.network.routers06.crossbar_activity      4496844                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3902458                      
system.ruby.network.routers07.buffer_writes      3902458                      
system.ruby.network.routers07.sw_input_arbiter_activity      4035375                      
system.ruby.network.routers07.sw_output_arbiter_activity      3902458                      
system.ruby.network.routers07.crossbar_activity      3902458                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      4418665                      
system.ruby.network.routers08.buffer_writes      4418665                      
system.ruby.network.routers08.sw_input_arbiter_activity      4758006                      
system.ruby.network.routers08.sw_output_arbiter_activity      4418665                      
system.ruby.network.routers08.crossbar_activity      4418665                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      4463688                      
system.ruby.network.routers09.buffer_writes      4463688                      
system.ruby.network.routers09.sw_input_arbiter_activity      4679105                      
system.ruby.network.routers09.sw_output_arbiter_activity      4463688                      
system.ruby.network.routers09.crossbar_activity      4463688                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4592054                      
system.ruby.network.routers10.buffer_writes      4592054                      
system.ruby.network.routers10.sw_input_arbiter_activity      4847086                      
system.ruby.network.routers10.sw_output_arbiter_activity      4592054                      
system.ruby.network.routers10.crossbar_activity      4592054                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3564574                      
system.ruby.network.routers11.buffer_writes      3564574                      
system.ruby.network.routers11.sw_input_arbiter_activity      3786341                      
system.ruby.network.routers11.sw_output_arbiter_activity      3564574                      
system.ruby.network.routers11.crossbar_activity      3564574                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2474415                      
system.ruby.network.routers12.buffer_writes      2474415                      
system.ruby.network.routers12.sw_input_arbiter_activity      2590855                      
system.ruby.network.routers12.sw_output_arbiter_activity      2474415                      
system.ruby.network.routers12.crossbar_activity      2474415                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2818746                      
system.ruby.network.routers13.buffer_writes      2818746                      
system.ruby.network.routers13.sw_input_arbiter_activity      2945080                      
system.ruby.network.routers13.sw_output_arbiter_activity      2818746                      
system.ruby.network.routers13.crossbar_activity      2818746                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3075902                      
system.ruby.network.routers14.buffer_writes      3075902                      
system.ruby.network.routers14.sw_input_arbiter_activity      3167448                      
system.ruby.network.routers14.sw_output_arbiter_activity      3075902                      
system.ruby.network.routers14.crossbar_activity      3075902                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2112100                      
system.ruby.network.routers15.buffer_writes      2112100                      
system.ruby.network.routers15.sw_input_arbiter_activity      2154836                      
system.ruby.network.routers15.sw_output_arbiter_activity      2112100                      
system.ruby.network.routers15.crossbar_activity      2112100                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      659929      3.66%      3.66% |     8159099     45.21%     48.87% |     8567610     47.48%     96.34% |      659928      3.66%    100.00%
system.ruby.network.packets_received::total     18046566                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      659929      3.66%      3.66% |     8159099     45.21%     48.87% |     8567610     47.48%     96.34% |      659928      3.66%    100.00%
system.ruby.network.packets_injected::total     18046566                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6822360                       |    82172314                       |    88456132                       |     8393975                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1435674                       |   116009084                       |    81968537                       |     6599280                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      659929     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      659928     50.00%    100.00%
system.ruby.network.memory_received::total      1319857                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6822360                       |           0                       |           0                       |     8393975                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1435674                       |           0                       |           0                       |     6599280                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |   10.338021                       |   10.071249                       |   10.324482                       |   12.719532                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.175498                       |   14.218369                       |    9.567258                       |          10                      
system.ruby.network.average_packet_network_latency    10.298069                      
system.ruby.network.average_packet_queueing_latency    11.415611                      
system.ruby.network.average_packet_latency    21.713680                      
system.ruby.network.average_memory_network_latency    11.528775                      
system.ruby.network.average_memory_queueing_latency     6.087746                      
system.ruby.network.average_memory_latency    17.616521                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      659929      3.22%      3.22% |     8159099     39.80%     43.02% |    10710230     52.25%     95.27% |      969224      4.73%    100.00%
system.ruby.network.flits_received::total     20498482                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      659929      3.22%      3.22% |     8159099     39.80%     43.02% |    10710230     52.25%     95.27% |      969224      4.73%    100.00%
system.ruby.network.flits_injected::total     20498482                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6822360                       |    82172314                       |   116048950                       |    13996145                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1435674                       |   116009084                       |    88564485                       |     9692240                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |   10.338021                       |   10.071249                       |   10.835337                       |   14.440568                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.175498                       |   14.218369                       |    8.269149                       |          10                      
system.ruby.network.average_flit_network_latency    10.685658                      
system.ruby.network.average_flit_queueing_latency    10.522803                      
system.ruby.network.average_flit_latency    21.208461                      
system.ruby.network.ext_in_link_utilization     20498482                      
system.ruby.network.ext_out_link_utilization     20498482                      
system.ruby.network.int_link_utilization     57390488                      
system.ruby.network.avg_link_utilization     3.683989                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.087921      2.39%      2.39% |    0.026074      0.71%      3.09% |    0.006519      0.18%      3.27% |    0.006297      0.17%      3.44% |    0.930151     25.25%     28.69% |    0.294249      7.99%     36.68% |    0.140225      3.81%     40.48% |    0.082669      2.24%     42.73% |    1.097061     29.78%     72.51% |    0.432554     11.74%     84.25% |    0.241000      6.54%     90.79% |    0.151463      4.11%     94.90% |    0.155087      4.21%     99.11% |    0.014509      0.39%     99.51% |    0.008975      0.24%     99.75% |    0.009235      0.25%    100.00%
system.ruby.network.avg_vc_load::total       3.683989                      
system.ruby.network.average_hops             2.799743                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13353386000                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10413735                      
system.ruby.LD.latency_hist_seqr::mean       8.493257                      
system.ruby.LD.latency_hist_seqr::gmean      1.772049                      
system.ruby.LD.latency_hist_seqr::stdev     36.226318                      
system.ruby.LD.latency_hist_seqr         |    10082550     96.82%     96.82% |      315514      3.03%     99.85% |        8140      0.08%     99.93% |        1474      0.01%     99.94% |        2844      0.03%     99.97% |        2866      0.03%    100.00% |         320      0.00%    100.00% |          23      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10413735                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10022728                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.888079                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.483151                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.555108                      
system.ruby.LD.hit_latency_hist_seqr     |     7223535     72.07%     72.07% |           0      0.00%     72.07% |     2733087     27.27%     99.34% |           0      0.00%     99.34% |           0      0.00%     99.34% |       52556      0.52%     99.86% |           0      0.00%     99.86% |       13550      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10022728                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       391007                      
system.ruby.LD.miss_latency_hist_seqr::mean   177.804571                      
system.ruby.LD.miss_latency_hist_seqr::gmean   169.694304                      
system.ruby.LD.miss_latency_hist_seqr::stdev    71.450924                      
system.ruby.LD.miss_latency_hist_seqr    |       59822     15.30%     15.30% |      315514     80.69%     95.99% |        8140      2.08%     98.07% |        1474      0.38%     98.45% |        2844      0.73%     99.18% |        2866      0.73%     99.91% |         320      0.08%     99.99% |          23      0.01%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       391007                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4515994                      
system.ruby.ST.latency_hist_seqr::mean       5.924739                      
system.ruby.ST.latency_hist_seqr::gmean      1.609363                      
system.ruby.ST.latency_hist_seqr::stdev     27.606844                      
system.ruby.ST.latency_hist_seqr         |     4511706     99.91%     99.91% |        2552      0.06%     99.96% |        1626      0.04%    100.00% |          95      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4515994                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4393678                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.778791                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.419433                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.433347                      
system.ruby.ST.hit_latency_hist_seqr     |     3296655     75.03%     75.03% |           0      0.00%     75.03% |     1080059     24.58%     99.61% |           0      0.00%     99.61% |           0      0.00%     99.61% |       12983      0.30%     99.91% |           1      0.00%     99.91% |        3980      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4393678                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       122316                      
system.ruby.ST.miss_latency_hist_seqr::mean   154.850126                      
system.ruby.ST.miss_latency_hist_seqr::gmean   146.468304                      
system.ruby.ST.miss_latency_hist_seqr::stdev    72.585840                      
system.ruby.ST.miss_latency_hist_seqr    |      118028     96.49%     96.49% |        2552      2.09%     98.58% |        1626      1.33%     99.91% |          95      0.08%     99.99% |          14      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       122316                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55398446                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.928047                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.492524                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.818050                      
system.ruby.IFETCH.latency_hist_seqr     |    55380212     99.97%     99.97% |       17609      0.03%    100.00% |         286      0.00%    100.00% |          66      0.00%    100.00% |         140      0.00%    100.00% |         123      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55398446                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55377713                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.863314                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.489885                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.360930                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39455351     71.25%     71.25% |           0      0.00%     71.25% |    15916509     28.74%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        5759      0.01%    100.00% |           0      0.00%    100.00% |          94      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55377713                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20733                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   174.830029                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   168.599898                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    64.014761                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2499     12.05%     12.05% |       17609     84.93%     96.99% |         286      1.38%     98.36% |          66      0.32%     98.68% |         140      0.68%     99.36% |         123      0.59%     99.95% |           8      0.04%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20733                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       536695                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.656157                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.086717                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.871936                      
system.ruby.RMW_Read.latency_hist_seqr   |      535337     99.75%     99.75% |        1308      0.24%     99.99% |          24      0.00%    100.00% |           4      0.00%    100.00% |          15      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       536695                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       535096                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.150476                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.070535                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.688566                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      509020     95.13%     95.13% |           0      0.00%     95.13% |       25768      4.82%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |         263      0.05%     99.99% |           0      0.00%     99.99% |          45      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       535096                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1599                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   170.879300                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   164.632326                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    61.902097                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         241     15.07%     15.07% |        1308     81.80%     96.87% |          24      1.50%     98.37% |           4      0.25%     98.62% |          15      0.94%     99.56% |           7      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1599                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70239984                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.843768                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.476839                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.348837                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50484561     71.87%     71.87% |           0      0.00%     71.87% |           0      0.00%     71.87% |    19755423     28.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70239984                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    60.953659                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    60.225800                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     9.818479                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         104      3.62%      3.62% |        1753     61.08%     64.70% |         901     31.39%     96.10% |          93      3.24%     99.34% |          16      0.56%     99.90% |           2      0.07%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    12.020209                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    11.738091                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.638616                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |         100      3.48%      3.48% |        1449     50.49%     53.97% |        1034     36.03%     90.00% |         282      9.83%     99.83% |           4      0.14%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    30.144251                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    29.555726                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.208015                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        2285     79.62%     79.62% |         484     16.86%     96.48% |          74      2.58%     99.06% |          24      0.84%     99.90% |           1      0.03%     99.93% |           1      0.03%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    17.789199                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     6.912929                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |          58      2.02%      2.02% |        1318     45.92%     47.94% |         886     30.87%     78.82% |         451     15.71%     94.53% |         155      5.40%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        89231                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.594054                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.538044                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.195514                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       71561     80.20%     80.20% |           1      0.00%     80.20% |       17669     19.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        89231                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       532785                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   173.027638                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   164.917366                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    71.775918                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      512151     96.13%     96.13% |       12546      2.35%     98.48% |        7621      1.43%     99.91% |         446      0.08%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       532785                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       532785                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.281237                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.137742                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.914843                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      532736     99.99%     99.99% |           0      0.00%     99.99% |           8      0.00%     99.99% |          30      0.01%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       532785                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size           16                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket          159                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       532785                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    13.493788                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    13.143664                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     2.960136                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |      408742     76.72%     76.72% |      124006     23.28%     99.99% |           0      0.00%     99.99% |          19      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       532785                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       532785                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    33.359308                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    32.327961                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev     9.935181                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      327609     61.49%     61.49% |      192784     36.18%     97.67% |       11434      2.15%     99.82% |         881      0.17%     99.99% |          65      0.01%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       532785                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          256                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         2559                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       532785                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   124.893304                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   115.159199                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    70.841571                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      519899     97.58%     97.58% |        6021      1.13%     98.71% |        6689      1.26%     99.97% |         156      0.03%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       532785                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      9956622                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.823498                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.463070                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.338785                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7223535     72.55%     72.55% |           0      0.00%     72.55% |           0      0.00%     72.55% |     2733087     27.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      9956622                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    60.651786                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    59.955078                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.545352                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          55      3.07%      3.07% |        1142     63.73%     66.80% |         525     29.30%     96.09% |          61      3.40%     99.50% |           8      0.45%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        66106                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.614921                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.557415                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.211057                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       52556     79.50%     79.50% |           0      0.00%     79.50% |       13550     20.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        66106                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       389215                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   178.343959                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   170.509117                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    71.167680                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       58030     14.91%     14.91% |      315514     81.06%     95.97% |        8140      2.09%     98.07% |        1474      0.38%     98.44% |        2844      0.73%     99.17% |        2866      0.74%     99.91% |         320      0.08%     99.99% |          23      0.01%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       389215                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4376714                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.740322                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.407903                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.293402                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3296655     75.32%     75.32% |           0      0.00%     75.32% |           0      0.00%     75.32% |     1080059     24.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4376714                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    61.455473                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    60.678540                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev    10.241257                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          49      4.55%      4.55% |         611     56.68%     61.22% |         376     34.88%     96.10% |          32      2.97%     99.07% |           8      0.74%     99.81% |           1      0.09%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        16964                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.703902                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.640385                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.271301                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       12983     76.53%     76.53% |           1      0.01%     76.54% |        3980     23.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        16964                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       121238                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   155.680554                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   147.620457                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    72.362782                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |      116950     96.46%     96.46% |        2552      2.10%     98.57% |        1626      1.34%     99.91% |          95      0.08%     99.99% |          14      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       121238                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55371860                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.862343                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.489569                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.357716                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39455351     71.26%     71.26% |           0      0.00%     71.26% |           0      0.00%     71.26% |    15916509     28.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55371860                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         5853                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.048180                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.042687                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.377153                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        5759     98.39%     98.39% |           0      0.00%     98.39% |          94      1.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         5853                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20733                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   174.830029                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   168.599898                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    64.014761                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2499     12.05%     12.05% |       17609     84.93%     96.99% |         286      1.38%     98.36% |          66      0.32%     98.68% |         140      0.68%     99.36% |         123      0.59%     99.95% |           8      0.04%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20733                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       534788                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.144551                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.069078                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.642463                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      509020     95.18%     95.18% |           0      0.00%     95.18% |           0      0.00%     95.18% |       25768      4.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       534788                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          308                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.438312                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.394491                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.061355                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         263     85.39%     85.39% |           0      0.00%     85.39% |          45     14.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          308                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1599                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   170.879300                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   164.632326                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    61.902097                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         241     15.07%     15.07% |        1308     81.80%     96.87% |          24      1.50%     98.37% |           4      0.25%     98.62% |          15      0.94%     99.56% |           7      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1599                      
system.ruby.Directory_Controller.GETX    |       30885     24.92%     24.92% |       31003     25.02%     49.94% |       31069     25.07%     75.01% |       30961     24.99%    100.00%
system.ruby.Directory_Controller.GETX::total       123918                      
system.ruby.Directory_Controller.GETS    |      102339     24.85%     24.85% |      103534     25.14%     50.00% |      102079     24.79%     74.78% |      103834     25.22%    100.00%
system.ruby.Directory_Controller.GETS::total       411786                      
system.ruby.Directory_Controller.PUT     |       30890     24.86%     24.86% |       31278     25.17%     50.02% |       30716     24.72%     74.74% |       31390     25.26%    100.00%
system.ruby.Directory_Controller.PUT::total       124274                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      133216     24.87%     24.87% |      134526     25.12%     49.99% |      133129     24.85%     74.84% |      134769     25.16%    100.00%
system.ruby.Directory_Controller.UnblockM::total       535640                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       11775     25.08%     25.08% |       11724     24.97%     50.05% |       11585     24.68%     74.73% |       11866     25.27%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        46950                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       19115     24.72%     24.72% |       19554     25.29%     50.01% |       19131     24.74%     74.75% |       19524     25.25%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        77324                      
system.ruby.Directory_Controller.Memory_Data |      132544     24.88%     24.88% |      133784     25.11%     49.99% |      132402     24.85%     74.84% |      134055     25.16%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       532785                      
system.ruby.Directory_Controller.Memory_Ack |       19115     24.72%     24.72% |       19554     25.29%     50.01% |       19131     24.74%     74.75% |       19524     25.25%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        77324                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       30890     24.86%     24.86% |       31278     25.17%     50.02% |       30716     24.72%     74.74% |       31390     25.26%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       124274                      
system.ruby.Directory_Controller.E.GETX  |       30633     24.94%     24.94% |       30723     25.01%     49.95% |       30789     25.06%     75.01% |       30692     24.99%    100.00%
system.ruby.Directory_Controller.E.GETX::total       122837                      
system.ruby.Directory_Controller.E.GETS  |      101911     24.86%     24.86% |      103061     25.14%     50.00% |      101613     24.79%     74.79% |      103363     25.21%    100.00%
system.ruby.Directory_Controller.E.GETS::total       409948                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      133216     24.87%     24.87% |      134526     25.12%     49.99% |      133129     24.85%     74.84% |      134769     25.16%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       535640                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      132544     24.88%     24.88% |      133784     25.11%     49.99% |      132402     24.85%     74.84% |      134055     25.16%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       532785                      
system.ruby.Directory_Controller.WB.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.Directory_Controller.WB.GETX::total            3                      
system.ruby.Directory_Controller.WB.GETS |           8     17.39%     17.39% |          11     23.91%     41.30% |           4      8.70%     50.00% |          23     50.00%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           46                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       11775     25.08%     25.08% |       11724     24.97%     50.05% |       11585     24.68%     74.73% |       11866     25.27%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        46950                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       19115     24.72%     24.72% |       19554     25.29%     50.01% |       19131     24.74%     74.75% |       19524     25.25%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        77324                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       19115     24.72%     24.72% |       19554     25.29%     50.01% |       19131     24.74%     74.75% |       19524     25.25%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        77324                      
system.ruby.L1Cache_Controller.Load      |      676982      6.50%      6.50% |      628444      6.03%     12.54% |      628236      6.03%     18.57% |      676130      6.49%     25.06% |      906375      8.70%     33.76% |        4200      0.04%     33.80% |        4200      0.04%     33.85% |      813630      7.81%     41.66% |      717246      6.89%     48.55% |      593012      5.69%     54.24% |      865115      8.31%     62.55% |      834027      8.01%     70.56% |      818148      7.86%     78.41% |      767468      7.37%     85.78% |      763392      7.33%     93.11% |      717175      6.89%    100.00%
system.ruby.L1Cache_Controller.Load::total     10413780                      
system.ruby.L1Cache_Controller.Ifetch    |     3755961      6.78%      6.78% |     3599841      6.50%     13.28% |     3599077      6.50%     19.77% |     3752550      6.77%     26.55% |     4444684      8.02%     34.57% |           0      0.00%     34.57% |           0      0.00%     34.57% |     4189564      7.56%     42.13% |     3881626      7.01%     49.14% |     3449397      6.23%     55.37% |     4353187      7.86%     63.23% |     4215238      7.61%     70.83% |     4204788      7.59%     78.42% |     4042430      7.30%     85.72% |     4028565      7.27%     92.99% |     3881539      7.01%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55398447                      
system.ruby.L1Cache_Controller.Store     |      329299      6.52%      6.52% |      304644      6.03%     12.55% |      304464      6.03%     18.57% |      328827      6.51%     25.08% |      434977      8.61%     33.69% |        4200      0.08%     33.77% |        4200      0.08%     33.86% |      397541      7.87%     41.72% |      348928      6.91%     48.63% |      278043      5.50%     54.13% |      423401      8.38%     62.51% |      398730      7.89%     70.40% |      400056      7.92%     78.32% |      374337      7.41%     85.73% |      372072      7.36%     93.09% |      348973      6.91%    100.00%
system.ruby.L1Cache_Controller.Store::total      5052692                      
system.ruby.L1Cache_Controller.L2_Replacement |         582      0.47%      0.47% |          34      0.03%      0.50% |           6      0.00%      0.50% |         510      0.41%      0.91% |       25284     20.35%     21.26% |           0      0.00%     21.26% |           0      0.00%     21.26% |       16315     13.13%     34.38% |        2837      2.28%     36.67% |           0      0.00%     36.67% |       24978     20.10%     56.77% |       17711     14.25%     71.02% |       17110     13.77%     84.79% |        8606      6.93%     91.71% |        7968      6.41%     98.12% |        2333      1.88%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       124274                      
system.ruby.L1Cache_Controller.L1_to_L2  |       33084      5.51%      5.51% |       23869      3.98%      9.49% |       23815      3.97%     13.46% |       32018      5.33%     18.79% |       67922     11.32%     30.11% |           0      0.00%     30.11% |           0      0.00%     30.11% |       55041      9.17%     39.28% |       38809      6.47%     45.74% |       15598      2.60%     48.34% |       63730     10.62%     58.96% |       55769      9.29%     68.25% |       56472      9.41%     77.66% |       47862      7.97%     85.64% |       47429      7.90%     93.54% |       38783      6.46%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       600201                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        5919      7.10%      7.10% |        5128      6.15%     13.25% |        5139      6.16%     19.41% |        5775      6.93%     26.34% |        9896     11.87%     38.21% |           0      0.00%     38.21% |           0      0.00%     38.21% |        5920      7.10%     45.31% |        5940      7.12%     52.43% |        4977      5.97%     58.40% |        5900      7.08%     65.48% |        5266      6.32%     71.79% |        5755      6.90%     78.70% |        5764      6.91%     85.61% |        6082      7.29%     92.90% |        5917      7.10%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        83378                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |        1008     17.22%     17.22% |         188      3.21%     20.43% |         184      3.14%     23.58% |         203      3.47%     27.05% |         160      2.73%     29.78% |           0      0.00%     29.78% |           0      0.00%     29.78% |         179      3.06%     32.84% |         188      3.21%     36.05% |         192      3.28%     39.33% |         163      2.78%     42.12% |         213      3.64%     45.75% |         986     16.85%     62.60% |         992     16.95%     79.55% |        1001     17.10%     96.65% |         196      3.35%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         5853                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        6927      7.76%      7.76% |        5316      5.96%     13.72% |        5323      5.97%     19.69% |        5978      6.70%     26.39% |       10056     11.27%     37.66% |           0      0.00%     37.66% |           0      0.00%     37.66% |        6099      6.84%     44.49% |        6128      6.87%     51.36% |        5169      5.79%     57.15% |        6063      6.79%     63.95% |        5479      6.14%     70.09% |        6741      7.55%     77.64% |        6756      7.57%     85.21% |        7083      7.94%     93.15% |        6113      6.85%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        89231                      
system.ruby.L1Cache_Controller.Other_GETX |      113384      6.10%      6.10% |      113245      6.09%     12.19% |      113305      6.10%     18.29% |      113390      6.10%     24.39% |      121414      6.53%     30.92% |      123390      6.64%     37.56% |      123390      6.64%     44.20% |      113319      6.10%     50.29% |      113818      6.12%     56.42% |      121369      6.53%     62.95% |      113149      6.09%     69.04% |      121362      6.53%     75.56% |      113120      6.09%     81.65% |      113540      6.11%     87.76% |      113761      6.12%     93.88% |      113769      6.12%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1858725                      
system.ruby.L1Cache_Controller.Other_GETS |      394476      6.39%      6.39% |      402220      6.51%     12.90% |      402220      6.51%     19.41% |      394591      6.39%     25.80% |      354736      5.74%     31.54% |      411376      6.66%     38.21% |      411376      6.66%     44.87% |      371763      6.02%     50.89% |      387517      6.27%     57.16% |      402220      6.51%     63.67% |      363208      5.88%     69.55% |      362365      5.87%     75.42% |      371166      6.01%     81.43% |      379371      6.14%     87.57% |      379916      6.15%     93.72% |      387579      6.28%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6176100                      
system.ruby.L1Cache_Controller.Ack       |      416822      5.19%      5.19% |      302747      3.77%      8.96% |      301847      3.76%     12.72% |      415007      5.17%     17.88% |      892472     11.11%     29.00% |       12621      0.16%     29.15% |       12621      0.16%     29.31% |      758492      9.44%     38.75% |      514697      6.41%     45.16% |      180887      2.25%     47.41% |      889367     11.07%     58.49% |      778817      9.70%     68.18% |      770432      9.59%     77.77% |      641057      7.98%     85.76% |      629567      7.84%     93.59% |      514502      6.41%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8031955                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       27793      5.19%      5.19% |       20188      3.77%      8.96% |       20128      3.76%     12.72% |       27672      5.17%     17.88% |       59503     11.11%     28.99% |         889      0.17%     29.16% |         889      0.17%     29.32% |       50571      9.44%     38.76% |       34318      6.41%     45.17% |       12064      2.25%     47.42% |       59296     11.07%     58.49% |       51926      9.69%     68.19% |       51367      9.59%     77.78% |       42742      7.98%     85.76% |       41976      7.84%     93.60% |       34305      6.40%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       535627                      
system.ruby.L1Cache_Controller.Writeback_Ack |         582      0.47%      0.47% |          34      0.03%      0.50% |           6      0.00%      0.50% |         510      0.41%      0.91% |       25284     20.35%     21.26% |           0      0.00%     21.26% |           0      0.00%     21.26% |       16315     13.13%     34.38% |        2837      2.28%     36.67% |           0      0.00%     36.67% |       24978     20.10%     56.77% |       17711     14.25%     71.02% |       17110     13.77%     84.79% |        8606      6.93%     91.71% |        7968      6.41%     98.12% |        2333      1.88%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       124274                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       27794      5.19%      5.19% |       20189      3.77%      8.96% |       20129      3.76%     12.72% |       27673      5.17%     17.88% |       59504     11.11%     28.99% |         889      0.17%     29.16% |         889      0.17%     29.32% |       50572      9.44%     38.76% |       34319      6.41%     45.17% |       12065      2.25%     47.42% |       59297     11.07%     58.49% |       51927      9.69%     68.19% |       51368      9.59%     77.78% |       42743      7.98%     85.76% |       41977      7.84%     93.60% |       34306      6.40%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       535641                      
system.ruby.L1Cache_Controller.I.Load    |       15792      4.04%      4.04% |        8051      2.06%      6.10% |        8051      2.06%      8.16% |       15680      4.01%     12.17% |       55506     14.20%     26.36% |         364      0.09%     26.46% |         364      0.09%     26.55% |       38483      9.84%     36.39% |       22751      5.82%     42.21% |        8051      2.06%     44.27% |       47035     12.03%     56.30% |       47881     12.25%     68.54% |       39080      9.99%     78.54% |       30885      7.90%     86.44% |       30347      7.76%     94.20% |       22686      5.80%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       391007                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1472      7.10%      7.10% |        1469      7.09%     14.19% |        1469      7.09%     21.27% |        1469      7.09%     28.36% |        1498      7.23%     35.58% |           0      0.00%     35.58% |           0      0.00%     35.58% |        1494      7.21%     42.79% |        1472      7.10%     49.89% |        1469      7.09%     56.97% |        1497      7.22%     64.19% |        1494      7.21%     71.40% |        1494      7.21%     78.60% |        1484      7.16%     85.76% |        1477      7.12%     92.89% |        1475      7.11%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20733                      
system.ruby.L1Cache_Controller.I.Store   |       10530      8.50%      8.50% |       10669      8.61%     17.11% |       10609      8.56%     25.67% |       10524      8.49%     34.17% |        2500      2.02%     36.18% |         525      0.42%     36.61% |         525      0.42%     37.03% |       10595      8.55%     45.58% |       10096      8.15%     53.73% |        2545      2.05%     55.78% |       10765      8.69%     64.47% |        2552      2.06%     66.53% |       10794      8.71%     75.24% |       10374      8.37%     83.62% |       10153      8.19%     91.81% |       10145      8.19%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       123901                      
system.ruby.L1Cache_Controller.I.Other_GETX |      113334      6.10%      6.10% |      113195      6.09%     12.19% |      113255      6.10%     18.29% |      113340      6.10%     24.39% |      121364      6.53%     30.93% |      123201      6.63%     37.56% |      123201      6.63%     44.19% |      113269      6.10%     50.29% |      113768      6.12%     56.41% |      121319      6.53%     62.94% |      113099      6.09%     69.03% |      121312      6.53%     75.56% |      113070      6.09%     81.65% |      113490      6.11%     87.76% |      113711      6.12%     93.88% |      113719      6.12%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1857647                      
system.ruby.L1Cache_Controller.I.Other_GETS |      394424      6.39%      6.39% |      402168      6.51%     12.90% |      402168      6.51%     19.42% |      394539      6.39%     25.81% |      354684      5.74%     31.55% |      410844      6.65%     38.20% |      410844      6.65%     44.86% |      371711      6.02%     50.88% |      387465      6.28%     57.15% |      402168      6.51%     63.67% |      363156      5.88%     69.55% |      362313      5.87%     75.42% |      371114      6.01%     81.43% |      379319      6.14%     87.57% |      379864      6.15%     93.72% |      387527      6.28%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6174308                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192721      7.12%      7.12% |      192654      7.12%     14.24% |      192657      7.12%     21.35% |      192713      7.12%     28.47% |      193328      7.14%     35.61% |        3836      0.14%     35.75% |        3836      0.14%     35.90% |      192831      7.12%     43.02% |      192701      7.12%     50.14% |      192697      7.12%     57.25% |      192984      7.13%     64.38% |      192938      7.13%     71.51% |      192971      7.13%     78.64% |      192914      7.13%     85.76% |      192668      7.12%     92.88% |      192698      7.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2707147                      
system.ruby.L1Cache_Controller.M.Ifetch  |     3753481      6.78%      6.78% |     3598184      6.50%     13.28% |     3597424      6.50%     19.77% |     3750877      6.77%     26.55% |     4443026      8.02%     34.57% |           0      0.00%     34.57% |           0      0.00%     34.57% |     4187891      7.56%     42.13% |     3879966      7.01%     49.14% |     3447736      6.23%     55.37% |     4351526      7.86%     63.23% |     4213530      7.61%     70.84% |     4202308      7.59%     78.43% |     4039954      7.30%     85.72% |     4026087      7.27%     92.99% |     3879868      7.01%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55371858                      
system.ruby.L1Cache_Controller.M.Store   |        8302      2.91%      2.91% |         577      0.20%      3.12% |         576      0.20%      3.32% |        8202      2.88%      6.20% |       47852     16.80%     23.00% |           0      0.00%     23.00% |           0      0.00%     23.00% |       30909     10.85%     33.85% |       15254      5.36%     39.21% |         577      0.20%     39.41% |       39415     13.84%     53.25% |       40296     14.15%     67.39% |       31500     11.06%     78.45% |       23349      8.20%     86.65% |       22817      8.01%     94.66% |       15204      5.34%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       284830                      
system.ruby.L1Cache_Controller.M.L2_Replacement |         401      0.85%      0.85% |          30      0.06%      0.92% |           5      0.01%      0.93% |         295      0.63%      1.56% |        7724     16.45%     18.01% |           0      0.00%     18.01% |           0      0.00%     18.01% |        6234     13.28%     31.29% |        1442      3.07%     34.36% |           0      0.00%     34.36% |        7920     16.87%     51.23% |        6845     14.58%     65.81% |        6492     13.83%     79.63% |        4146      8.83%     88.46% |        3893      8.29%     96.76% |        1523      3.24%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        46950                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12781      7.49%      7.49% |       11947      7.00%     14.50% |       11940      7.00%     21.50% |       11907      6.98%     28.48% |       11893      6.97%     35.45% |           0      0.00%     35.45% |           0      0.00%     35.45% |       12020      7.05%     42.50% |       11993      7.03%     49.53% |       11880      6.97%     56.50% |       12026      7.05%     63.55% |       11989      7.03%     70.58% |       12669      7.43%     78.00% |       12662      7.42%     85.43% |       12901      7.56%     92.99% |       11952      7.01%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       170560                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3465      7.22%      7.22% |        3453      7.20%     14.42% |        3450      7.19%     21.61% |        3393      7.07%     28.68% |        3331      6.94%     35.62% |           0      0.00%     35.62% |           0      0.00%     35.62% |        3469      7.23%     42.85% |        3492      7.28%     50.13% |        3410      7.11%     57.24% |        3470      7.23%     64.47% |        3402      7.09%     71.56% |        3314      6.91%     78.47% |        3328      6.94%     85.41% |        3560      7.42%     92.83% |        3442      7.17%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        47979                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |        1008     17.22%     17.22% |         188      3.21%     20.43% |         184      3.14%     23.58% |         203      3.47%     27.05% |         160      2.73%     29.78% |           0      0.00%     29.78% |           0      0.00%     29.78% |         179      3.06%     32.84% |         188      3.21%     36.05% |         192      3.28%     39.33% |         163      2.78%     42.12% |         213      3.64%     45.75% |         986     16.85%     62.60% |         992     16.95%     79.55% |        1001     17.10%     96.65% |         196      3.35%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         5853                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      464035      6.40%      6.40% |      423542      5.84%     12.24% |      423347      5.84%     18.08% |      463490      6.39%     24.48% |      648583      8.95%     33.42% |           0      0.00%     33.42% |           0      0.00%     33.42% |      577770      7.97%     41.39% |      497331      6.86%     48.25% |      387970      5.35%     53.60% |      620540      8.56%     62.16% |      588720      8.12%     70.29% |      581718      8.02%     78.31% |      539342      7.44%     85.75% |      535723      7.39%     93.14% |      497362      6.86%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7249473                      
system.ruby.L1Cache_Controller.MM.Store  |      308980      6.68%      6.68% |      292466      6.32%     13.00% |      292319      6.32%     19.32% |      308571      6.67%     25.99% |      383674      8.29%     34.28% |        3675      0.08%     34.36% |        3675      0.08%     34.44% |      354655      7.67%     42.10% |      322098      6.96%     49.07% |      274237      5.93%     54.99% |      371870      8.04%     63.03% |      355097      7.68%     70.71% |      356375      7.70%     78.41% |      339173      7.33%     85.74% |      337669      7.30%     93.04% |      322132      6.96%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4626666                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |         181      0.23%      0.23% |           4      0.01%      0.24% |           1      0.00%      0.24% |         215      0.28%      0.52% |       17560     22.71%     23.23% |           0      0.00%     23.23% |           0      0.00%     23.23% |       10081     13.04%     36.27% |        1395      1.80%     38.07% |           0      0.00%     38.07% |       17058     22.06%     60.13% |       10866     14.05%     74.18% |       10618     13.73%     87.91% |        4460      5.77%     93.68% |        4075      5.27%     98.95% |         810      1.05%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        77324                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       20303      4.73%      4.73% |       11922      2.77%      7.50% |       11875      2.76%     10.26% |       20111      4.68%     14.95% |       56029     13.04%     27.99% |           0      0.00%     27.99% |           0      0.00%     27.99% |       43021     10.01%     38.00% |       26816      6.24%     44.24% |        3718      0.87%     45.11% |       51704     12.03%     57.14% |       43780     10.19%     67.33% |       43803     10.20%     77.53% |       35200      8.19%     85.72% |       34528      8.04%     93.76% |       26831      6.24%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       429641                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        2454      6.93%      6.93% |        1675      4.73%     11.66% |        1689      4.77%     16.44% |        2382      6.73%     23.16% |        6565     18.55%     41.71% |           0      0.00%     41.71% |           0      0.00%     41.71% |        2451      6.92%     48.63% |        2448      6.92%     55.55% |        1567      4.43%     59.98% |        2430      6.86%     66.84% |        1864      5.27%     72.11% |        2441      6.90%     79.00% |        2436      6.88%     85.88% |        2522      7.12%     93.01% |        2475      6.99%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        35399                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3457      7.22%      7.22% |        3445      7.20%     14.42% |        3441      7.19%     21.61% |        3384      7.07%     28.68% |        3322      6.94%     35.62% |           0      0.00%     35.62% |           0      0.00%     35.62% |        3459      7.23%     42.85% |        3484      7.28%     50.13% |        3402      7.11%     57.24% |        3461      7.23%     64.47% |        3394      7.09%     71.56% |        3306      6.91%     78.47% |        3320      6.94%     85.41% |        3550      7.42%     92.82% |        3434      7.18%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        47859                      
system.ruby.L1Cache_Controller.MR.Ifetch |        1008     17.22%     17.22% |         188      3.21%     20.43% |         184      3.14%     23.58% |         203      3.47%     27.05% |         160      2.73%     29.78% |           0      0.00%     29.78% |           0      0.00%     29.78% |         179      3.06%     32.84% |         188      3.21%     36.05% |         192      3.28%     39.33% |         163      2.78%     42.12% |         213      3.64%     45.75% |         986     16.85%     62.60% |         992     16.95%     79.55% |        1001     17.10%     96.65% |         196      3.35%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         5853                      
system.ruby.L1Cache_Controller.MR.Store  |           8      6.67%      6.67% |           8      6.67%     13.33% |           9      7.50%     20.83% |           9      7.50%     28.33% |           9      7.50%     35.83% |           0      0.00%     35.83% |           0      0.00%     35.83% |          10      8.33%     44.17% |           8      6.67%     50.83% |           8      6.67%     57.50% |           9      7.50%     65.00% |           8      6.67%     71.67% |           8      6.67%     78.33% |           8      6.67%     85.00% |          10      8.33%     93.33% |           8      6.67%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          120                      
system.ruby.L1Cache_Controller.MMR.Load  |         976      5.35%      5.35% |         752      4.12%      9.47% |         739      4.05%     13.52% |         862      4.72%     18.24% |        5627     30.84%     49.08% |           0      0.00%     49.08% |           0      0.00%     49.08% |        1081      5.92%     55.01% |         977      5.35%     60.36% |         892      4.89%     65.25% |        1089      5.97%     71.22% |        1088      5.96%     77.18% |        1068      5.85%     83.03% |        1004      5.50%     88.54% |        1100      6.03%     94.56% |         992      5.44%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        18247                      
system.ruby.L1Cache_Controller.MMR.Store |        1478      8.62%      8.62% |         923      5.38%     14.00% |         950      5.54%     19.54% |        1520      8.86%     28.40% |         938      5.47%     33.87% |           0      0.00%     33.87% |           0      0.00%     33.87% |        1370      7.99%     41.86% |        1471      8.58%     50.43% |         675      3.94%     54.37% |        1341      7.82%     62.19% |         776      4.52%     66.71% |        1373      8.00%     74.71% |        1432      8.35%     83.06% |        1422      8.29%     91.35% |        1483      8.65%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        17152                      
system.ruby.L1Cache_Controller.IM.Ack    |      157684      8.52%      8.52% |      159776      8.63%     17.15% |      158882      8.58%     25.73% |      157599      8.51%     34.25% |       37226      2.01%     36.26% |        5732      0.31%     36.57% |        5747      0.31%     36.88% |      158692      8.57%     45.45% |      151290      8.17%     53.62% |       37922      2.05%     55.67% |      161244      8.71%     64.38% |       38084      2.06%     66.44% |      161692      8.73%     75.17% |      155419      8.40%     83.57% |      152115      8.22%     91.79% |      152045      8.21%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1851149                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10530      8.50%      8.50% |       10669      8.61%     17.11% |       10609      8.56%     25.67% |       10524      8.49%     34.17% |        2500      2.02%     36.18% |         525      0.42%     36.61% |         525      0.42%     37.03% |       10595      8.55%     45.58% |       10096      8.15%     53.73% |        2545      2.05%     55.78% |       10765      8.69%     64.47% |        2552      2.06%     66.53% |       10794      8.71%     75.24% |       10374      8.37%     83.62% |       10153      8.19%     91.81% |       10145      8.19%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       123901                      
system.ruby.L1Cache_Controller.SM.Ack    |           5      5.49%      5.49% |           5      5.49%     10.99% |           7      7.69%     18.68% |           3      3.30%     21.98% |           5      5.49%     27.47% |           0      0.00%     27.47% |           0      0.00%     27.47% |           5      5.49%     32.97% |          11     12.09%     45.05% |           4      4.40%     49.45% |           5      5.49%     54.95% |           8      8.79%     63.74% |           8      8.79%     72.53% |           6      6.59%     79.12% |           7      7.69%     86.81% |          12     13.19%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           91                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           9      8.57%      8.57% |           9      8.57%     17.14% |           7      6.67%     23.81% |          11     10.48%     34.29% |           9      8.57%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           9      8.57%     51.43% |           3      2.86%     54.29% |          10      9.52%     63.81% |           9      8.57%     72.38% |           6      5.71%     78.10% |           6      5.71%     83.81% |           8      7.62%     91.43% |           7      6.67%     98.10% |           2      1.90%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total          105                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            2                      
system.ruby.L1Cache_Controller.M_W.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total            2                      
system.ruby.L1Cache_Controller.M_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            4                      
system.ruby.L1Cache_Controller.M_W.Ack   |         725      6.15%      6.15% |         659      5.59%     11.74% |         677      5.74%     17.48% |         683      5.79%     23.27% |         789      6.69%     29.96% |        1854     15.72%     45.68% |        1866     15.82%     61.50% |         568      4.82%     66.32% |         386      3.27%     69.59% |         657      5.57%     75.16% |         627      5.32%     80.48% |         502      4.26%     84.74% |         518      4.39%     89.13% |         471      3.99%     93.12% |         472      4.00%     97.13% |         339      2.87%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total        11793                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       17263      4.19%      4.19% |        9519      2.31%      6.50% |        9519      2.31%      8.82% |       17148      4.16%     12.98% |       57000     13.84%     26.83% |         364      0.09%     26.91% |         364      0.09%     27.00% |       39976      9.71%     36.71% |       24222      5.88%     42.60% |        9519      2.31%     44.91% |       48531     11.79%     56.69% |       49374     11.99%     68.69% |       40572      9.85%     78.54% |       32368      7.86%     86.40% |       31823      7.73%     94.13% |       24160      5.87%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       411722                      
system.ruby.L1Cache_Controller.MM_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            2                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         240      3.80%      3.80% |         233      3.69%      7.50% |         227      3.60%     11.09% |         235      3.72%     14.82% |         255      4.04%     18.86% |        1793     28.42%     47.27% |        1778     28.18%     75.45% |         207      3.28%     78.73% |         124      1.97%     80.70% |         227      3.60%     84.29% |         205      3.25%     87.54% |         170      2.69%     90.24% |         193      3.06%     93.30% |         165      2.61%     95.91% |         154      2.44%     98.35% |         104      1.65%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         6310                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10530      8.50%      8.50% |       10669      8.61%     17.11% |       10609      8.56%     25.67% |       10524      8.49%     34.16% |        2503      2.02%     36.18% |         525      0.42%     36.61% |         525      0.42%     37.03% |       10595      8.55%     45.58% |       10096      8.15%     53.73% |        2545      2.05%     55.79% |       10765      8.69%     64.47% |        2552      2.06%     66.53% |       10795      8.71%     75.25% |       10374      8.37%     83.62% |       10153      8.19%     91.81% |       10145      8.19%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       123905                      
system.ruby.L1Cache_Controller.IS.Ack    |      258150      4.19%      4.19% |      142056      2.31%      6.49% |      142038      2.30%      8.80% |      256467      4.16%     12.96% |      854179     13.86%     26.82% |        3242      0.05%     26.87% |        3230      0.05%     26.93% |      599002      9.72%     36.65% |      362879      5.89%     42.54% |      142057      2.31%     44.84% |      727268     11.80%     56.64% |      740040     12.01%     68.65% |      608007      9.87%     78.52% |      484982      7.87%     86.39% |      476806      7.74%     94.13% |      361992      5.87%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6162395                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       17263      4.19%      4.19% |        9519      2.31%      6.50% |        9519      2.31%      8.82% |       17148      4.16%     12.98% |       57003     13.84%     26.83% |         364      0.09%     26.91% |         364      0.09%     27.00% |       39976      9.71%     36.71% |       24222      5.88%     42.60% |        9519      2.31%     44.91% |       48531     11.79%     56.69% |       49374     11.99%     68.69% |       40573      9.85%     78.54% |       32368      7.86%     86.40% |       31823      7.73%     94.13% |       24160      5.87%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       411726                      
system.ruby.L1Cache_Controller.SS.Ack    |           9      8.04%      8.04% |           9      8.04%     16.07% |           9      8.04%     24.11% |           9      8.04%     32.14% |           9      8.04%     40.18% |           0      0.00%     40.18% |           0      0.00%     40.18% |           9      8.04%     48.21% |           4      3.57%     51.79% |          10      8.93%     60.71% |           9      8.04%     68.75% |           7      6.25%     75.00% |           8      7.14%     82.14% |           6      5.36%     87.50% |           6      5.36%     92.86% |           8      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total          112                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           1      2.22%      2.22% |           0      0.00%      2.22% |           0      0.00%      2.22% |           1      2.22%      4.44% |           9     20.00%     24.44% |           0      0.00%     24.44% |           0      0.00%     24.44% |           6     13.33%     37.78% |           2      4.44%     42.22% |           0      0.00%     42.22% |           6     13.33%     55.56% |           6     13.33%     68.89% |           5     11.11%     80.00% |           2      4.44%     84.44% |           4      8.89%     93.33% |           3      6.67%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           45                      
system.ruby.L1Cache_Controller.MI.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            1                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            3                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |         582      0.47%      0.47% |          34      0.03%      0.50% |           6      0.00%      0.50% |         510      0.41%      0.91% |       25284     20.35%     21.26% |           0      0.00%     21.26% |           0      0.00%     21.26% |       16315     13.13%     34.38% |        2837      2.28%     36.67% |           0      0.00%     36.67% |       24978     20.10%     56.77% |       17711     14.25%     71.02% |       17110     13.77%     84.79% |        8606      6.93%     91.71% |        7968      6.41%     98.12% |        2333      1.88%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       124274                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        4473      8.31%      8.31% |        3641      6.76%     15.07% |        3634      6.75%     21.82% |        3596      6.68%     28.50% |        3491      6.48%     34.99% |           0      0.00%     34.99% |           0      0.00%     34.99% |        3648      6.78%     41.77% |        3680      6.84%     48.60% |        3602      6.69%     55.29% |        3633      6.75%     62.04% |        3615      6.72%     68.76% |        4300      7.99%     76.74% |        4320      8.02%     84.77% |        4561      8.47%     93.24% |        3638      6.76%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        53832                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        2454      6.93%      6.93% |        1675      4.73%     11.66% |        1689      4.77%     16.44% |        2382      6.73%     23.16% |        6565     18.55%     41.71% |           0      0.00%     41.71% |           0      0.00%     41.71% |        2451      6.92%     48.63% |        2448      6.92%     55.55% |        1567      4.43%     59.98% |        2430      6.86%     66.84% |        1864      5.27%     72.11% |        2441      6.90%     79.00% |        2436      6.88%     85.88% |        2522      7.12%     93.01% |        2475      6.99%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        35399                      

---------- End Simulation Statistics   ----------
