#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024f40ea9f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024f40eaa0c0 .scope module, "tb" "tb" 3 2;
 .timescale 0 0;
v0000024f40ea6a80_0 .var "clk", 0 0;
v0000024f40eabba0_0 .net "count", 3 0, v0000024f40ef6bf0_0;  1 drivers
v0000024f40eabc40_0 .var "rst", 0 0;
S_0000024f40eeb030 .scope begin, "$unm_blk_5" "$unm_blk_5" 3 23, 3 23 0, S_0000024f40eaa0c0;
 .timescale 0 0;
v0000024f40eab3b0_0 .var/i "error_count", 31 0;
v0000024f40ea6d50_0 .var/i "i", 31 0;
E_0000024f40eebef0 .event posedge, v0000024f40ea6f70_0;
S_0000024f40eeb1c0 .scope module, "dut" "up_counter_4bit" 3 10, 4 1 0, S_0000024f40eaa0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 4 "count";
v0000024f40ea6f70_0 .net "clk", 0 0, v0000024f40ea6a80_0;  1 drivers
v0000024f40ef6bf0_0 .var "count", 3 0;
v0000024f40eab4f0_0 .net "rst", 0 0, v0000024f40eabc40_0;  1 drivers
E_0000024f40eec670 .event posedge, v0000024f40eab4f0_0, v0000024f40ea6f70_0;
    .scope S_0000024f40eeb1c0;
T_0 ;
    %wait E_0000024f40eec670;
    %load/vec4 v0000024f40eab4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f40ef6bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024f40ef6bf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000024f40ef6bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024f40eaa0c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f40ea6a80_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0000024f40ea6a80_0;
    %inv;
    %store/vec4 v0000024f40ea6a80_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000024f40eeb030;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f40eab3b0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0000024f40eaa0c0;
T_3 ;
    %fork t_1, S_0000024f40eeb030;
    %jmp t_0;
    .scope S_0000024f40eeb030;
t_1 ;
    %vpi_call/w 3 27 "$display", "Starting test for up_counter_4bit..." {0 0 0};
    %vpi_call/w 3 30 "$display", "Step 1: Testing asynchronous reset..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f40eabc40_0, 0, 1;
    %delay 12, 0;
    %delay 1, 0;
    %load/vec4 v0000024f40eabba0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_3.0, 6;
    %vpi_call/w 3 35 "$display", "ERROR: Reset failed. Expected count=0, got %d", v0000024f40eabba0_0 {0 0 0};
    %load/vec4 v0000024f40eab3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f40eab3b0_0, 0, 32;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f40eabc40_0, 0, 1;
    %wait E_0000024f40eebef0;
    %delay 1, 0;
    %load/vec4 v0000024f40eabba0_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_3.2, 6;
    %vpi_call/w 3 44 "$display", "ERROR: Count did not increment to 1 after reset. Got %d", v0000024f40eabba0_0 {0 0 0};
    %load/vec4 v0000024f40eab3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f40eab3b0_0, 0, 32;
T_3.2 ;
    %vpi_call/w 3 49 "$display", "Step 2: Testing counting sequence..." {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024f40ea6d50_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000024f40ea6d50_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.5, 5;
    %wait E_0000024f40eebef0;
    %delay 1, 0;
    %load/vec4 v0000024f40eabba0_0;
    %pad/u 32;
    %load/vec4 v0000024f40ea6d50_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 6;
    %vpi_call/w 3 54 "$display", "ERROR: Count mismatch. Expected %d, got %d", v0000024f40ea6d50_0, v0000024f40eabba0_0 {0 0 0};
    %load/vec4 v0000024f40eab3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f40eab3b0_0, 0, 32;
T_3.6 ;
    %load/vec4 v0000024f40ea6d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f40ea6d50_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %vpi_call/w 3 60 "$display", "Step 3: Testing rollover..." {0 0 0};
    %wait E_0000024f40eebef0;
    %delay 1, 0;
    %load/vec4 v0000024f40eabba0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_3.8, 6;
    %vpi_call/w 3 64 "$display", "ERROR: Rollover failed. Expected count=0, got %d", v0000024f40eabba0_0 {0 0 0};
    %load/vec4 v0000024f40eab3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f40eab3b0_0, 0, 32;
T_3.8 ;
    %vpi_call/w 3 69 "$display", "Step 4: Testing mid-cycle asynchronous reset..." {0 0 0};
    %wait E_0000024f40eebef0;
    %wait E_0000024f40eebef0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f40eabc40_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0000024f40eabba0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_3.10, 6;
    %vpi_call/w 3 77 "$display", "ERROR: Mid-cycle reset failed. Expected count=0, got %d", v0000024f40eabba0_0 {0 0 0};
    %load/vec4 v0000024f40eab3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f40eab3b0_0, 0, 32;
T_3.10 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f40eabc40_0, 0, 1;
    %wait E_0000024f40eebef0;
    %delay 1, 0;
    %load/vec4 v0000024f40eabba0_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_3.12, 6;
    %vpi_call/w 3 87 "$display", "ERROR: Count did not start from 1 after mid-cycle reset. Got %d", v0000024f40eabba0_0 {0 0 0};
    %load/vec4 v0000024f40eab3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f40eab3b0_0, 0, 32;
T_3.12 ;
    %load/vec4 v0000024f40eab3b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %vpi_call/w 3 93 "$display", "TEST PASSED" {0 0 0};
    %jmp T_3.15;
T_3.14 ;
    %vpi_call/w 3 95 "$display", "TEST FAILED with %d errors.", v0000024f40eab3b0_0 {0 0 0};
T_3.15 ;
    %vpi_call/w 3 98 "$finish" {0 0 0};
    %end;
    .scope S_0000024f40eaa0c0;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\naman\Desktop\Projects\RTL_AGENT\workspace\tb.v";
    "C:\Users\naman\Desktop\Projects\RTL_AGENT\workspace\design.v";
