

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_7_VITIS_LOOP_54_8  |        ?|        ?|        42|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 1, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_2 = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 45 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 46 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 47 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mul_ln37_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %mul_ln37"   --->   Operation 48 'read' 'mul_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln37"   --->   Operation 49 'read' 'sext_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln37_cast = sext i32 %sext_ln37_read"   --->   Operation 50 'sext' 'sext_ln37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i61 0, i61 %indvar_flatten24"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 0, i32 %y" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 52 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %x_2" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 53 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body75"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i61 %indvar_flatten24" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 55 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.44ns)   --->   "%icmp_ln53 = icmp_eq  i61 %indvar_flatten24_load, i61 %mul_ln37_read" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 56 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 3.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (3.44ns)   --->   "%add_ln53_1 = add i61 %indvar_flatten24_load, i61 1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 57 'add' 'add_ln53_1' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc155.loopexit, void %for.body167.preheader.exitStub" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 58 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%x = load i32 %x_2" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 59 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %x" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 60 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.55ns)   --->   "%icmp_ln54 = icmp_slt  i33 %zext_ln54, i33 %sext_ln37_cast" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 61 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i32 %x, i32 0" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 62 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln53, i32 1, i32 14" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 63 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.55ns)   --->   "%add_ln54 = add i32 %select_ln53, i32 2" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 64 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln53 = store i61 %add_ln53_1, i61 %indvar_flatten24" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 65 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 66 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %y_load, i32 2" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 67 'add' 'add_ln53' <Predicate = (!icmp_ln54)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i32 %y_load, i32 %add_ln53" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 68 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln53_1, i32 1, i32 30" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln53_1, i32 1, i32 7" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 70 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_4, i7 0" [HLSEindoefening/hls_process_images.cpp:67]   --->   Operation 71 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.81ns)   --->   "%add_ln67 = add i14 %tmp_5, i14 %lshr_ln2" [HLSEindoefening/hls_process_images.cpp:67]   --->   Operation 72 'add' 'add_ln67' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %select_ln53_1, i32 %y" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 73 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 %add_ln54, i32 %x_2" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 74 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %select_ln53_1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 75 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [3/3] (5.74ns)   --->   "%mul_ln53 = mul i65 %zext_ln53, i65 5726623062" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 76 'mul' 'mul_ln53' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [36/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 77 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_1, i1 1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 78 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i31 %tmp_2" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 79 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [3/3] (5.74ns)   --->   "%mul60 = mul i63 %tmp_18_cast, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 80 'mul' 'mul60' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 81 [2/3] (5.74ns)   --->   "%mul_ln53 = mul i65 %zext_ln53, i65 5726623062" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 81 'mul' 'mul_ln53' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [35/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 82 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [2/3] (5.74ns)   --->   "%mul60 = mul i63 %tmp_18_cast, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 83 'mul' 'mul60' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 84 [1/3] (5.74ns)   --->   "%mul_ln53 = mul i65 %zext_ln53, i65 5726623062" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 84 'mul' 'mul_ln53' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_15_cast = partselect i7 @_ssdm_op_PartSelect.i7.i65.i32.i32, i65 %mul_ln53, i32 34, i32 40" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 85 'partselect' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [34/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 86 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/3] (5.74ns)   --->   "%mul60 = mul i63 %tmp_18_cast, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 87 'mul' 'mul60' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_19_cast = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %mul60, i32 33, i32 39" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 88 'partselect' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.06>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_15_cast, i7 0" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 89 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [33/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 90 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_19_cast, i7 0" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 91 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.81ns)   --->   "%add_ln57 = add i14 %tmp_s, i14 %lshr_ln2" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 92 'add' 'add_ln57' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i14 %add_ln57" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 93 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i8 %image_r, i64 0, i64 %zext_ln57" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 94 'getelementptr' 'image_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.81ns)   --->   "%add_ln59 = add i14 %tmp_3, i14 %lshr_ln2" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 95 'add' 'add_ln59' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i14 %add_ln59" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 96 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%image_addr_1 = getelementptr i8 %image_r, i64 0, i64 %zext_ln59" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 97 'getelementptr' 'image_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%image_1_addr = getelementptr i8 %image_1, i64 0, i64 %zext_ln57" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 98 'getelementptr' 'image_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%image_1_addr_1 = getelementptr i8 %image_1, i64 0, i64 %zext_ln59" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 99 'getelementptr' 'image_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%image_2_addr = getelementptr i8 %image_2, i64 0, i64 %zext_ln57" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 100 'getelementptr' 'image_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%image_2_addr_1 = getelementptr i8 %image_2, i64 0, i64 %zext_ln59" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 101 'getelementptr' 'image_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%image_3_addr = getelementptr i8 %image_3, i64 0, i64 %zext_ln57" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 102 'getelementptr' 'image_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%image_3_addr_1 = getelementptr i8 %image_3, i64 0, i64 %zext_ln59" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 103 'getelementptr' 'image_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%image_4_addr = getelementptr i8 %image_4, i64 0, i64 %zext_ln57" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 104 'getelementptr' 'image_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%image_4_addr_1 = getelementptr i8 %image_4, i64 0, i64 %zext_ln59" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 105 'getelementptr' 'image_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%image_5_addr = getelementptr i8 %image_5, i64 0, i64 %zext_ln57" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 106 'getelementptr' 'image_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%image_5_addr_1 = getelementptr i8 %image_5, i64 0, i64 %zext_ln59" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 107 'getelementptr' 'image_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [2/2] (3.25ns)   --->   "%image_load = load i14 %image_addr" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 108 'load' 'image_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 109 [2/2] (3.25ns)   --->   "%image_2_load = load i14 %image_2_addr" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 109 'load' 'image_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 110 [2/2] (3.25ns)   --->   "%image_4_load = load i14 %image_4_addr" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 110 'load' 'image_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 111 [2/2] (3.25ns)   --->   "%image_1_load = load i14 %image_1_addr" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 111 'load' 'image_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 112 [2/2] (3.25ns)   --->   "%image_3_load = load i14 %image_3_addr" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 112 'load' 'image_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 113 [2/2] (3.25ns)   --->   "%image_5_load = load i14 %image_5_addr" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 113 'load' 'image_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 114 [2/2] (3.25ns)   --->   "%image_load_1 = load i14 %image_addr_1" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 114 'load' 'image_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 115 [2/2] (3.25ns)   --->   "%image_2_load_1 = load i14 %image_2_addr_1" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 115 'load' 'image_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 116 [2/2] (3.25ns)   --->   "%image_4_load_1 = load i14 %image_4_addr_1" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 116 'load' 'image_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 117 [2/2] (3.25ns)   --->   "%image_1_load_1 = load i14 %image_1_addr_1" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 117 'load' 'image_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 118 [2/2] (3.25ns)   --->   "%image_3_load_1 = load i14 %image_3_addr_1" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 118 'load' 'image_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_8 : Operation 119 [2/2] (3.25ns)   --->   "%image_5_load_1 = load i14 %image_5_addr_1" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 119 'load' 'image_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 120 [32/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 120 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load = load i14 %image_addr" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 121 'load' 'image_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load = load i14 %image_2_addr" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 122 'load' 'image_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 123 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load = load i14 %image_4_addr" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 123 'load' 'image_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 124 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load = load i14 %image_1_addr" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 124 'load' 'image_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load = load i14 %image_3_addr" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 125 'load' 'image_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 126 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load = load i14 %image_5_addr" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 126 'load' 'image_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 127 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load_1 = load i14 %image_addr_1" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 127 'load' 'image_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 128 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load_1 = load i14 %image_2_addr_1" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 128 'load' 'image_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 129 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load_1 = load i14 %image_4_addr_1" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 129 'load' 'image_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load_1 = load i14 %image_1_addr_1" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 130 'load' 'image_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 131 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load_1 = load i14 %image_3_addr_1" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 131 'load' 'image_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_9 : Operation 132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load_1 = load i14 %image_5_addr_1" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 132 'load' 'image_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 133 [31/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 133 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 134 [30/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 134 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 135 [29/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 135 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 136 [28/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 136 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 137 [27/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 137 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 138 [26/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 138 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 139 [25/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 139 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 140 [24/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 140 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 141 [23/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 141 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 142 [22/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 142 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 143 [21/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 143 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 144 [20/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 144 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 145 [19/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 145 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 146 [18/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 146 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 147 [17/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 147 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 148 [16/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 148 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 149 [15/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 149 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 150 [14/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 150 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 151 [13/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 151 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 152 [12/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 152 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 153 [11/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 153 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 154 [10/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 154 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 155 [9/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 155 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 156 [8/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 156 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 157 [7/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 157 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 158 [6/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 158 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 159 [5/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 159 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 160 [4/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 160 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 161 [3/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 161 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 162 [2/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 162 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 163 [1/36] (4.33ns)   --->   "%urem_ln53 = urem i32 %select_ln53_1, i32 3" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 163 'urem' 'urem_ln53' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.32>
ST_41 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i2 %urem_ln53" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 164 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 165 [1/1] (1.58ns)   --->   "%v1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %image_load, i2 1, i8 %image_2_load, i2 2, i8 %image_4_load, i8 0, i2 %trunc_ln53" [HLSEindoefening/hls_process_images.cpp:57]   --->   Operation 165 'sparsemux' 'v1' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 166 [1/1] (1.58ns)   --->   "%v2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %image_1_load, i2 1, i8 %image_3_load, i2 2, i8 %image_5_load, i8 0, i2 %trunc_ln53" [HLSEindoefening/hls_process_images.cpp:58]   --->   Operation 166 'sparsemux' 'v2' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 167 [1/1] (1.58ns)   --->   "%v3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %image_load_1, i2 0, i8 %image_2_load_1, i2 1, i8 %image_4_load_1, i8 0, i2 %trunc_ln53" [HLSEindoefening/hls_process_images.cpp:59]   --->   Operation 167 'sparsemux' 'v3' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 168 [1/1] (1.58ns)   --->   "%v4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %image_1_load_1, i2 0, i8 %image_3_load_1, i2 1, i8 %image_5_load_1, i8 0, i2 %trunc_ln53" [HLSEindoefening/hls_process_images.cpp:60]   --->   Operation 168 'sparsemux' 'v4' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 169 [1/1] (1.91ns)   --->   "%icmp_ln64 = icmp_ugt  i8 %v2, i8 %v1" [HLSEindoefening/hls_process_images.cpp:64]   --->   Operation 169 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 170 [1/1] (1.24ns)   --->   "%maxv_1 = select i1 %icmp_ln64, i8 %v2, i8 %v1" [HLSEindoefening/hls_process_images.cpp:64]   --->   Operation 170 'select' 'maxv_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 171 [1/1] (1.91ns)   --->   "%icmp_ln71 = icmp_ult  i8 %v2, i8 %v1" [HLSEindoefening/hls_process_images.cpp:71]   --->   Operation 171 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 172 [1/1] (1.24ns)   --->   "%minv_2 = select i1 %icmp_ln71, i8 %v2, i8 %v1" [HLSEindoefening/hls_process_images.cpp:71]   --->   Operation 172 'select' 'minv_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %v1" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 173 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i8 %v2" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 174 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i8 %v3" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 175 'zext' 'zext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i8 %v4" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 176 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 177 [1/1] (1.91ns)   --->   "%add_ln77 = add i9 %zext_ln77_1, i9 %zext_ln77" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 177 'add' 'add_ln77' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i9 %add_ln77" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 178 'zext' 'zext_ln77_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 179 [1/1] (1.91ns)   --->   "%add_ln77_1 = add i9 %zext_ln77_2, i9 %zext_ln77_3" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 179 'add' 'add_ln77_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i9 %add_ln77_1" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 180 'zext' 'zext_ln77_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 181 [1/1] (1.82ns)   --->   "%add_ln77_2 = add i10 %zext_ln77_5, i10 %zext_ln77_4" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 181 'add' 'add_ln77_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln77_2, i32 2, i32 9" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 182 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i14 %add_ln67" [HLSEindoefening/hls_process_images.cpp:67]   --->   Operation 183 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 184 [1/1] (0.00ns)   --->   "%avg_result_addr = getelementptr i8 %avg_result, i64 0, i64 %zext_ln67" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 184 'getelementptr' 'avg_result_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 185 [1/1] (1.91ns)   --->   "%icmp_ln65 = icmp_ugt  i8 %v3, i8 %maxv_1" [HLSEindoefening/hls_process_images.cpp:65]   --->   Operation 185 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 186 [1/1] (1.24ns)   --->   "%maxv_3 = select i1 %icmp_ln65, i8 %v3, i8 %maxv_1" [HLSEindoefening/hls_process_images.cpp:65]   --->   Operation 186 'select' 'maxv_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 187 [1/1] (1.91ns)   --->   "%icmp_ln66 = icmp_ugt  i8 %v4, i8 %maxv_3" [HLSEindoefening/hls_process_images.cpp:66]   --->   Operation 187 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 188 [1/1] (1.91ns)   --->   "%icmp_ln72 = icmp_ult  i8 %v3, i8 %minv_2" [HLSEindoefening/hls_process_images.cpp:72]   --->   Operation 188 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 189 [1/1] (1.24ns)   --->   "%minv_3 = select i1 %icmp_ln72, i8 %v3, i8 %minv_2" [HLSEindoefening/hls_process_images.cpp:72]   --->   Operation 189 'select' 'minv_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 190 [1/1] (1.91ns)   --->   "%icmp_ln73 = icmp_ult  i8 %v4, i8 %minv_3" [HLSEindoefening/hls_process_images.cpp:73]   --->   Operation 190 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 191 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln77 = store i8 %trunc_ln6, i14 %avg_result_addr" [HLSEindoefening/hls_process_images.cpp:77]   --->   Operation 191 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_42 : Operation 201 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 201 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 43 <SV = 42> <Delay = 4.50>
ST_43 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_7_VITIS_LOOP_54_8_str"   --->   Operation 192 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [HLSEindoefening/hls_process_images.cpp:55]   --->   Operation 193 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (0.00ns)   --->   "%max_result_addr = getelementptr i8 %max_result, i64 0, i64 %zext_ln67" [HLSEindoefening/hls_process_images.cpp:67]   --->   Operation 194 'getelementptr' 'max_result_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 195 [1/1] (0.00ns)   --->   "%min_result_addr = getelementptr i8 %min_result, i64 0, i64 %zext_ln67" [HLSEindoefening/hls_process_images.cpp:74]   --->   Operation 195 'getelementptr' 'min_result_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 196 [1/1] (1.24ns)   --->   "%maxv_4 = select i1 %icmp_ln66, i8 %v4, i8 %maxv_3" [HLSEindoefening/hls_process_images.cpp:66]   --->   Operation 196 'select' 'maxv_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 197 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln67 = store i8 %maxv_4, i14 %max_result_addr" [HLSEindoefening/hls_process_images.cpp:67]   --->   Operation 197 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_43 : Operation 198 [1/1] (1.24ns)   --->   "%minv_5 = select i1 %icmp_ln73, i8 %v4, i8 %minv_3" [HLSEindoefening/hls_process_images.cpp:73]   --->   Operation 198 'select' 'minv_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 199 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln74 = store i8 %minv_5, i14 %min_result_addr" [HLSEindoefening/hls_process_images.cpp:74]   --->   Operation 199 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_43 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.body75" [HLSEindoefening/hls_process_images.cpp:54]   --->   Operation 200 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 61 bit ('indvar_flatten24') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten24' [18]  (1.588 ns)

 <State 2>: 3.443ns
The critical path consists of the following:
	'load' operation 61 bit ('indvar_flatten24_load', HLSEindoefening/hls_process_images.cpp:53) on local variable 'indvar_flatten24' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', HLSEindoefening/hls_process_images.cpp:53) [27]  (3.443 ns)

 <State 3>: 5.802ns
The critical path consists of the following:
	'load' operation 32 bit ('x', HLSEindoefening/hls_process_images.cpp:54) on local variable 'x', HLSEindoefening/hls_process_images.cpp:54 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', HLSEindoefening/hls_process_images.cpp:54) [26]  (2.552 ns)
	'select' operation 32 bit ('select_ln53', HLSEindoefening/hls_process_images.cpp:53) [34]  (0.698 ns)
	'add' operation 32 bit ('add_ln54', HLSEindoefening/hls_process_images.cpp:54) [114]  (2.552 ns)

 <State 4>: 5.062ns
The critical path consists of the following:
	'load' operation 32 bit ('y_load', HLSEindoefening/hls_process_images.cpp:53) on local variable 'y', HLSEindoefening/hls_process_images.cpp:53 [31]  (0.000 ns)
	'add' operation 32 bit ('add_ln53', HLSEindoefening/hls_process_images.cpp:53) [32]  (2.552 ns)
	'select' operation 32 bit ('select_ln53_1', HLSEindoefening/hls_process_images.cpp:53) [35]  (0.698 ns)
	'add' operation 14 bit ('add_ln67', HLSEindoefening/hls_process_images.cpp:67) [68]  (1.812 ns)

 <State 5>: 5.745ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln53', HLSEindoefening/hls_process_images.cpp:53) [37]  (5.745 ns)

 <State 6>: 5.745ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln53', HLSEindoefening/hls_process_images.cpp:53) [37]  (5.745 ns)

 <State 7>: 5.745ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln53', HLSEindoefening/hls_process_images.cpp:53) [37]  (5.745 ns)

 <State 8>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln57', HLSEindoefening/hls_process_images.cpp:57) [52]  (1.812 ns)
	'getelementptr' operation 14 bit ('image_addr', HLSEindoefening/hls_process_images.cpp:57) [54]  (0.000 ns)
	'load' operation 8 bit ('image_load', HLSEindoefening/hls_process_images.cpp:57) on array 'image_r' [73]  (3.254 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 39>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 40>: 4.336ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln53', HLSEindoefening/hls_process_images.cpp:53) [40]  (4.336 ns)

 <State 41>: 5.326ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('v2', HLSEindoefening/hls_process_images.cpp:58) [80]  (1.588 ns)
	'add' operation 9 bit ('add_ln77', HLSEindoefening/hls_process_images.cpp:77) [107]  (1.915 ns)
	'add' operation 10 bit ('add_ln77_2', HLSEindoefening/hls_process_images.cpp:77) [111]  (1.823 ns)

 <State 42>: 5.078ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln65', HLSEindoefening/hls_process_images.cpp:65) [91]  (1.915 ns)
	'select' operation 8 bit ('maxv', HLSEindoefening/hls_process_images.cpp:65) [92]  (1.248 ns)
	'icmp' operation 1 bit ('icmp_ln66', HLSEindoefening/hls_process_images.cpp:66) [93]  (1.915 ns)

 <State 43>: 4.502ns
The critical path consists of the following:
	'select' operation 8 bit ('maxv', HLSEindoefening/hls_process_images.cpp:66) [94]  (1.248 ns)
	'store' operation 0 bit ('store_ln67', HLSEindoefening/hls_process_images.cpp:67) of variable 'maxv', HLSEindoefening/hls_process_images.cpp:66 on array 'max_result' [95]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
