#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Aug 29 11:17:47 2017
# Process ID: 8544
# Current directory: y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example
# Command line: vivado.exe -source y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/iber_demo_1g/iber_demo_1g.srcs/sources_1/ip/ibert_7series_gtp_0/ibert_7series_gtp_0_ex.tcl
# Log file: y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/vivado.log
# Journal file: y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
source y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/iber_demo_1g/iber_demo_1g.srcs/sources_1/ip/ibert_7series_gtp_0/ibert_7series_gtp_0_ex.tcl
# set srcIpDir "y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/iber_demo_1g/iber_demo_1g.srcs/sources_1/ip/ibert_7series_gtp_0"
# create_project -name ibert_7series_gtp_0_example -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 738.379 ; gain = 164.109
# set_property part xc7a100tfgg484-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir ibert_7series_gtp_0.xci]] -name ibert_7series_gtp_0
# reset_target {open_example} [get_ips ibert_7series_gtp_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips ibert_7series_gtp_0]] [get_ips ibert_7series_gtp_0]
# add_files -scan_for_includes -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir ibert_7series_gtp_0/example_design/example_ibert_7series_gtp_0.v]]
# add_files -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir ibert_7series_gtp_0/example_design/xdc_7ser_gtp.txt]] \
#   [list [file join $srcIpDir ibert_7series_gtp_0/example_design/example_top_verilog.txt]]
# add_files -quiet -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir ibert_7series_gtp_0/example_design/example_ibert_7series_gtp_0.xdc]]
# import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
# set_property TOP [lindex [find_top] 0] [current_fileset]
# if {[catch {source [file join $srcIpDir tcl/gtp_example_script_extn.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
## get_parts -of_objects [lindex [get_projects] 0]
## lindex [split $part "t"] 0
## lindex [split $part "-"] 1
## split $device "a"
## lindex $split_list [expr [llength $split_list] - 1]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# generate_target -quiet all [concat [ get_ips -quiet -filter scope=={} ] [get_files -quiet *bd ] ]
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/ibert_7series_gtp_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/count_ones_zeros_pblock.tcl'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/ibert_7series_gtp_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/count_ones_zeros_pblock.tcl'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/ibert_7series_gtp_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/count_ones_zeros_pblock.tcl'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/ibert_7series_gtp_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/count_ones_zeros_pblock.tcl'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/ibert_7series_gtp_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/count_ones_zeros_pblock.tcl'
INFO: [exportsim-Tcl-25] Exported 'Y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/GT_pblocks.tcl'
# set dfile "y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/iber_demo_1g/iber_demo_1g.srcs/sources_1/ip/ibert_7series_gtp_0/oepdone.txt"
# set doneFile [open $dfile w]
# puts $doneFile "Open Example Project DONE"
# close $doneFile
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
launch_runs impl_1 -jobs 2
[Tue Aug 29 11:20:13 2017] Launched synth_1...
Run output will be captured here: y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.runs/synth_1/runme.log
[Tue Aug 29 11:20:13 2017] Launched impl_1...
Run output will be captured here: y:/project/AX/AX7101/CD/02_demo/vivado_project/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 12:55:12 2017...
