{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520822476104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520822476111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 22:41:15 2018 " "Processing started: Sun Mar 11 22:41:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520822476111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520822476111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520822476111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520822476830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sega.v 1 1 " "Found 1 design units, including 1 entities, in source file sega.v" { { "Info" "ISGN_ENTITY_NAME" "1 sega " "Found entity 1: sega" {  } { { "sega.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/sega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treg4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file treg4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 treg4bit " "Found entity 1: treg4bit" {  } { { "treg4bit.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/treg4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffp.v 1 1 " "Found 1 design units, including 1 entities, in source file tffp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tffp " "Found entity 1: tffp" {  } { { "tffp.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/tffp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven_seg " "Found entity 1: hex_to_seven_seg" {  } { { "hex_to_seven_seg.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/hex_to_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file var_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk " "Found entity 1: var_clk" {  } { { "var_clk.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/var_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494726 ""} { "Info" "ISGN_ENTITY_NAME" "2 pclock " "Found entity 2: pclock" {  } { { "var_clk.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/var_clk.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_test " "Found entity 1: lab3_test" {  } { { "lab3_test.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_test.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_top " "Found entity 1: lab3_top" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file tcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tcounter " "Found entity 1: tcounter" {  } { { "tcounter.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/tcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520822494733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520822494733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_top " "Elaborating entity \"lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520822494782 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab3_top.v(7) " "Output port \"LEDR\" at lab3_top.v(7) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1520822494783 "|lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:theLab " "Elaborating entity \"lab3\" for hierarchy \"lab3:theLab\"" {  } { { "lab3_top.v" "theLab" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tcounter lab3:theLab\|tcounter:centicounter " "Elaborating entity \"tcounter\" for hierarchy \"lab3:theLab\|tcounter:centicounter\"" {  } { { "lab3.v" "centicounter" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treg4bit lab3:theLab\|tcounter:centicounter\|treg4bit:register " "Elaborating entity \"treg4bit\" for hierarchy \"lab3:theLab\|tcounter:centicounter\|treg4bit:register\"" {  } { { "tcounter.v" "register" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/tcounter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tffp lab3:theLab\|tcounter:centicounter\|treg4bit:register\|tffp:tffp0 " "Elaborating entity \"tffp\" for hierarchy \"lab3:theLab\|tcounter:centicounter\|treg4bit:register\|tffp:tffp0\"" {  } { { "treg4bit.v" "tffp0" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/treg4bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk var_clk:clockGenerator " "Elaborating entity \"var_clk\" for hierarchy \"var_clk:clockGenerator\"" {  } { { "lab3_top.v" "clockGenerator" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_10MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_10MHz\"" {  } { { "var_clk.v" "counter_10MHz" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/var_clk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_1MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_1MHz\"" {  } { { "var_clk.v" "counter_1MHz" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/var_clk.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven_seg hex_to_seven_seg:minDisplay " "Elaborating entity \"hex_to_seven_seg\" for hierarchy \"hex_to_seven_seg:minDisplay\"" {  } { { "lab3_top.v" "minDisplay" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520822494903 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "20 " "Ignored 20 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "20 " "Ignored 20 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1520822495350 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1520822495350 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1520822495836 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520822495928 "|lab3_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1520822495928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1520822496066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520822496830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822496830 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/lab3_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520822497006 "|lab3_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1520822497006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520822497011 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520822497011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520822497011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520822497011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520822497153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 22:41:37 2018 " "Processing ended: Sun Mar 11 22:41:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520822497153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520822497153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520822497153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520822497153 ""}
