// Seed: 4002237641
`default_nettype id_1
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_7;
  always @(posedge id_3 == id_7 or posedge id_3) begin
    id_7 <= 1'd0;
  end
  logic id_8;
  type_14 id_9 (
      1,
      1'b0,
      1 & id_3
  );
  logic id_10;
  logic id_11 = id_2;
  assign id_6 = id_10 ? id_4 : id_7;
  assign id_7 = id_3 | id_11;
  assign id_7 = 1;
endmodule
