/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (c) 2021 ASPEED Technology Inc.
 */
#ifndef ZEPHYR_SOC_ARM_ASPEED_UTIL_H_
#define ZEPHYR_SOC_ARM_ASPEED_UTIL_H_
#include <sys/util.h>
#include <devicetree.h>
#include <toolchain/gcc.h>

/* gcc.h doesn't define __section but checkpatch.pl will complain for this. so
 * temporarily add a macro here.
 */
#ifndef __section
#define __section(x)    __attribute__((__section__(x)))
#endif

/* to make checkpatch.pl happy */
#define ALIGNED16_SECTION(name)         (aligned(16), section(name))
#define __section_aligned16(name)       __attribute__(ALIGNED16_SECTION(name))

/* non-cached (DMA) memory */
#if (CONFIG_SRAM_NC_SIZE > 0)
#define NON_CACHED_BSS                  __section(".nocache.bss")
#define NON_CACHED_BSS_ALIGN16          __section_aligned16(".nocache.bss")
#else
#define NON_CACHED_BSS
#define NON_CACHED_BSS_ALIGN16          __aligned(16)
#endif

/* 64-bit Aspeed SOC ID */
#define ASPEED_SOC_ID_AST1030A0		0x8000000080000000
#define ASPEED_SOC_ID_AST1030A1		0x8001000080010000
#define ASPEED_SOC_ID_AST1035A1		0x8001010080010100
#define ASPEED_SOC_ID_AST1060A1		0xA0010000A0010000
#define ASPEED_SOC_ID_AST1060A2		0xA0030000A0030000

#define ASPEED_SOC_ID_AST2600A0		0x0500030305000303
#define ASPEED_SOC_ID_AST2600A1		0x0501030305010303
#define ASPEED_SOC_ID_AST2620A1		0x0501020305010203
#define ASPEED_SOC_ID_AST2600A2		0x0502030305010303
#define ASPEED_SOC_ID_AST2620A2		0x0502020305010203
#define ASPEED_SOC_ID_AST2600A3		0x0503030305030303
#define ASPEED_SOC_ID_AST2620A3		0x0503020305030203

#define DIV_ROUND_UP(n, d) (((n) + (d) - 1) / (d))

#define reg_read_poll_timeout(map, reg, val, cond, sleep_ms, timeout_ms)	    \
	({									    \
		uint32_t __timeout_tick = Z_TIMEOUT_MS(timeout_ms).ticks;	    \
		uint32_t __start = sys_clock_tick_get_32();			    \
		int __ret = 0;							    \
		for (;;) {							    \
			val.value = map->reg.value;				    \
			if (cond) {						    \
				break;						    \
			}							    \
			if ((sys_clock_tick_get_32() - __start) > __timeout_tick) { \
				__ret = -ETIMEDOUT;				    \
				break;						    \
			}							    \
			if (sleep_ms) {						    \
				k_msleep(sleep_ms);				    \
			}							    \
		}								    \
		__ret;								    \
	})

/* Common reset control device name for all ASPEED SOC family */
#define ASPEED_RST_CTRL_NAME DT_INST_RESETS_LABEL(0)

/* CMSIS required definitions */
typedef enum {
	Reset_IRQn              = -15,
	NonMaskableInt_IRQn     = -14,
	HardFault_IRQn          = -13,
#if defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	MemoryManagement_IRQn   = -12,
	BusFault_IRQn           = -11,
	UsageFault_IRQn         = -10,
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	SecureFault_IRQn        = -9,
#endif  /* CONFIG_ARM_SECURE_FIRMWARE */
#endif  /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
	SVCall_IRQn             =  -5,
	DebugMonitor_IRQn       =  -4,
	PendSV_IRQn             =  -2,
	SysTick_IRQn            =  -1,
/*
 * CMSIS IRQn_Type enum is broken relative to ARM GNU compiler.
 *
 * So add the MAX_IRQn to enlarge the size of IRQn_Type to avoid
 * ARM compiler from sign extending IRQn_Type values higher than 0x80
 * into negative IRQ values, which causes hard-to-debug Hard Faults.
 */
	MAX_IRQn                = CONFIG_NUM_IRQS,
} IRQn_Type;

#define	DEBUG_HALT()	{ volatile int halt = 1; while (halt) { __asm__ volatile("nop"); } }
#endif
