# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../code/1_fetch/adder.v" --include "../../../../code/0_common"
verilog xil_defaultlib  "../../../../code/1_fetch/adder_test.v" --include "../../../../code/0_common"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
