

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_emac.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__emac_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="comment">/*</span>
<a name="l00039"></a>00039 <span class="comment"> * Copyright (C) 2005-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00042"></a>00042 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00043"></a>00043 <span class="comment"> * are met:</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00046"></a>00046 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00047"></a>00047 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00048"></a>00048 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00049"></a>00049 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00050"></a>00050 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00051"></a>00051 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00052"></a>00052 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00053"></a>00053 <span class="comment"> *</span>
<a name="l00054"></a>00054 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00055"></a>00055 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00056"></a>00056 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00057"></a>00057 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00058"></a>00058 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00059"></a>00059 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00060"></a>00060 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00061"></a>00061 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00062"></a>00062 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00063"></a>00063 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00064"></a>00064 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00065"></a>00065 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00066"></a>00066 <span class="comment"> *</span>
<a name="l00067"></a>00067 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00068"></a>00068 <span class="comment"> */</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="preprocessor">#ifndef SAM3_EMAC_H</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_EMAC_H</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 <span class="preprocessor">#if CPU_CM3_SAM3X</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#include &lt;<a class="code" href="macros_8h.html">cfg/macros.h</a>&gt;</span>
<a name="l00076"></a>00076 
<a name="l00078"></a>00078 <span class="preprocessor">#define EMAC_BASE  0x400B0000</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 
<a name="l00086"></a>00086 <span class="comment">/* \{ */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define EMAC_NCR_OFF                0x00000000  ///&lt; Network control register offset.</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NCR    (*((reg32_t *)(EMAC_BASE +  EMAC_NCR_OFF)))  ///&lt; Network Control register address.</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LB                              0  ///&lt; PHY loopback.</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LLB                             1   ///&lt; EMAC loopback.</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RE                              2  ///&lt; Receive enable.</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TE                              3  ///&lt; Transmit enable.</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MPE                             4  ///&lt; Management port enable.</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLRSTAT                         5  ///&lt; Clear statistics registers.</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_INCSTAT                         6  ///&lt; Increment statistics registers.</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_WESTAT                          7  ///&lt; Write enable for statistics registers.</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BP                              8  ///&lt; Back pressure.</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TSTART                          9  ///&lt; Start Transmission.</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_THALT                          10  ///&lt; Transmission halt.</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00101"></a>00101 <span class="comment">//#define EMAC_TPFR                           11  ///&lt; Transmit pause frame.</span>
<a name="l00102"></a>00102 <span class="comment">//#define EMAC_TZQ                            12  ///&lt; Transmit zero quantum pause frame.</span>
<a name="l00103"></a>00103 <span class="comment">/* \} */</span>
<a name="l00104"></a>00104 
<a name="l00109"></a>00109 <span class="comment">/* \{ */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define EMAC_NCFGR_OFF              0x00000004  ///&lt; Network configuration register offset.</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NCFGR   (*((reg32_t *)(EMAC_BASE +  EMAC_NCFGR_OFF))) ///&lt; Network configuration register address.</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SPD                             0  ///&lt; Speed, set for 100Mb.</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FD                              1  ///&lt; Full duplex.</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_JFRAME                          3  ///&lt; Jumbo Frames.</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CAF                             4  ///&lt; Copy all frames.</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NBC                             5  ///&lt; No broadcast.</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MTI                             6  ///&lt; Multicast hash event enable.</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_UNI                             7  ///&lt; Unicast hash enable.</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BIG                             8  ///&lt; Receive 1522 bytes.</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00121"></a>00121 <span class="comment">//#define EMAC_EAE                           9  ///&lt; External address match enable.</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define EMAC_CLK                    0x00000C00  ///&lt; Clock divider mask.</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_8             0x00000000  ///&lt; HCLK divided by 8.</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_16            0x00000400  ///&lt; HCLK divided by 16.</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_32            0x00000800  ///&lt; HCLK divided by 32.</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_64            0x00000C00  ///&lt; HCLK divided by 64.</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RTY                            12  ///&lt; Retry test.</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PAE                            13  ///&lt; Pause enable.</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF                   0x0000C000  ///&lt; Receive buffer offset.</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_0          0x00000000  ///&lt; No offset from start of receive buffer.</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_1          0x00004000  ///&lt; One byte offset from start of receive buffer.</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_2          0x00008000  ///&lt; Two bytes offset from start of receive buffer.</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_3          0x0000C000  ///&lt; Three bytes offset from start of receive buffer.</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLCE                           16  ///&lt; Receive length field checking enable.</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DRFCS                          17  ///&lt; Discard receive FCS.</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_EFRHD                          18  ///&lt; Allow receive during transmit in half duplex.</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IRXFCS                         19  ///&lt; Ignore received FCS.</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00139"></a>00139 
<a name="l00144"></a>00144 <span class="comment">/* \{ */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define EMAC_NSR_OFF                0x00000008  ///&lt; Network Status register offset.</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NSR    (*((reg32_t *)(EMAC_BASE +  EMAC_NSR_OFF)))  ///&lt; Network Status register address.</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00148"></a>00148 <span class="comment">//#define EMAC_LINKR                         0  ///&lt; .</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define EMAC_MDIO                            1  ///&lt; Status of MDIO input pin.</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IDLE                            2  ///&lt; Set when PHY is running.</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00152"></a>00152 
<a name="l00156"></a>00156 <span class="comment">/* \{ */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define EMAC_TSR_OFF                0x00000014  ///&lt; Transmit Status register offset.</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TSR    (*((reg32_t *)(EMAC_BASE +  EMAC_TSR_OFF)))  ///&lt; Transmit Status register address.</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">#define EMAC_UBR                             0  ///&lt; Used bit read.</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_COL                             1  ///&lt; Collision occurred.</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLES                            2  ///&lt; Retry limit exceeded.</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TGO                             3  ///&lt; Transmit active.</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BEX                             4  ///&lt; Buffers exhausted mid frame.</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_COMP                            5  ///&lt; Transmit complete.</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_UND                             6  ///&lt; Transmit underrun.</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00168"></a>00168 
<a name="l00173"></a>00173 <span class="comment">/* \{ */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define EMAC_RBQP_OFF               0x00000018  ///&lt; Receive buffer queue pointer.</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBQP   (*((reg32_t *)(EMAC_BASE +  EMAC_RBQP_OFF))) ///&lt; Receive buffer queue pointer.</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TBQP_OFF               0x0000001C  ///&lt; Transmit buffer queue pointer.</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TBQP   (*((reg32_t *)(EMAC_BASE +  EMAC_TBQP_OFF))) ///&lt; Transmit buffer queue pointer.</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00179"></a>00179 
<a name="l00183"></a>00183 <span class="comment">/* \{ */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define EMAC_RSR_OFF                0x00000020  ///&lt; Receive status register offset.</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RSR    (*((reg32_t *)(EMAC_BASE +  EMAC_RSR_OFF)))  ///&lt; Receive status register address.</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BNA                             0  ///&lt; Buffer not available.</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REC                             1  ///&lt; Frame received.</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_OVR                             2  ///&lt; Receive overrun.</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00190"></a>00190 
<a name="l00192"></a>00192 <span class="comment">/* \{ */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define EMAC_ISR_OFF                0x00000024  ///&lt; Status register offset.</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ISR    (*((reg32_t *)(EMAC_BASE +  EMAC_ISR_OFF)))  ///&lt; Status register address.</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IER_OFF                0x00000028  ///&lt; Enable register offset.</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IER    (*((reg32_t *)(EMAC_BASE +  EMAC_IER_OFF)))  ///&lt; Enable register address.</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IDR_OFF                0x0000002C  ///&lt; Disable register offset.</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IDR    (*((reg32_t *)(EMAC_BASE +  EMAC_IDR_OFF)))  ///&lt; Disable register address.</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IMR_OFF                0x00000030  ///&lt; Mask register offset.</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IMR    (*((reg32_t *)(EMAC_BASE +  EMAC_IMR_OFF)))  ///&lt; Mask register address.</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>
<a name="l00202"></a>00202 <span class="preprocessor">#define EMAC_MFD                             0  ///&lt; Management frame done.</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RCOMP                           1  ///&lt; Receive complete.</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RXUBR                           2  ///&lt; Receive used bit read.</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TXUBR                           3  ///&lt; Transmit used bit read.</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TUND                            4  ///&lt; Ethernet transmit buffer underrun.</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLEX                            5  ///&lt; Retry limit exceeded.</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TXERR                           6  ///&lt; Transmit error.</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TCOMP                           7  ///&lt; Transmit complete.</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="comment">//Not in sam7x</span>
<a name="l00211"></a>00211 <span class="comment">//#define EMAC_LINK                          8  ///&lt; .</span>
<a name="l00212"></a>00212 <span class="preprocessor">#define EMAC_ROVR                           10  ///&lt; Receive overrun.</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRESP                          11  ///&lt; DMA bus error.</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PFR                            12  ///&lt; Pause frame received.</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PTZ                            13  ///&lt; Pause time zero.</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00217"></a>00217 
<a name="l00222"></a>00222 <span class="comment">/* \{ */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define EMAC_MAN_OFF                0x00000034  ///&lt; PHY maintenance register offset.</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MAN    (*((reg32_t *)(EMAC_BASE +  EMAC_MAN_OFF)))  ///&lt; PHY maintenance register address.</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DATA                   0x0000FFFF  ///&lt; PHY data mask.</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CODE                   0x00020000  ///&lt; Fixed value.</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REGA                   0x007C0000  ///&lt; PHY register address mask.</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REGA_SHIFT                     18  ///&lt; PHY register address mask.</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PHYA                   0x0F800000  ///&lt; PHY address mask.</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PHYA_SHIFT                     23  ///&lt; PHY address mask.</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RW                     0x30000000  ///&lt; PHY read/write command mask.</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RW_READ                0x20000000  ///&lt; PHY read command.</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RW_WRITE               0x10000000  ///&lt; PHY write command.</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SOF                    0x40000000  ///&lt; Fixed value.</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00236"></a>00236 
<a name="l00241"></a>00241 <span class="comment">/* \{ */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define EMAC_PTR_OFF                0x00000038  ///&lt; Pause time register offset.</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PTR    (*((reg32_t *)(EMAC_BASE +  EMAC_PTR_OFF)))  ///&lt; Pause time register address.</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PTIME                  0x0000FFFF  ///&lt; Pause time mask.</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00246"></a>00246 
<a name="l00250"></a>00250 <span class="comment">/* \{ */</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define EMAC_PFRR_OFF               0x0000003C  ///&lt; Pause frames received register offset.</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PFRR  (*((reg32_t *)(EMAC_BASE +  EMAC_PFRR_OFF)))  ///&lt; Pause frames received register address.</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FTO_OFF                0x00000040  ///&lt; Frames transmitted OK register offset.</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FTO    (*((reg32_t *)(EMAC_BASE +  EMAC_FTO_OFF)))  ///&lt; Frames transmitted OK register address.</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SCF_OFF                0x00000044  ///&lt; Single collision frame register offset.</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SCF    (*((reg32_t *)(EMAC_BASE +  EMAC_SCF_OFF)))  ///&lt; Single collision frame register address.</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MCF_OFF                0x00000048  ///&lt; Multiple collision frame register offset.</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MCF    (*((reg32_t *)(EMAC_BASE +  EMAC_MCF_OFF)))  ///&lt; Multiple collision frame register address.</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRO_OFF                0x0000004C  ///&lt; Frames received OK register offset.</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRO    (*((reg32_t *)(EMAC_BASE +  EMAC_FRO_OFF)))  ///&lt; Frames received OK register address.</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FCSE_OFF               0x00000050  ///&lt; Frame check sequence error register offset.</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FCSE   (*((reg32_t *)(EMAC_BASE +  EMAC_FCSE_OFF))) ///&lt; Frame check sequence error register address.</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ALE_OFF                0x00000054  ///&lt; Alignment error register offset.</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ALE    (*((reg32_t *)(EMAC_BASE +  EMAC_ALE_OFF)))  ///&lt; Alignment error register address.</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DTF_OFF                0x00000058  ///&lt; Deferred transmission frame register offset.</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DTF    (*((reg32_t *)(EMAC_BASE +  EMAC_DTF_OFF)))  ///&lt; Deferred transmission frame register address.</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LCOL_OFF               0x0000005C  ///&lt; Late collision register offset.</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LCOL   (*((reg32_t *)(EMAC_BASE +  EMAC_LCOL_OFF))) ///&lt; Late collision register address.</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ECOL_OFF               0x00000060  ///&lt; Excessive collision register offset.</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ECOL   (*((reg32_t *)(EMAC_BASE +  EMAC_ECOL_OFF))) ///&lt; Excessive collision register address.</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TUNDR_OFF              0x00000064  ///&lt; Transmit underrun error register offset.</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TUNDR (*((reg32_t *)(EMAC_BASE +  EMAC_TUNDR_OFF))) ///&lt; Transmit underrun error register address.</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CSE_OFF                0x00000068  ///&lt; Carrier sense error register offset.</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CSE    (*((reg32_t *)(EMAC_BASE +  EMAC_CSE_OFF)))  ///&lt; Carrier sense error register address.</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RRE_OFF                0x0000006C  ///&lt; Receive resource error register offset.</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RRE    (*((reg32_t *)(EMAC_BASE +  EMAC_RRE_OFF)))  ///&lt; Receive resource error register address.</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ROV_OFF                0x00000070  ///&lt; Receive overrun errors register offset.</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ROV    (*((reg32_t *)(EMAC_BASE +  EMAC_ROV_OFF)))  ///&lt; Receive overrun errors register address.</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RSE_OFF                0x00000074  ///&lt; Receive symbol errors register offset.</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RSE    (*((reg32_t *)(EMAC_BASE +  EMAC_RSE_OFF)))  ///&lt; Receive symbol errors register address.</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ELE_OFF                0x00000078  ///&lt; Excessive length errors register offset.</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ELE    (*((reg32_t *)(EMAC_BASE +  EMAC_ELE_OFF)))  ///&lt; Excessive length errors register address.</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RJA_OFF                0x0000007C  ///&lt; Receive jabbers register offset.</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RJA    (*((reg32_t *)(EMAC_BASE +  EMAC_RJA_OFF)))  ///&lt; Receive jabbers register address.</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_USF_OFF                0x00000080  ///&lt; Undersize frames register offset.</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_USF    (*((reg32_t *)(EMAC_BASE +  EMAC_USF_OFF)))  ///&lt; Undersize frames register address.</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STE_OFF                0x00000084  ///&lt; SQE test error register offset.</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STE    (*((reg32_t *)(EMAC_BASE +  EMAC_STE_OFF)))  ///&lt; SQE test error register address.</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLE_OFF                0x00000088  ///&lt; Receive length field mismatch register offset.</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLE    (*((reg32_t *)(EMAC_BASE +  EMAC_RLE_OFF)))  ///&lt; Receive length field mismatch register address.</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00292"></a>00292 <span class="comment">//#define EMAC_TPF_OFF                0x0000008C  ///&lt; Transmitted pause frames register offset.</span>
<a name="l00293"></a>00293 <span class="comment">//#define EMAC_TPF    (*((reg32_t *)(EMAC_BASE +  EMAC_TPF_OFF)  ///&lt; Transmitted pause frames register address.</span>
<a name="l00294"></a>00294 <span class="comment">/* \} */</span>
<a name="l00295"></a>00295 
<a name="l00300"></a>00300 <span class="comment">/* \{ */</span>
<a name="l00301"></a>00301 <span class="preprocessor">#define EMAC_HRB_OFF                0x00000090  ///&lt; Hash address bottom[31:0].</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRB    (*((reg32_t *)(EMAC_BASE +  EMAC_HRB_OFF)))  ///&lt; Hash address bottom[31:0].</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRT_OFF                0x00000094  ///&lt; Hash address top[63:32].</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRT    (*((reg32_t *)(EMAC_BASE +  EMAC_HRT_OFF)))  ///&lt; Hash address top[63:32].</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1L_OFF               0x00000098  ///&lt; Specific address 1 bottom, first 4 bytes.</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA1L_OFF))) ///&lt; Specific address 1 bottom, first 4 bytes.</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1H_OFF               0x0000009C  ///&lt; Specific address 1 top, last 2 bytes.</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA1H_OFF))) ///&lt; Specific address 1 top, last 2 bytes.</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2L_OFF               0x000000A0  ///&lt; Specific address 2 bottom, first 4 bytes.</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA2L_OFF))) ///&lt; Specific address 2 bottom, first 4 bytes.</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2H_OFF               0x000000A4  ///&lt; Specific address 2 top, last 2 bytes.</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA2H_OFF))) ///&lt; Specific address 2 top, last 2 bytes.</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3L_OFF               0x000000A8  ///&lt; Specific address 3 bottom, first 4 bytes.</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA3L_OFF))) ///&lt; Specific address 3 bottom, first 4 bytes.</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3H_OFF               0x000000AC  ///&lt; Specific address 3 top, last 2 bytes.</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA3H_OFF))) ///&lt; Specific address 3 top, last 2 bytes.</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4L_OFF               0x000000B0  ///&lt; Specific address 4 bottom, first 4 bytes.</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA4L_OFF))) ///&lt; Specific address 4 bottom, first 4 bytes.</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4H_OFF               0x000000B4  ///&lt; Specific address 4 top, last 2 bytes.</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA4H_OFF))) ///&lt; Specific address 4 top, last 2 bytes.</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00322"></a>00322 
<a name="l00327"></a>00327 <span class="comment">/* \{ */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define EMAC_TID_OFF                0x000000B8  ///&lt; Type ID checking register offset.</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TID    (*((reg32_t *)(EMAC_BASE +  EMAC_TID_OFF))) ///&lt; Type ID checking register address.</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00331"></a>00331 <span class="comment">//#define EMAC_TPQ_OFF                0x000000BC  ///&lt; Transmit pause quantum register offset.</span>
<a name="l00332"></a>00332 <span class="comment">//#define EMAC_TPQ    (*((reg32_t *)(EMAC_BASE +  EMAC_TPQ_OFF)))  ///&lt; Transmit pause quantum register address.</span>
<a name="l00333"></a>00333 <span class="comment">/* \} */</span>
<a name="l00334"></a>00334 
<a name="l00339"></a>00339 <span class="comment">/* \{ */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define EMAC_USRIO_OFF              0x000000C0  ///&lt; User input/output register offset.</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_USRIO (*((reg32_t *)(EMAC_BASE +  EMAC_USRIO_OFF))) ///&lt; User input/output register address.</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>
<a name="l00343"></a>00343 <span class="preprocessor">#define EMAC_RMII                            0  ///&lt; Enable reduced MII.</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLKEN                           1  ///&lt; Enable tranceiver input clock.</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="comment">// Not in sam7x</span>
<a name="l00348"></a>00348 <span class="comment">/*</span>
<a name="l00349"></a>00349 <span class="comment"> * Wake On LAN Register</span>
<a name="l00350"></a>00350 <span class="comment"> *</span>
<a name="l00351"></a>00351 <span class="comment"> *</span>
<a name="l00352"></a>00352 <span class="comment">* \{ *</span>
<a name="l00353"></a>00353 <span class="comment">#define EMAC_WOL_OFF                0x000000C4  ///&lt; Wake On LAN register offset.</span>
<a name="l00354"></a>00354 <span class="comment">#define EMAC_WOL    (*((reg32_t *)(EMAC_BASE +  EMAC_WOL_OFF)  ///&lt; Wake On LAN register address.</span>
<a name="l00355"></a>00355 <span class="comment">#define EMAC_IP                     0x0000FFFF  ///&lt; ARP request IP address mask.</span>
<a name="l00356"></a>00356 <span class="comment">#define EMAC_MAG                    0x00010000  ///&lt; Magic packet event enable.</span>
<a name="l00357"></a>00357 <span class="comment">#define EMAC_ARP                    0x00020000  ///&lt; ARP request event enable.</span>
<a name="l00358"></a>00358 <span class="comment">#define EMAC_SA1                    0x00040000  ///&lt; Specific address register 1 event enable.</span>
<a name="l00359"></a>00359 <span class="comment">* \} *</span>
<a name="l00360"></a>00360 <span class="comment"></span>
<a name="l00361"></a>00361 <span class="comment">** Revision Register *</span>
<a name="l00362"></a>00362 <span class="comment">* \{ *</span>
<a name="l00363"></a>00363 <span class="comment">#define EMAC_REV_OFF                0x000000FC  ///&lt; Revision register offset.</span>
<a name="l00364"></a>00364 <span class="comment">#define EMAC_REV    (*((reg32_t *)(EMAC_BASE +  EMAC_REV_OFF)  ///&lt; Revision register address.</span>
<a name="l00365"></a>00365 <span class="comment">#define EMAC_REVREF                 0x0000FFFF  ///&lt; Revision.</span>
<a name="l00366"></a>00366 <span class="comment">#define EMAC_PARTREF                0xFFFF0000  ///&lt; Part.</span>
<a name="l00367"></a>00367 <span class="comment">* \} *</span>
<a name="l00368"></a>00368 <span class="comment">*/</span>
<a name="l00369"></a>00369 
<a name="l00370"></a>00370 <span class="preprocessor">#endif </span><span class="comment">/* CPU_CM3_SAM3X */</span>
<a name="l00371"></a>00371 
<a name="l00372"></a>00372 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_EMAC_H */</span>
</pre></div></div>
</div>


