Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue May  7 14:00:53 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab10monocycle_timing_summary_routed.rpt -pb lab10monocycle_timing_summary_routed.pb -rpx lab10monocycle_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10monocycle
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          80          
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.723     -208.524                     80                  234        0.212        0.000                      0                  234        4.500        0.000                       0                   100  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -3.723     -208.524                     80                  234        0.212        0.000                      0                  234        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           80  Failing Endpoints,  Worst Slack       -3.723ns,  Total Violation     -208.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.723ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.583ns  (logic 11.217ns (82.580%)  route 2.366ns (17.420%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    17.526 r  leftFilter/acc__2/P[28]
                         net (fo=4, routed)           0.861    18.387    codecInterface/outSampleShifter.sample_reg[23]_1[1]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.511 r  codecInterface/outSampleShifter.sample[23]_i_4/O
                         net (fo=1, routed)           0.295    18.806    codecInterface/outSampleShifter.sample[23]_i_4_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.124    18.930 r  codecInterface/outSampleShifter.sample[23]_i_2/O
                         net (fo=1, routed)           0.000    18.930    codecInterface/p_2_in[23]
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.603    14.944    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
                         clock pessimism              0.267    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y121         FDRE (Setup_fdre_C_D)        0.031    15.207    codecInterface/outSampleShifter.sample_reg[23]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -18.930    
  -------------------------------------------------------------------
                         slack                                 -3.723    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 11.217ns (82.951%)  route 2.306ns (17.049%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    17.526 r  leftFilter/acc__2/P[26]
                         net (fo=4, routed)           0.521    18.047    filterOnSynchronizer/outSampleShifter.sample_reg[22][11]
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    18.171 r  filterOnSynchronizer/outSampleShifter.sample[21]_i_2/O
                         net (fo=1, routed)           0.574    18.745    codecInterface/outSample[12]
    SLICE_X13Y110        LUT6 (Prop_lut6_I3_O)        0.124    18.869 r  codecInterface/outSampleShifter.sample[20]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.869    codecInterface/p_2_in[20]
    SLICE_X13Y110        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.613    14.954    codecInterface/clk_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[20]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)        0.032    15.218    codecInterface/outSampleShifter.sample_reg[20]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -18.869    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.644ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 11.217ns (83.006%)  route 2.296ns (16.994%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    17.526 r  leftFilter/acc__2/P[25]
                         net (fo=4, routed)           0.524    18.050    filterOnSynchronizer/outSampleShifter.sample_reg[22][10]
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    18.174 r  filterOnSynchronizer/outSampleShifter.sample[20]_i_2/O
                         net (fo=1, routed)           0.562    18.736    codecInterface/outSample[11]
    SLICE_X15Y111        LUT6 (Prop_lut6_I3_O)        0.124    18.860 r  codecInterface/outSampleShifter.sample[19]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.860    codecInterface/p_2_in[19]
    SLICE_X15Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.612    14.953    codecInterface/clk_IBUF_BUFG
    SLICE_X15Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[19]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)        0.031    15.216    codecInterface/outSampleShifter.sample_reg[19]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -18.860    
  -------------------------------------------------------------------
                         slack                                 -3.644    

Slack (VIOLATED) :        -3.629ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.544ns  (logic 11.217ns (82.820%)  route 2.327ns (17.180%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    17.526 r  leftFilter/acc__2/P[16]
                         net (fo=3, routed)           0.524    18.050    filterOnSynchronizer/outSampleShifter.sample_reg[22][1]
    SLICE_X13Y114        LUT4 (Prop_lut4_I3_O)        0.124    18.174 r  filterOnSynchronizer/outSampleShifter.sample[11]_i_2/O
                         net (fo=2, routed)           0.593    18.767    codecInterface/outSample[2]
    SLICE_X14Y114        LUT5 (Prop_lut5_I0_O)        0.124    18.891 r  codecInterface/outSampleShifter.sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.891    codecInterface/p_2_in[11]
    SLICE_X14Y114        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.610    14.951    codecInterface/clk_IBUF_BUFG
    SLICE_X14Y114        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[11]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.079    15.262    codecInterface/outSampleShifter.sample_reg[11]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 -3.629    

Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.531ns  (logic 11.217ns (82.900%)  route 2.314ns (17.100%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.526 r  leftFilter/acc__2/P[19]
                         net (fo=4, routed)           0.671    18.197    filterOnSynchronizer/outSampleShifter.sample_reg[22][4]
    SLICE_X15Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.321 r  filterOnSynchronizer/outSampleShifter.sample[15]_i_2_comp/O
                         net (fo=1, routed)           0.433    18.754    codecInterface/outSample[5]_repN_alias
    SLICE_X12Y112        LUT6 (Prop_lut6_I5_O)        0.124    18.878 r  codecInterface/outSampleShifter.sample[14]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.878    codecInterface/p_2_in[14]
    SLICE_X12Y112        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.611    14.952    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[14]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)        0.081    15.265    codecInterface/outSampleShifter.sample_reg[14]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -18.878    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.494ns  (logic 11.217ns (83.124%)  route 2.277ns (16.876%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    17.526 r  leftFilter/acc__2/P[27]
                         net (fo=3, routed)           0.529    18.055    filterOnSynchronizer/outSampleShifter.sample_reg[22][12]
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    18.179 r  filterOnSynchronizer/outSampleShifter.sample[22]_i_2/O
                         net (fo=2, routed)           0.538    18.717    codecInterface/outSample[13]
    SLICE_X12Y111        LUT5 (Prop_lut5_I0_O)        0.124    18.841 r  codecInterface/outSampleShifter.sample[22]_i_1/O
                         net (fo=1, routed)           0.000    18.841    codecInterface/p_2_in[22]
    SLICE_X12Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.612    14.953    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)        0.079    15.264    codecInterface/outSampleShifter.sample_reg[22]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.405ns  (logic 11.217ns (83.677%)  route 2.188ns (16.323%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    17.526 r  leftFilter/acc__2/P[24]
                         net (fo=4, routed)           0.534    18.060    filterOnSynchronizer/outSampleShifter.sample_reg[22][9]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.124    18.184 r  filterOnSynchronizer/outSampleShifter.sample[19]_i_2/O
                         net (fo=1, routed)           0.444    18.628    codecInterface/outSample[10]
    SLICE_X15Y111        LUT6 (Prop_lut6_I3_O)        0.124    18.752 r  codecInterface/outSampleShifter.sample[18]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.752    codecInterface/p_2_in[18]
    SLICE_X15Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.612    14.953    codecInterface/clk_IBUF_BUFG
    SLICE_X15Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[18]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)        0.029    15.214    codecInterface/outSampleShifter.sample_reg[18]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -18.752    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.405ns  (logic 11.217ns (83.679%)  route 2.188ns (16.321%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.526 r  leftFilter/acc__2/P[19]
                         net (fo=4, routed)           0.547    18.073    filterOnSynchronizer/outSampleShifter.sample_reg[22][4]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.124    18.197 r  filterOnSynchronizer/outSampleShifter.sample[14]_i_2/O
                         net (fo=1, routed)           0.430    18.628    codecInterface/outSample[5]
    SLICE_X13Y113        LUT6 (Prop_lut6_I3_O)        0.124    18.752 r  codecInterface/outSampleShifter.sample[13]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.752    codecInterface/p_2_in[13]
    SLICE_X13Y113        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.610    14.951    codecInterface/clk_IBUF_BUFG
    SLICE_X13Y113        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[13]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y113        FDRE (Setup_fdre_C_D)        0.031    15.214    codecInterface/outSampleShifter.sample_reg[13]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -18.752    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.398ns  (logic 11.217ns (83.720%)  route 2.181ns (16.280%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    17.526 r  leftFilter/acc__2/P[23]
                         net (fo=4, routed)           0.535    18.061    filterOnSynchronizer/outSampleShifter.sample_reg[22][8]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.185 r  filterOnSynchronizer/outSampleShifter.sample[18]_i_2/O
                         net (fo=1, routed)           0.436    18.621    codecInterface/outSample[9]
    SLICE_X13Y109        LUT6 (Prop_lut6_I3_O)        0.124    18.745 r  codecInterface/outSampleShifter.sample[17]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.745    codecInterface/p_2_in[17]
    SLICE_X13Y109        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.613    14.954    codecInterface/clk_IBUF_BUFG
    SLICE_X13Y109        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[17]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X13Y109        FDRE (Setup_fdre_C_D)        0.032    15.218    codecInterface/outSampleShifter.sample_reg[17]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -18.745    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.515ns  (required time - arrival time)
  Source:                 leftFilter/acc3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 11.217ns (83.803%)  route 2.168ns (16.197%))
  Logic Levels:           6  (DSP48E1=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.826     5.347    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.356 r  leftFilter/acc3/P[29]
                         net (fo=19, routed)          1.204    10.560    leftFilter/acc3_n_76
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_C[42]_PCOUT[47])
                                                      2.016    12.576 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.578    leftFilter/acc_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.291 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.293    leftFilter/acc__0_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.006 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.008    leftFilter/acc__1_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    17.526 r  leftFilter/acc__2/P[22]
                         net (fo=4, routed)           0.553    18.079    filterOnSynchronizer/outSampleShifter.sample_reg[22][7]
    SLICE_X14Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.203 r  filterOnSynchronizer/outSampleShifter.sample[17]_i_2/O
                         net (fo=1, routed)           0.404    18.608    codecInterface/outSample[8]
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.732 r  codecInterface/outSampleShifter.sample[16]_i_1/O
                         net (fo=1, routed)           0.000    18.732    codecInterface/p_2_in[16]
    SLICE_X15Y110        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.613    14.954    codecInterface/clk_IBUF_BUFG
    SLICE_X15Y110        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[16]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X15Y110        FDRE (Setup_fdre_C_D)        0.031    15.217    codecInterface/outSampleShifter.sample_reg[16]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -18.732    
  -------------------------------------------------------------------
                         slack                                 -3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  codecInterface/clkGen_reg[4]/Q
                         net (fo=6, routed)           0.087     1.751    codecInterface/bitNum[1]
    SLICE_X8Y124         LUT6 (Prop_lut6_I4_O)        0.098     1.849 r  codecInterface/clkGen[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    codecInterface/plusOp[5]
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.905     2.033    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[5]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X8Y124         FDRE (Hold_fdre_C_D)         0.121     1.638    codecInterface/clkGen_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 codecInterface/acc_i_1_psdsp_16/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.609%)  route 0.266ns (65.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  codecInterface/acc_i_1_psdsp_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/acc_i_1_psdsp_16/Q
                         net (fo=3, routed)           0.266     1.927    rightFilter/acc_i_1_psdsp_n_1_alias
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.004     2.131    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/CLK
                         clock pessimism             -0.503     1.628    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.082     1.710    rightFilter/acc
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 codecInterface/acc_i_1_psdsp_16/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.609%)  route 0.266ns (65.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  codecInterface/acc_i_1_psdsp_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/acc_i_1_psdsp_16/Q
                         net (fo=3, routed)           0.266     1.927    rightFilter/acc_i_1_psdsp_n_1_alias
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.004     2.131    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/CLK
                         clock pessimism             -0.503     1.628    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_B[17])
                                                      0.082     1.710    rightFilter/acc
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.934%)  route 0.194ns (51.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.644     1.528    codecInterface/clk_IBUF_BUFG
    SLICE_X13Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  codecInterface/outSampleShifter.sample_reg[21]/Q
                         net (fo=1, routed)           0.194     1.863    codecInterface/outSampleShifter.sample_reg_n_0_[21]
    SLICE_X12Y111        LUT5 (Prop_lut5_I2_O)        0.045     1.908 r  codecInterface/outSampleShifter.sample[22]_i_1/O
                         net (fo=1, routed)           0.000     1.908    codecInterface/p_2_in[22]
    SLICE_X12Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.918     2.046    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/C
                         clock pessimism             -0.505     1.541    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.121     1.662    codecInterface/outSampleShifter.sample_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 codecInterface/acc_i_1_psdsp_25/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.706%)  route 0.304ns (68.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.638     1.522    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y119        FDRE                                         r  codecInterface/acc_i_1_psdsp_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  codecInterface/acc_i_1_psdsp_25/Q
                         net (fo=1, routed)           0.304     1.966    rightFilter/acc_i_1_psdsp_16_psdsp_n_8_alias
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.004     2.131    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/CLK
                         clock pessimism             -0.503     1.628    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082     1.710    rightFilter/acc
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 codecInterface/acc_i_1_psdsp_19/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.446%)  route 0.307ns (68.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  codecInterface/acc_i_1_psdsp_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/acc_i_1_psdsp_19/Q
                         net (fo=1, routed)           0.307     1.968    rightFilter/acc_i_1_psdsp_16_psdsp_n_2_alias
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.004     2.131    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/CLK
                         clock pessimism             -0.503     1.628    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.082     1.710    rightFilter/acc
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 codecInterface/acc_i_1_psdsp_27/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.141%)  route 0.312ns (68.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  codecInterface/acc_i_1_psdsp_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/acc_i_1_psdsp_27/Q
                         net (fo=1, routed)           0.312     1.972    rightFilter/acc_i_1_psdsp_16_psdsp_n_10_alias
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.004     2.131    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/CLK
                         clock pessimism             -0.503     1.628    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.082     1.710    rightFilter/acc
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 codecInterface/acc_i_1_psdsp_17/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.061%)  route 0.313ns (68.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  codecInterface/acc_i_1_psdsp_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/acc_i_1_psdsp_17/Q
                         net (fo=1, routed)           0.313     1.974    rightFilter/acc_i_1_psdsp_16_psdsp_n_alias
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.004     2.131    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/CLK
                         clock pessimism             -0.503     1.628    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082     1.710    rightFilter/acc
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.641     1.525    clk_IBUF_BUFG
    SLICE_X10Y116        FDRE                                         r  sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_fdre_C_Q)         0.164     1.689 r  sample_reg[0]/Q
                         net (fo=3, routed)           0.175     1.864    codecInterface/outSampleShifter.sample_reg[8]_1
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  codecInterface/sample[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    codecInterface_n_7
    SLICE_X10Y116        FDRE                                         r  sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.914     2.042    clk_IBUF_BUFG
    SLICE_X10Y116        FDRE                                         r  sample_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.120     1.645    sample_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 codecInterface/acc_i_1_psdsp_20/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.948%)  route 0.319ns (66.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.521    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  codecInterface/acc_i_1_psdsp_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  codecInterface/acc_i_1_psdsp_20/Q
                         net (fo=1, routed)           0.319     2.004    rightFilter/acc_i_1_psdsp_16_psdsp_n_3_alias
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.004     2.131    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc/CLK
                         clock pessimism             -0.482     1.649    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     1.731    rightFilter/acc
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y43    leftFilter/acc__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y44    leftFilter/acc__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y48    rightFilter/acc__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y49    rightFilter/acc__2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y116  sample_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y112  codecInterface/acc_i_1__0_psdsp/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y112  codecInterface/acc_i_1__0_psdsp_1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_10/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_11/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y116  sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y116  sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y112  codecInterface/acc_i_1__0_psdsp/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y112  codecInterface/acc_i_1__0_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y112  codecInterface/acc_i_1__0_psdsp_1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y112  codecInterface/acc_i_1__0_psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_10/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_10/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_11/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_11/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y116  sample_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y116  sample_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y112  codecInterface/acc_i_1__0_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y112  codecInterface/acc_i_1__0_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y112  codecInterface/acc_i_1__0_psdsp_1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y112  codecInterface/acc_i_1__0_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_10/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_10/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_11/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y114  codecInterface/acc_i_1__0_psdsp_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 4.038ns (60.985%)  route 2.583ns (39.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.722     5.243    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          2.583     8.345    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.864 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.864    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.520ns  (logic 4.163ns (63.851%)  route 2.357ns (36.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.722     5.243    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=40, routed)          2.357     8.078    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.685    11.763 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.763    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 4.021ns (62.318%)  route 2.431ns (37.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.722     5.243    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          2.431     8.193    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.696 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.696    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.424ns  (logic 4.180ns (65.063%)  route 2.244ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.720     5.241    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          2.244     7.964    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.702    11.665 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.665    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 4.167ns (65.256%)  route 2.218ns (34.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.722     5.243    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=40, routed)          2.218     7.940    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.689    11.628 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.628    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 4.160ns (66.479%)  route 2.098ns (33.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.720     5.241    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          2.098     7.817    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.682    11.499 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.499    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.023ns  (logic 3.959ns (65.732%)  route 2.064ns (34.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.726     5.247    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           2.064     7.767    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.270 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.270    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.345ns (71.472%)  route 0.537ns (28.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.537     2.198    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.402 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.402    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.408ns (69.068%)  route 0.631ns (30.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          0.631     2.295    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.260     3.555 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.555    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.415ns (67.880%)  route 0.669ns (32.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=40, routed)          0.669     2.335    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.602 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.602    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.428ns (67.788%)  route 0.678ns (32.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          0.678     2.343    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.280     3.623 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.623    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.368ns (64.398%)  route 0.756ns (35.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          0.756     2.438    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.642 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.642    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.411ns (66.281%)  route 0.718ns (33.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=40, routed)          0.718     2.384    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.647 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.647    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.385ns (63.263%)  route 0.804ns (36.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          0.804     2.486    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.707 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.707    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filterOn
                            (input port)
  Destination:            filterOnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 1.453ns (27.146%)  route 3.899ns (72.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  filterOn (IN)
                         net (fo=0)                   0.000     0.000    filterOn
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  filterOn_IBUF_inst/O
                         net (fo=1, routed)           3.899     5.352    filterOnSynchronizer/D[0]
    SLICE_X10Y109        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.613     4.954    filterOnSynchronizer/clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            leftFilter/acc3/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.561ns (31.942%)  route 3.327ns (68.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           1.604     3.042    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           1.723     4.888    leftFilter/B[0]
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.700     5.041    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            leftFilter/acc__2/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.561ns (31.942%)  route 3.327ns (68.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           1.604     3.042    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           1.723     4.888    leftFilter/B[0]
    DSP48_X0Y44          DSP48E1                                      r  leftFilter/acc__2/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.702     5.043    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  leftFilter/acc__2/CLK

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            codecInterface/inSample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 1.561ns (34.782%)  route 2.928ns (65.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           1.604     3.042    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           1.323     4.489    codecInterface/B[0]
    SLICE_X10Y111        FDRE                                         r  codecInterface/inSample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.612     4.953    codecInterface/clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  codecInterface/inSample_reg[0]/C

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            rightFilter/acc__2/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 1.561ns (40.577%)  route 2.287ns (59.423%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           1.604     3.042    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           0.682     3.848    rightFilter/B[0]
    DSP48_X0Y49          DSP48E1                                      r  rightFilter/acc__2/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.690     5.031    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  rightFilter/acc__2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            rightFilter/acc__2/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.251ns (20.358%)  route 0.981ns (79.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           0.646     0.852    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.045     0.897 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           0.334     1.231    rightFilter/B[0]
    DSP48_X0Y49          DSP48E1                                      r  rightFilter/acc__2/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.996     2.123    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  rightFilter/acc__2/CLK

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            codecInterface/inSample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.251ns (17.512%)  route 1.181ns (82.488%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           0.646     0.852    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.045     0.897 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           0.534     1.431    codecInterface/B[0]
    SLICE_X10Y111        FDRE                                         r  codecInterface/inSample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.919     2.047    codecInterface/clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  codecInterface/inSample_reg[0]/C

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            leftFilter/acc3/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.251ns (15.373%)  route 1.380ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           0.646     0.852    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.045     0.897 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           0.734     1.631    leftFilter/B[0]
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.006     2.133    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y45          DSP48E1                                      r  leftFilter/acc3/CLK

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            leftFilter/acc__2/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.251ns (15.373%)  route 1.380ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           0.646     0.852    codecInterface/sdto_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.045     0.897 r  codecInterface/acc3_i_1/O
                         net (fo=4, routed)           0.734     1.631    leftFilter/B[0]
    DSP48_X0Y44          DSP48E1                                      r  leftFilter/acc__2/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.009     2.136    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  leftFilter/acc__2/CLK

Slack:                    inf
  Source:                 filterOn
                            (input port)
  Destination:            filterOnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.221ns (11.892%)  route 1.637ns (88.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  filterOn (IN)
                         net (fo=0)                   0.000     0.000    filterOn
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  filterOn_IBUF_inst/O
                         net (fo=1, routed)           1.637     1.858    filterOnSynchronizer/D[0]
    SLICE_X10Y109        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.920     2.048    filterOnSynchronizer/clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/C





