Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Environment/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_store_behav xil_defaultlib.test_store xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clk_div
Compiling module xil_defaultlib.PC_reg
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.MUX_3
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_store
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_store_behav
