Classic Timing Analyzer report for Projeto2SD
Sat Dec 15 17:11:56 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 12.090 ns                        ; Controller:controller|tY[2] ; tY[2]                       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 79.11 MHz ( period = 12.640 ns ) ; Controller:controller|tY[0] ; RegisterY:regY|out[2]       ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Memory:comb_4|out[2]        ; Controller:controller|tX[0] ; clk        ; clk      ; 20           ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                             ;            ;          ; 20           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 79.11 MHz ( period = 12.640 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; 79.11 MHz ( period = 12.640 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; 79.11 MHz ( period = 12.640 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; 81.45 MHz ( period = 12.278 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 81.45 MHz ( period = 12.278 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 81.45 MHz ( period = 12.278 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 85.34 MHz ( period = 11.718 ns )               ; Controller:controller|tX[1] ; RegisterX:regX|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.983 ns                ;
; N/A   ; 85.34 MHz ( period = 11.718 ns )               ; Controller:controller|tX[1] ; RegisterX:regX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.983 ns                ;
; N/A   ; 85.34 MHz ( period = 11.718 ns )               ; Controller:controller|tX[1] ; RegisterX:regX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.983 ns                ;
; N/A   ; 85.66 MHz ( period = 11.674 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.975 ns                ;
; N/A   ; 85.66 MHz ( period = 11.674 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.975 ns                ;
; N/A   ; 88.18 MHz ( period = 11.340 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; 88.57 MHz ( period = 11.290 ns )               ; Controller:controller|tX[0] ; RegisterX:regX|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; 89.08 MHz ( period = 11.226 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; 89.09 MHz ( period = 11.224 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 90.61 MHz ( period = 11.036 ns )               ; Controller:controller|tX[0] ; RegisterX:regX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; 93.72 MHz ( period = 10.670 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.465 ns                ;
; N/A   ; 93.83 MHz ( period = 10.658 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.460 ns                ;
; N/A   ; 93.90 MHz ( period = 10.650 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.456 ns                ;
; N/A   ; 94.07 MHz ( period = 10.630 ns )               ; Controller:controller|tX[0] ; RegisterX:regX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; 202.43 MHz ( period = 4.940 ns )               ; Memory:comb_4|val[2]        ; RegisterX:regX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.603 ns                ;
; N/A   ; 205.68 MHz ( period = 4.862 ns )               ; Memory:comb_4|val[0]        ; RegisterX:regX|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.523 ns                ;
; N/A   ; 210.00 MHz ( period = 4.762 ns )               ; Memory:comb_4|val[1]        ; RegisterX:regX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; 480.77 MHz ( period = 2.080 ns )               ; RegisterX:regX|out[1]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.870 ns                ;
; N/A   ; 487.57 MHz ( period = 2.051 ns )               ; RegisterX:regX|out[1]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; 494.07 MHz ( period = 2.024 ns )               ; RegisterX:regX|out[1]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[0]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[0]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[0]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[0]       ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[2]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[2]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[3]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Memory:comb_4|out[2]  ; clk        ; clk      ; None                        ; None                      ; 0.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Memory:comb_4|out[0]  ; clk        ; clk      ; None                        ; None                      ; 0.495 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Memory:comb_4|out[1]  ; clk        ; clk      ; None                        ; None                      ; 0.367 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                           ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[2]  ; Controller:controller|tX[0] ; clk        ; clk      ; None                       ; None                       ; 0.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[2]  ; Controller:controller|tZ[0] ; clk        ; clk      ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[1] ; Memory:comb_4|val[0]        ; clk        ; clk      ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[0] ; Memory:comb_4|val[2]        ; clk        ; clk      ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tX[1] ; clk        ; clk      ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[2] ; Memory:comb_4|val[1]        ; clk        ; clk      ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[0] ; Memory:comb_4|val[1]        ; clk        ; clk      ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[2] ; Memory:comb_4|val[0]        ; clk        ; clk      ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[1] ; Memory:comb_4|val[2]        ; clk        ; clk      ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tX[0] ; clk        ; clk      ; None                       ; None                       ; 1.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tY[0] ; clk        ; clk      ; None                       ; None                       ; 1.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tY[2] ; clk        ; clk      ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tZ[1] ; clk        ; clk      ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[1] ; Memory:comb_4|val[1]        ; clk        ; clk      ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tY[2] ; clk        ; clk      ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tZ[1] ; clk        ; clk      ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tY[0] ; clk        ; clk      ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[1] ; Memory:comb_4|out[1]        ; clk        ; clk      ; None                       ; None                       ; 0.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[0] ; Memory:comb_4|out[0]        ; clk        ; clk      ; None                       ; None                       ; 0.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[2] ; Memory:comb_4|out[2]        ; clk        ; clk      ; None                       ; None                       ; 0.617 ns                 ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+-----------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To               ; From Clock ;
+-------+--------------+------------+-----------------------------+------------------+------------+
; N/A   ; None         ; 12.090 ns  ; Controller:controller|tY[2] ; tY[2]            ; clk        ;
; N/A   ; None         ; 11.755 ns  ; Controller:controller|tZ[1] ; tZ[1]            ; clk        ;
; N/A   ; None         ; 11.278 ns  ; Controller:controller|tZ[0] ; tZ[0]            ; clk        ;
; N/A   ; None         ; 10.805 ns  ; Controller:controller|tY[0] ; tY[0]            ; clk        ;
; N/A   ; None         ; 10.577 ns  ; Controller:controller|tX[1] ; tX[1]            ; clk        ;
; N/A   ; None         ; 10.269 ns  ; Controller:controller|tX[0] ; tX[0]            ; clk        ;
; N/A   ; None         ; 9.980 ns   ; Memory:comb_4|val[2]        ; valMemory[2]     ; clk        ;
; N/A   ; None         ; 9.803 ns   ; Memory:comb_4|val[0]        ; valMemory[0]     ; clk        ;
; N/A   ; None         ; 9.727 ns   ; Memory:comb_4|val[1]        ; valMemory[1]     ; clk        ;
; N/A   ; None         ; 7.758 ns   ; Memory:comb_4|out[1]        ; funcOutMemory[1] ; clk        ;
; N/A   ; None         ; 7.289 ns   ; Memory:comb_4|out[0]        ; funcOutMemory[0] ; clk        ;
; N/A   ; None         ; 7.252 ns   ; RegisterX:regX|out[1]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 7.199 ns   ; RegisterX:regX|out[1]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 7.131 ns   ; RegisterY:regY|out[2]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 7.121 ns   ; RegisterX:regX|out[0]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 7.113 ns   ; RegisterY:regY|out[2]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 7.068 ns   ; RegisterX:regX|out[0]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 7.052 ns   ; RegisterX:regX|out[2]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 7.027 ns   ; RegisterX:regX|out[2]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 7.015 ns   ; RegisterY:regY|out[1]       ; outY[1]          ; clk        ;
; N/A   ; None         ; 6.994 ns   ; RegisterX:regX|out[1]       ; outULA[1]        ; clk        ;
; N/A   ; None         ; 6.973 ns   ; Memory:comb_4|out[2]        ; funcOutMemory[2] ; clk        ;
; N/A   ; None         ; 6.898 ns   ; RegisterX:regX|out[0]       ; outULA[1]        ; clk        ;
; N/A   ; None         ; 6.894 ns   ; RegisterX:regZ|out[1]       ; outZ[1]          ; clk        ;
; N/A   ; None         ; 6.869 ns   ; RegisterY:regY|out[0]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 6.853 ns   ; RegisterX:regZ|out[0]       ; outZ[0]          ; clk        ;
; N/A   ; None         ; 6.822 ns   ; RegisterY:regY|out[1]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 6.816 ns   ; RegisterY:regY|out[0]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.769 ns   ; RegisterY:regY|out[1]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.766 ns   ; Counter:comb_3|out[0]       ; outCounter[0]    ; clk        ;
; N/A   ; None         ; 6.676 ns   ; RegisterY:regY|out[3]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.646 ns   ; RegisterY:regY|out[0]       ; outULA[1]        ; clk        ;
; N/A   ; None         ; 6.571 ns   ; RegisterY:regY|out[1]       ; outULA[1]        ; clk        ;
; N/A   ; None         ; 6.559 ns   ; RegisterX:regX|out[0]       ; outX[0]          ; clk        ;
; N/A   ; None         ; 6.550 ns   ; RegisterX:regZ|out[2]       ; outZ[2]          ; clk        ;
; N/A   ; None         ; 6.509 ns   ; RegisterY:regY|out[0]       ; outY[0]          ; clk        ;
; N/A   ; None         ; 6.297 ns   ; RegisterX:regX|out[0]       ; outULA[0]        ; clk        ;
; N/A   ; None         ; 6.141 ns   ; RegisterY:regY|out[3]       ; outY[3]          ; clk        ;
; N/A   ; None         ; 6.130 ns   ; Counter:comb_3|out[2]       ; outCounter[2]    ; clk        ;
; N/A   ; None         ; 6.123 ns   ; RegisterY:regY|out[2]       ; outY[2]          ; clk        ;
; N/A   ; None         ; 6.051 ns   ; RegisterY:regY|out[0]       ; outULA[0]        ; clk        ;
; N/A   ; None         ; 6.038 ns   ; Counter:comb_3|out[3]       ; outCounter[3]    ; clk        ;
; N/A   ; None         ; 5.951 ns   ; Counter:comb_3|out[1]       ; outCounter[1]    ; clk        ;
; N/A   ; None         ; 5.787 ns   ; RegisterX:regZ|out[3]       ; outZ[3]          ; clk        ;
; N/A   ; None         ; 5.737 ns   ; RegisterX:regX|out[2]       ; outX[2]          ; clk        ;
; N/A   ; None         ; 5.625 ns   ; RegisterX:regX|out[1]       ; outX[1]          ; clk        ;
+-------+--------------+------------+-----------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 15 17:11:56 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto2SD -c Projeto2SD --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Controller:controller|tX[1]" is a latch
    Warning: Node "Controller:controller|tY[0]" is a latch
    Warning: Node "Controller:controller|tY[2]" is a latch
    Warning: Node "Controller:controller|tX[0]" is a latch
    Warning: Node "Memory:comb_4|val[0]" is a latch
    Warning: Node "Memory:comb_4|out[1]" is a latch
    Warning: Node "Memory:comb_4|out[0]" is a latch
    Warning: Node "Memory:comb_4|out[2]" is a latch
    Warning: Node "Memory:comb_4|val[1]" is a latch
    Warning: Node "Memory:comb_4|val[2]" is a latch
    Warning: Node "Controller:controller|tZ[1]" is a latch
    Warning: Node "Controller:controller|tZ[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Memory:comb_4|out[2]" as buffer
    Info: Detected ripple clock "Memory:comb_4|out[0]" as buffer
    Info: Detected ripple clock "Memory:comb_4|out[1]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[3]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[0]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[2]" as buffer
    Info: Detected gated clock "Controller:controller|Mux6~0" as buffer
    Info: Detected gated clock "Memory:comb_4|Mux3~0" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[1]" as buffer
Info: Clock "clk" has Internal fmax of 79.11 MHz between source register "Controller:controller|tY[0]" and destination register "RegisterY:regY|out[0]" (period= 12.64 ns)
    Info: + Longest register to register delay is 1.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y6_N18; Fanout = 6; REG Node = 'Controller:controller|tY[0]'
        Info: 2: + IC(0.264 ns) + CELL(0.225 ns) = 0.489 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 3; COMB Node = 'RegisterY:regY|out[0]~0'
        Info: 3: + IC(0.215 ns) + CELL(0.746 ns) = 1.450 ns; Loc. = LCFF_X15_Y6_N9; Fanout = 4; REG Node = 'RegisterY:regY|out[0]'
        Info: Total cell delay = 0.971 ns ( 66.97 % )
        Info: Total interconnect delay = 0.479 ns ( 33.03 % )
    Info: - Smallest clock skew is -4.780 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X15_Y6_N9; Fanout = 4; REG Node = 'RegisterY:regY|out[0]'
            Info: Total cell delay = 1.472 ns ( 59.93 % )
            Info: Total interconnect delay = 0.984 ns ( 40.07 % )
        Info: - Longest clock path from clock "clk" to source register is 7.236 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.096 ns) + CELL(0.712 ns) = 2.662 ns; Loc. = LCFF_X10_Y6_N19; Fanout = 9; REG Node = 'Counter:comb_3|out[1]'
            Info: 3: + IC(0.558 ns) + CELL(0.366 ns) = 3.586 ns; Loc. = LCCOMB_X11_Y6_N16; Fanout = 4; COMB Node = 'Memory:comb_4|Mux3~0'
            Info: 4: + IC(0.324 ns) + CELL(0.053 ns) = 3.963 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 7; REG Node = 'Memory:comb_4|out[1]'
            Info: 5: + IC(0.256 ns) + CELL(0.228 ns) = 4.447 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
            Info: 6: + IC(1.867 ns) + CELL(0.000 ns) = 6.314 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
            Info: 7: + IC(0.869 ns) + CELL(0.053 ns) = 7.236 ns; Loc. = LCCOMB_X15_Y6_N18; Fanout = 6; REG Node = 'Controller:controller|tY[0]'
            Info: Total cell delay = 2.266 ns ( 31.32 % )
            Info: Total interconnect delay = 4.970 ns ( 68.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Memory:comb_4|out[2]" and destination pin or register "Controller:controller|tX[0]" for clock "clk" (Hold time is 3.257 ns)
    Info: + Largest clock skew is 3.980 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.270 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.096 ns) + CELL(0.712 ns) = 2.662 ns; Loc. = LCFF_X10_Y6_N19; Fanout = 9; REG Node = 'Counter:comb_3|out[1]'
            Info: 3: + IC(0.558 ns) + CELL(0.366 ns) = 3.586 ns; Loc. = LCCOMB_X11_Y6_N16; Fanout = 4; COMB Node = 'Memory:comb_4|Mux3~0'
            Info: 4: + IC(0.324 ns) + CELL(0.053 ns) = 3.963 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 7; REG Node = 'Memory:comb_4|out[1]'
            Info: 5: + IC(0.256 ns) + CELL(0.228 ns) = 4.447 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
            Info: 6: + IC(1.867 ns) + CELL(0.000 ns) = 6.314 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
            Info: 7: + IC(0.903 ns) + CELL(0.053 ns) = 7.270 ns; Loc. = LCCOMB_X11_Y6_N0; Fanout = 4; REG Node = 'Controller:controller|tX[0]'
            Info: Total cell delay = 2.266 ns ( 31.17 % )
            Info: Total interconnect delay = 5.004 ns ( 68.83 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.290 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.188 ns) + CELL(0.712 ns) = 2.754 ns; Loc. = LCFF_X11_Y6_N31; Fanout = 3; REG Node = 'Counter:comb_3|out[3]'
            Info: 3: + IC(0.224 ns) + CELL(0.053 ns) = 3.031 ns; Loc. = LCCOMB_X11_Y6_N16; Fanout = 4; COMB Node = 'Memory:comb_4|Mux3~0'
            Info: 4: + IC(0.206 ns) + CELL(0.053 ns) = 3.290 ns; Loc. = LCCOMB_X11_Y6_N20; Fanout = 4; REG Node = 'Memory:comb_4|out[2]'
            Info: Total cell delay = 1.672 ns ( 50.82 % )
            Info: Total interconnect delay = 1.618 ns ( 49.18 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y6_N20; Fanout = 4; REG Node = 'Memory:comb_4|out[2]'
        Info: 2: + IC(0.235 ns) + CELL(0.053 ns) = 0.288 ns; Loc. = LCCOMB_X11_Y6_N28; Fanout = 1; COMB Node = 'Controller:controller|Mux4~0'
        Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 0.723 ns; Loc. = LCCOMB_X11_Y6_N0; Fanout = 4; REG Node = 'Controller:controller|tX[0]'
        Info: Total cell delay = 0.278 ns ( 38.45 % )
        Info: Total interconnect delay = 0.445 ns ( 61.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "tY[2]" through register "Controller:controller|tY[2]" is 12.090 ns
    Info: + Longest clock path from clock "clk" to source register is 7.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.096 ns) + CELL(0.712 ns) = 2.662 ns; Loc. = LCFF_X10_Y6_N19; Fanout = 9; REG Node = 'Counter:comb_3|out[1]'
        Info: 3: + IC(0.558 ns) + CELL(0.366 ns) = 3.586 ns; Loc. = LCCOMB_X11_Y6_N16; Fanout = 4; COMB Node = 'Memory:comb_4|Mux3~0'
        Info: 4: + IC(0.324 ns) + CELL(0.053 ns) = 3.963 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 7; REG Node = 'Memory:comb_4|out[1]'
        Info: 5: + IC(0.256 ns) + CELL(0.228 ns) = 4.447 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
        Info: 6: + IC(1.867 ns) + CELL(0.000 ns) = 6.314 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
        Info: 7: + IC(0.869 ns) + CELL(0.053 ns) = 7.236 ns; Loc. = LCCOMB_X15_Y6_N10; Fanout = 6; REG Node = 'Controller:controller|tY[2]'
        Info: Total cell delay = 2.266 ns ( 31.32 % )
        Info: Total interconnect delay = 4.970 ns ( 68.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y6_N10; Fanout = 6; REG Node = 'Controller:controller|tY[2]'
        Info: 2: + IC(2.862 ns) + CELL(1.992 ns) = 4.854 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'tY[2]'
        Info: Total cell delay = 1.992 ns ( 41.04 % )
        Info: Total interconnect delay = 2.862 ns ( 58.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Sat Dec 15 17:11:56 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


