#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 30 11:24:05 2020
# Process ID: 9848
# Current directory: E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1
# Command line: vivado.exe -log top_flyinglogo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_flyinglogo.tcl
# Log file: E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/top_flyinglogo.vds
# Journal file: E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_flyinglogo.tcl -notrace
Command: synth_design -top top_flyinglogo -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 398.418 ; gain = 104.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_flyinglogo' [E:/FPGA-Projects/lab6_vga/lab6/sources/top_flyinglogo.v:4]
	Parameter logo_length bound to: 10'b0010101001 
	Parameter logo_hight bound to: 10'b0001001110 
INFO: [Synth 8-6157] synthesizing module 'dcm_25m' [E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/.Xil/Vivado-9848-DESKTOP-TSK87CH/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dcm_25m' (1#1) [E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/.Xil/Vivado-9848-DESKTOP-TSK87CH/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'logo_rom' [E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/.Xil/Vivado-9848-DESKTOP-TSK87CH/realtime/logo_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'logo_rom' (2#1) [E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/.Xil/Vivado-9848-DESKTOP-TSK87CH/realtime/logo_rom_stub.v:6]
WARNING: [Synth 8-350] instance 'u1' of module 'logo_rom' requires 5 connections, but only 3 given [E:/FPGA-Projects/lab6_vga/lab6/sources/top_flyinglogo.v:44]
INFO: [Synth 8-6157] synthesizing module 'vga_640x480' [E:/FPGA-Projects/lab6_vga/lab6/sources/vga_timing.v:4]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_640x480' (3#1) [E:/FPGA-Projects/lab6_vga/lab6/sources/vga_timing.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce' [E:/FPGA-Projects/lab6_vga/lab6/sources/debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [E:/FPGA-Projects/lab6_vga/lab6/sources/debounce.v:3]
INFO: [Synth 8-226] default block is never used [E:/FPGA-Projects/lab6_vga/lab6/sources/top_flyinglogo.v:183]
WARNING: [Synth 8-6014] Unused sequential element flag_edge_reg was removed.  [E:/FPGA-Projects/lab6_vga/lab6/sources/top_flyinglogo.v:133]
INFO: [Synth 8-6155] done synthesizing module 'top_flyinglogo' (5#1) [E:/FPGA-Projects/lab6_vga/lab6/sources/top_flyinglogo.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.477 ; gain = 160.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 454.477 ; gain = 160.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 454.477 ; gain = 160.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA-Projects/lab6_vga/lab6_vga.srcs/sources_1/ip/logo_rom/logo_rom/logo_rom_in_context.xdc] for cell 'u1'
Finished Parsing XDC File [e:/FPGA-Projects/lab6_vga/lab6_vga.srcs/sources_1/ip/logo_rom/logo_rom/logo_rom_in_context.xdc] for cell 'u1'
Parsing XDC File [e:/FPGA-Projects/lab6_vga/lab6_vga.srcs/sources_1/ip/dcm_25m/dcm_25m/dcm_25m_in_context.xdc] for cell 'u0'
Finished Parsing XDC File [e:/FPGA-Projects/lab6_vga/lab6_vga.srcs/sources_1/ip/dcm_25m/dcm_25m/dcm_25m_in_context.xdc] for cell 'u0'
Parsing XDC File [E:/FPGA-Projects/lab6_vga/lab6/xdc/display_vga.xdc]
Finished Parsing XDC File [E:/FPGA-Projects/lab6_vga/lab6/xdc/display_vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA-Projects/lab6_vga/lab6/xdc/display_vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_flyinglogo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_flyinglogo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.617 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.617 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 785.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 785.617 ; gain = 491.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 785.617 ; gain = 491.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/FPGA-Projects/lab6_vga/lab6_vga.srcs/sources_1/ip/dcm_25m/dcm_25m/dcm_25m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/FPGA-Projects/lab6_vga/lab6_vga.srcs/sources_1/ip/dcm_25m/dcm_25m/dcm_25m_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 785.617 ; gain = 491.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/FPGA-Projects/lab6_vga/lab6/sources/top_flyinglogo.v:183]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/FPGA-Projects/lab6_vga/lab6/sources/top_flyinglogo.v:183]
INFO: [Synth 8-5546] ROM "rom_addr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 785.617 ; gain = 491.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_flyinglogo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u2/y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_addr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 785.617 ; gain = 491.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u0/clk_out1' to pin 'u0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.617 ; gain = 491.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 802.324 ; gain = 508.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u1 has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dcm_25m       |         1|
|2     |logo_rom      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |dcm_25m  |     1|
|2     |logo_rom |     1|
|3     |CARRY4   |    18|
|4     |LUT1     |    10|
|5     |LUT2     |    25|
|6     |LUT3     |    12|
|7     |LUT4     |    23|
|8     |LUT5     |    42|
|9     |LUT6     |    50|
|10    |FDCE     |     9|
|11    |FDPE     |     1|
|12    |FDRE     |    56|
|13    |FDSE     |    11|
|14    |IBUF     |     1|
|15    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   285|
|2     |  u2     |vga_640x480 |   138|
|3     |  u3     |debounce    |     4|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 812.141 ; gain = 187.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 812.141 ; gain = 518.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 812.141 ; gain = 529.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA-Projects/lab6_vga/lab6_vga.runs/synth_1/top_flyinglogo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_flyinglogo_utilization_synth.rpt -pb top_flyinglogo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 30 11:24:40 2020...
