$comment
	File created using the following command:
		vcd file aula5.msim.vcd -direction
$end
$date
	Fri Sep 22 01:17:50 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & Palavra_Controle [11] $end
$var wire 1 ' Palavra_Controle [10] $end
$var wire 1 ( Palavra_Controle [9] $end
$var wire 1 ) Palavra_Controle [8] $end
$var wire 1 * Palavra_Controle [7] $end
$var wire 1 + Palavra_Controle [6] $end
$var wire 1 , Palavra_Controle [5] $end
$var wire 1 - Palavra_Controle [4] $end
$var wire 1 . Palavra_Controle [3] $end
$var wire 1 / Palavra_Controle [2] $end
$var wire 1 0 Palavra_Controle [1] $end
$var wire 1 1 Palavra_Controle [0] $end
$var wire 1 2 PC_OUT [8] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [3] $end
$var wire 1 F ww_KEY [2] $end
$var wire 1 G ww_KEY [1] $end
$var wire 1 H ww_KEY [0] $end
$var wire 1 I ww_PC_OUT [8] $end
$var wire 1 J ww_PC_OUT [7] $end
$var wire 1 K ww_PC_OUT [6] $end
$var wire 1 L ww_PC_OUT [5] $end
$var wire 1 M ww_PC_OUT [4] $end
$var wire 1 N ww_PC_OUT [3] $end
$var wire 1 O ww_PC_OUT [2] $end
$var wire 1 P ww_PC_OUT [1] $end
$var wire 1 Q ww_PC_OUT [0] $end
$var wire 1 R ww_Palavra_Controle [11] $end
$var wire 1 S ww_Palavra_Controle [10] $end
$var wire 1 T ww_Palavra_Controle [9] $end
$var wire 1 U ww_Palavra_Controle [8] $end
$var wire 1 V ww_Palavra_Controle [7] $end
$var wire 1 W ww_Palavra_Controle [6] $end
$var wire 1 X ww_Palavra_Controle [5] $end
$var wire 1 Y ww_Palavra_Controle [4] $end
$var wire 1 Z ww_Palavra_Controle [3] $end
$var wire 1 [ ww_Palavra_Controle [2] $end
$var wire 1 \ ww_Palavra_Controle [1] $end
$var wire 1 ] ww_Palavra_Controle [0] $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \KEY[1]~input_o\ $end
$var wire 1 ` \KEY[2]~input_o\ $end
$var wire 1 a \KEY[3]~input_o\ $end
$var wire 1 b \PC_OUT[0]~output_o\ $end
$var wire 1 c \PC_OUT[1]~output_o\ $end
$var wire 1 d \PC_OUT[2]~output_o\ $end
$var wire 1 e \PC_OUT[3]~output_o\ $end
$var wire 1 f \PC_OUT[4]~output_o\ $end
$var wire 1 g \PC_OUT[5]~output_o\ $end
$var wire 1 h \PC_OUT[6]~output_o\ $end
$var wire 1 i \PC_OUT[7]~output_o\ $end
$var wire 1 j \PC_OUT[8]~output_o\ $end
$var wire 1 k \Palavra_Controle[0]~output_o\ $end
$var wire 1 l \Palavra_Controle[1]~output_o\ $end
$var wire 1 m \Palavra_Controle[2]~output_o\ $end
$var wire 1 n \Palavra_Controle[3]~output_o\ $end
$var wire 1 o \Palavra_Controle[4]~output_o\ $end
$var wire 1 p \Palavra_Controle[5]~output_o\ $end
$var wire 1 q \Palavra_Controle[6]~output_o\ $end
$var wire 1 r \Palavra_Controle[7]~output_o\ $end
$var wire 1 s \Palavra_Controle[8]~output_o\ $end
$var wire 1 t \Palavra_Controle[9]~output_o\ $end
$var wire 1 u \Palavra_Controle[10]~output_o\ $end
$var wire 1 v \Palavra_Controle[11]~output_o\ $end
$var wire 1 w \KEY[0]~input_o\ $end
$var wire 1 x \ROM1|memROM~7_combout\ $end
$var wire 1 y \incrementaPC|Add0~2\ $end
$var wire 1 z \incrementaPC|Add0~6\ $end
$var wire 1 { \incrementaPC|Add0~9_sumout\ $end
$var wire 1 | \MUXProxPC|saida_MUX[2]~2_combout\ $end
$var wire 1 } \ROM1|memROM~8_combout\ $end
$var wire 1 ~ \incrementaPC|Add0~10\ $end
$var wire 1 !! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 "! \MUXProxPC|saida_MUX[3]~3_combout\ $end
$var wire 1 #! \incrementaPC|Add0~14\ $end
$var wire 1 $! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 %! \ROM1|memROM~2_combout\ $end
$var wire 1 &! \ROM1|memROM~3_combout\ $end
$var wire 1 '! \ROM1|memROM~4_combout\ $end
$var wire 1 (! \DEC_Instrucao|sinais_controle~5_combout\ $end
$var wire 1 )! \DEC_Instrucao|Equal4~0_combout\ $end
$var wire 1 *! \MUXProxPC|saida_MUX[4]~4_combout\ $end
$var wire 1 +! \DEC_Instrucao|sinais_controle~1_combout\ $end
$var wire 1 ,! \FLAG_IGUAL|DOUT~0_combout\ $end
$var wire 1 -! \DEC_Instrucao|sinais_controle[4]~7_combout\ $end
$var wire 1 .! \DEC_Instrucao|sinais_controle[6]~4_combout\ $end
$var wire 1 /! \DEC_Instrucao|sinais_controle[5]~3_combout\ $end
$var wire 1 0! \DEC_Instrucao|Equal5~0_combout\ $end
$var wire 1 1! \incrementaPC|Add0~18\ $end
$var wire 1 2! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 3! \MUXProxPC|saida_MUX[5]~7_combout\ $end
$var wire 1 4! \incrementaPC|Add0~22\ $end
$var wire 1 5! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 6! \MUXProxPC|saida_MUX[6]~8_combout\ $end
$var wire 1 7! \incrementaPC|Add0~26\ $end
$var wire 1 8! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 9! \MUXProxPC|saida_MUX[7]~9_combout\ $end
$var wire 1 :! \ROM1|memROM~9_combout\ $end
$var wire 1 ;! \ROM1|memROM~5_combout\ $end
$var wire 1 <! \ROM1|memROM~10_combout\ $end
$var wire 1 =! \ROM1|memROM~6_combout\ $end
$var wire 1 >! \RAM1|process_0~0_combout\ $end
$var wire 1 ?! \RAM1|ram~173_combout\ $end
$var wire 1 @! \RAM1|ram~40_q\ $end
$var wire 1 A! \RAM1|ram~145_combout\ $end
$var wire 1 B! \RAM1|ram~174_combout\ $end
$var wire 1 C! \RAM1|ram~48_q\ $end
$var wire 1 D! \RAM1|ram~146_combout\ $end
$var wire 1 E! \RAM1|ram~175_combout\ $end
$var wire 1 F! \RAM1|ram~24_q\ $end
$var wire 1 G! \RAM1|ram~147_combout\ $end
$var wire 1 H! \RAM1|ram~176_combout\ $end
$var wire 1 I! \RAM1|ram~32_q\ $end
$var wire 1 J! \RAM1|ram~148_combout\ $end
$var wire 1 K! \RAM1|ram~149_combout\ $end
$var wire 1 L! \DEC_Instrucao|sinais_controle[4]~2_combout\ $end
$var wire 1 M! \ULA1|Add0~34_cout\ $end
$var wire 1 N! \ULA1|Add0~21_sumout\ $end
$var wire 1 O! \ULA1|saida[0]~5_combout\ $end
$var wire 1 P! \RAM1|ram~33_q\ $end
$var wire 1 Q! \RAM1|ram~41_q\ $end
$var wire 1 R! \RAM1|ram~17_q\ $end
$var wire 1 S! \RAM1|ram~25_q\ $end
$var wire 1 T! \RAM1|ram~164_combout\ $end
$var wire 1 U! \RAM1|ram~165_combout\ $end
$var wire 1 V! \MUX_EntradaB_ULA|saida_MUX[0]~1_combout\ $end
$var wire 1 W! \ULA1|Add0~22\ $end
$var wire 1 X! \ULA1|Add0~17_sumout\ $end
$var wire 1 Y! \ULA1|saida[1]~4_combout\ $end
$var wire 1 Z! \RAM1|ram~34_q\ $end
$var wire 1 [! \RAM1|ram~159_combout\ $end
$var wire 1 \! \RAM1|ram~42_q\ $end
$var wire 1 ]! \RAM1|ram~160_combout\ $end
$var wire 1 ^! \RAM1|ram~18_q\ $end
$var wire 1 _! \RAM1|ram~161_combout\ $end
$var wire 1 `! \RAM1|ram~26_q\ $end
$var wire 1 a! \RAM1|ram~162_combout\ $end
$var wire 1 b! \RAM1|ram~163_combout\ $end
$var wire 1 c! \MUX_EntradaB_ULA|saida_MUX[1]~0_combout\ $end
$var wire 1 d! \ULA1|Add0~18\ $end
$var wire 1 e! \ULA1|Add0~29_sumout\ $end
$var wire 1 f! \ULA1|saida[2]~7_combout\ $end
$var wire 1 g! \RAM1|ram~35_q\ $end
$var wire 1 h! \RAM1|ram~43_q\ $end
$var wire 1 i! \RAM1|ram~19_q\ $end
$var wire 1 j! \RAM1|ram~27_q\ $end
$var wire 1 k! \RAM1|ram~171_combout\ $end
$var wire 1 l! \RAM1|ram~172_combout\ $end
$var wire 1 m! \MUX_EntradaB_ULA|saida_MUX[2]~3_combout\ $end
$var wire 1 n! \ULA1|Add0~30\ $end
$var wire 1 o! \ULA1|Add0~25_sumout\ $end
$var wire 1 p! \ULA1|saida[3]~6_combout\ $end
$var wire 1 q! \RAM1|ram~36_q\ $end
$var wire 1 r! \RAM1|ram~166_combout\ $end
$var wire 1 s! \RAM1|ram~44_q\ $end
$var wire 1 t! \RAM1|ram~167_combout\ $end
$var wire 1 u! \RAM1|ram~20_q\ $end
$var wire 1 v! \RAM1|ram~168_combout\ $end
$var wire 1 w! \RAM1|ram~28_q\ $end
$var wire 1 x! \RAM1|ram~169_combout\ $end
$var wire 1 y! \RAM1|ram~170_combout\ $end
$var wire 1 z! \MUX_EntradaB_ULA|saida_MUX[3]~2_combout\ $end
$var wire 1 {! \ULA1|Add0~26\ $end
$var wire 1 |! \ULA1|Add0~13_sumout\ $end
$var wire 1 }! \ULA1|saida[4]~3_combout\ $end
$var wire 1 ~! \RAM1|ram~37_q\ $end
$var wire 1 !" \RAM1|ram~45_q\ $end
$var wire 1 "" \RAM1|ram~21_q\ $end
$var wire 1 #" \RAM1|ram~29_q\ $end
$var wire 1 $" \RAM1|ram~157_combout\ $end
$var wire 1 %" \RAM1|ram~158_combout\ $end
$var wire 1 &" \ULA1|Add0~14\ $end
$var wire 1 '" \ULA1|Add0~9_sumout\ $end
$var wire 1 (" \ULA1|saida[5]~2_combout\ $end
$var wire 1 )" \RAM1|ram~38_q\ $end
$var wire 1 *" \RAM1|ram~152_combout\ $end
$var wire 1 +" \RAM1|ram~46_q\ $end
$var wire 1 ," \RAM1|ram~153_combout\ $end
$var wire 1 -" \RAM1|ram~22_q\ $end
$var wire 1 ." \RAM1|ram~154_combout\ $end
$var wire 1 /" \RAM1|ram~30_q\ $end
$var wire 1 0" \RAM1|ram~155_combout\ $end
$var wire 1 1" \RAM1|ram~156_combout\ $end
$var wire 1 2" \ULA1|Add0~10\ $end
$var wire 1 3" \ULA1|Add0~5_sumout\ $end
$var wire 1 4" \ULA1|saida[6]~1_combout\ $end
$var wire 1 5" \RAM1|ram~39_q\ $end
$var wire 1 6" \RAM1|ram~47_q\ $end
$var wire 1 7" \RAM1|ram~23_q\ $end
$var wire 1 8" \RAM1|ram~31_q\ $end
$var wire 1 9" \RAM1|ram~150_combout\ $end
$var wire 1 :" \RAM1|ram~151_combout\ $end
$var wire 1 ;" \ULA1|Add0~6\ $end
$var wire 1 <" \ULA1|Add0~1_sumout\ $end
$var wire 1 =" \ULA1|saida[7]~0_combout\ $end
$var wire 1 >" \FLAG_IGUAL|DOUT~1_combout\ $end
$var wire 1 ?" \FLAG_IGUAL|DOUT~2_combout\ $end
$var wire 1 @" \FLAG_IGUAL|DOUT~3_combout\ $end
$var wire 1 A" \FLAG_IGUAL|DOUT~4_combout\ $end
$var wire 1 B" \FLAG_IGUAL|DOUT~q\ $end
$var wire 1 C" \MUXProxPC|saida_MUX[5]~5_combout\ $end
$var wire 1 D" \MUXProxPC|saida_MUX[4]~6_combout\ $end
$var wire 1 E" \ROM1|memROM~1_combout\ $end
$var wire 1 F" \DEC_Instrucao|sinais_controle~6_combout\ $end
$var wire 1 G" \MUXProxPC|Equal1~0_combout\ $end
$var wire 1 H" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 I" \MUXProxPC|saida_MUX[1]~1_combout\ $end
$var wire 1 J" \ROM1|memROM~0_combout\ $end
$var wire 1 K" \DEC_Instrucao|Equal0~0_combout\ $end
$var wire 1 L" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 M" \MUXProxPC|saida_MUX[0]~0_combout\ $end
$var wire 1 N" \incrementaPC|Add0~30\ $end
$var wire 1 O" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 P" \MUXProxPC|saida_MUX[8]~10_combout\ $end
$var wire 1 Q" \DEC_Instrucao|sinais_controle[1]~0_combout\ $end
$var wire 1 R" \REG_RETORNO|DOUT\ [8] $end
$var wire 1 S" \REG_RETORNO|DOUT\ [7] $end
$var wire 1 T" \REG_RETORNO|DOUT\ [6] $end
$var wire 1 U" \REG_RETORNO|DOUT\ [5] $end
$var wire 1 V" \REG_RETORNO|DOUT\ [4] $end
$var wire 1 W" \REG_RETORNO|DOUT\ [3] $end
$var wire 1 X" \REG_RETORNO|DOUT\ [2] $end
$var wire 1 Y" \REG_RETORNO|DOUT\ [1] $end
$var wire 1 Z" \REG_RETORNO|DOUT\ [0] $end
$var wire 1 [" \REGA|DOUT\ [7] $end
$var wire 1 \" \REGA|DOUT\ [6] $end
$var wire 1 ]" \REGA|DOUT\ [5] $end
$var wire 1 ^" \REGA|DOUT\ [4] $end
$var wire 1 _" \REGA|DOUT\ [3] $end
$var wire 1 `" \REGA|DOUT\ [2] $end
$var wire 1 a" \REGA|DOUT\ [1] $end
$var wire 1 b" \REGA|DOUT\ [0] $end
$var wire 1 c" \PC|DOUT\ [8] $end
$var wire 1 d" \PC|DOUT\ [7] $end
$var wire 1 e" \PC|DOUT\ [6] $end
$var wire 1 f" \PC|DOUT\ [5] $end
$var wire 1 g" \PC|DOUT\ [4] $end
$var wire 1 h" \PC|DOUT\ [3] $end
$var wire 1 i" \PC|DOUT\ [2] $end
$var wire 1 j" \PC|DOUT\ [1] $end
$var wire 1 k" \PC|DOUT\ [0] $end
$var wire 1 l" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 m" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 n" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 o" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 p" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 q" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 r" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 s" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 t" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 u" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 v" \DEC_Instrucao|ALT_INV_sinais_controle[4]~7_combout\ $end
$var wire 1 w" \FLAG_IGUAL|ALT_INV_DOUT~3_combout\ $end
$var wire 1 x" \MUX_EntradaB_ULA|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 !# \MUX_EntradaB_ULA|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 +# \FLAG_IGUAL|ALT_INV_DOUT~2_combout\ $end
$var wire 1 ,# \MUX_EntradaB_ULA|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 3# \MUX_EntradaB_ULA|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 =# \FLAG_IGUAL|ALT_INV_DOUT~1_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 M# \ULA1|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 T# \ULA1|ALT_INV_saida[7]~0_combout\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 ^# \FLAG_IGUAL|ALT_INV_DOUT~0_combout\ $end
$var wire 1 _# \REG_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 `# \REG_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 a# \REG_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 b# \REG_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 c# \REG_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 d# \REG_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 e# \REG_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 f# \REG_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 g# \REG_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 h# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 i# \MUXProxPC|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 j# \MUXProxPC|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 k# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 m# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 n# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 o# \MUXProxPC|ALT_INV_Equal1~0_combout\ $end
$var wire 1 p# \FLAG_IGUAL|ALT_INV_DOUT~q\ $end
$var wire 1 q# \DEC_Instrucao|ALT_INV_Equal4~0_combout\ $end
$var wire 1 r# \DEC_Instrucao|ALT_INV_Equal0~0_combout\ $end
$var wire 1 s# \DEC_Instrucao|ALT_INV_sinais_controle~6_combout\ $end
$var wire 1 t# \DEC_Instrucao|ALT_INV_sinais_controle~5_combout\ $end
$var wire 1 u# \DEC_Instrucao|ALT_INV_sinais_controle[6]~4_combout\ $end
$var wire 1 v# \DEC_Instrucao|ALT_INV_sinais_controle[4]~2_combout\ $end
$var wire 1 w# \DEC_Instrucao|ALT_INV_sinais_controle~1_combout\ $end
$var wire 1 x# \DEC_Instrucao|ALT_INV_Equal5~0_combout\ $end
$var wire 1 y# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 z# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 {# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 |# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 }# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ~# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 !$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 "$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 #$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 $$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 %$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 &$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 '$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ($ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 )$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 *$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 +$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ,$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 -$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 .$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 /$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 0$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 1$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 2$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 3$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 4$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 5$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 6$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 7$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 8$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 9$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
1v
1w
1x
0y
0z
0{
1|
1}
0~
0!!
1"!
0#!
0$!
1%!
1&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
1@"
0A"
0B"
0C"
0D"
1E"
1F"
0G"
0H"
1I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0l"
1m"
1v"
0w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1h#
1i#
1j#
0k#
0l#
0m#
1n#
1o#
1p#
1q#
1r#
0s#
1t#
1u#
1v#
0w#
1x#
1y#
0z#
0{#
0|#
1}#
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
09$
x"
x#
x$
1%
xE
xF
xG
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1&
0'
0(
1)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#20000
0%
0H
0w
#40000
1%
1H
1w
1i"
1h"
1j"
1Z"
0g#
0'$
0%$
0&$
1{
1!!
0x
1H"
0}
0%!
0&!
0<!
1l"
1z#
1{#
1k#
08$
1l#
06$
07$
1c
1e
1d
0|
0"!
1-!
0F"
0=!
1P
1N
1O
1m#
1s#
0v"
19
18
17
1C"
1G"
0I"
0o#
0i#
0s
0v
1|
1"!
1I"
1M"
0U
0R
0)
0&
#60000
0%
0H
0w
#80000
1%
1H
1w
1k"
0($
0L"
1y
1%!
1J"
0}#
0{#
19$
1b
0H"
1z
0M"
0-!
1K"
18$
1Q
0{
1~
0r#
1v"
1:
0I"
17$
0|
0"!
1*!
0C"
1M"
0!!
1#!
16$
1i#
0j#
1t
1$!
05$
1T
1(
#100000
0%
0H
0w
#120000
1%
1H
1w
0i"
0h"
0j"
1'$
1%$
1&$
1{
0~
1!!
0#!
1x
1H"
0z
0%!
1'!
1:!
1<!
0l"
0m"
0y#
1{#
08$
0l#
06$
07$
0c
0e
0d
0{
0$!
0!!
1)!
0K"
1;!
16$
15$
17$
0P
0N
0O
0n#
1r#
0q#
09
08
07
0G"
0*!
1I"
0M"
1j#
1o#
0t
1u
1|
0I"
1M"
0T
1S
0(
1'
#140000
0%
0H
0w
#160000
1%
1H
1w
1i"
0&$
1{
0<!
0J"
1}#
1l"
07$
1d
0)!
1.!
1/!
1L!
1O
0v#
0u#
1q#
18
1C"
1G"
1V!
1m!
0x"
0,#
0o#
0i#
1o
1p
1q
0u
1I"
0M"
1N!
0W!
1O!
1e!
0n!
1f!
0@"
1Y
1X
1W
0S
1w"
0)$
0+$
1-
1,
1+
0'
1o!
0{!
1X!
0d!
0,$
0*$
0e!
1|!
0&"
0-$
1)$
1'"
02"
0.$
13"
0;"
0/$
1<"
00$
#180000
0%
0H
0w
#200000
1%
1H
1w
1b"
1`"
1j"
0k"
1($
0'$
0s"
0u"
0N!
1W!
1e!
0H"
1z
0x
1L"
0y
1&!
0:!
1>!
0h#
1m"
0z#
09$
1l#
18$
0)$
1+$
0b
1c
1H"
0z
0{
1~
0X!
1d!
0I"
0m!
1M"
0.!
0/!
10!
0L!
0;!
1,$
17$
08$
0Q
1P
0e!
1n!
1!!
1{
0~
1n#
1v#
0x#
1u#
1x"
0:
19
1I"
0|
07$
06$
1)$
1e!
0O!
1p!
1}!
1("
14"
1="
1>"
1E!
0V!
0!!
0o!
1{!
0f!
1"!
1|
1*$
16$
1,#
0=#
0T#
0M#
0)$
0o
1k
0p
0q
0|!
1&"
1f!
1N!
0"!
0p!
1-$
0Y
1]
0X
0W
0'"
12"
0+$
11
0-
0,
0+
0}!
1.$
1O!
03"
1;"
0("
0>"
1/$
0<"
1=#
04"
10$
1M#
0="
1T#
#220000
0%
0H
0w
#240000
1%
1H
1w
1R!
1i!
1k"
0($
0|"
00#
1T!
1k!
0L"
1y
1%!
0&!
0'!
1y#
1z#
0{#
19$
0z"
0.#
1b
0H"
1z
1U!
1l!
0M"
0+!
00!
1Q"
18$
1Q
0{
1~
1x#
1w#
0y"
0-#
1:
0I"
17$
1V!
1m!
0E!
1!!
0|
06$
0x"
0,#
1l
0k
1m
0N!
0e!
1"!
1\
0]
1)$
1+$
1[
01
10
1/
0O!
1?"
0f!
1@"
0w"
0+#
1A"
#260000
0%
0H
0w
#280000
1%
1H
1w
0i"
1h"
1B"
0j"
0k"
1($
1'$
0p#
0%$
1&$
1{
0~
0!!
1#!
1H"
0z
1<!
1L"
0y
0%!
1'!
0>!
1J"
0}#
1h#
0y#
1{#
09$
0l"
08$
16$
07$
0b
0c
1e
0d
0H"
0{
1$!
1!!
0#!
1|
0"!
1I"
1=!
1M"
1)!
1+!
0Q"
06$
05$
17$
18$
0Q
0P
1N
0O
0$!
0w#
0q#
0m#
0:
09
08
17
0I"
0|
1D"
1"!
15$
0T!
0k!
0C"
0G"
1,!
0?"
0D"
1+#
0^#
1o#
1i#
1z"
1.#
0l
1u
0m
0U!
0l!
0"!
1I"
0M"
0\
1S
1y"
1-#
0[
00
1'
0/
0V!
0m!
1x"
1,#
1N!
1e!
0)$
0+$
1O!
1f!
0@"
1w"
#300000
0%
0H
0w
#320000
1%
1H
1w
0h"
1j"
0'$
1%$
0!!
1H"
1}
1&!
1:!
0<!
1l"
0m"
0z#
0k#
08$
16$
1c
0e
1"!
1(!
0)!
1;!
0=!
1P
0N
1m#
0n#
1q#
0t#
19
07
1M"
0I"
0u
1r
0S
1V
1*
0'
#340000
0%
0H
0w
#360000
1%
1H
1w
1h"
0j"
1k"
0($
1'$
0%$
1!!
0H"
1<!
0L"
1y
0}
0&!
0'!
0:!
0J"
1}#
1m"
1y#
1z#
1k#
19$
0l"
18$
06$
1b
0c
1e
1H"
0"!
0;!
0(!
1-!
08$
1Q
0P
1N
0v"
1t#
1n#
1:
09
17
1T!
1k!
0M"
1C"
1G"
0o#
0i#
0z"
0.#
0r
1U!
1l!
1"!
1I"
0V
0y"
0-#
0*
1V!
1m!
0x"
0,#
0N!
0e!
1)$
1+$
0O!
0f!
1@"
0w"
#380000
0%
0H
0w
#400000
1%
1H
1w
1j"
0k"
1($
0'$
0H"
1z
0<!
1x
1L"
0y
1'!
1=!
0m#
0y#
09$
0l#
1l"
18$
0b
1c
1H"
0z
1{
0=!
0U!
0l!
1M"
0-!
1.!
1/!
1L!
0T!
0k!
0I"
07$
08$
0Q
1P
0{
1z"
1.#
0v#
0u#
1v"
1y"
1-#
1m#
0:
19
1I"
1|
17$
1T!
1k!
0V!
1O!
1f!
0@"
0|
1w"
1,#
0z"
0.#
1o
1p
1q
1N!
0O!
1Y
1X
1W
0+$
1-
1,
1+
#420000
0%
0H
0w
#440000
1%
1H
1w
0b"
1k"
0($
1u"
0N!
0x
0L"
1y
1%!
0'!
1>!
0h#
1y#
0{#
19$
1l#
1+$
1b
0H"
1z
1U!
1l!
0m!
0M"
0+!
0.!
0/!
0L!
1Q"
18$
1Q
1{
1v#
1u#
1w#
1x"
0y"
0-#
1:
0I"
07$
1e!
0,!
1V!
1m!
0f!
1?"
1@"
1|
0w"
0+#
0x"
0,#
1^#
0)$
1l
0o
0p
0q
1m
1N!
0W!
0e!
1f!
0@"
1\
0Y
0X
0W
1w"
1)$
0+$
1[
10
0-
0,
0+
1X!
0d!
1/
1O!
0?"
0f!
1@"
0A"
0,$
1e!
0n!
0w"
1+#
1Y!
0)$
1o!
0{!
1f!
0@"
0*$
1|!
0&"
1w"
1p!
0-$
1'"
02"
1}!
1>"
0.$
13"
0;"
0=#
1("
0/$
1<"
14"
00$
0M#
1="
0T#
#460000
0%
0H
0w
#480000
1%
1H
1w
1i"
0B"
0j"
0k"
1($
1'$
1p#
0&$
0{
1~
1H"
0z
1<!
1L"
0y
0%!
1&!
1'!
1:!
0>!
1J"
0}#
1h#
0m"
0y#
0z#
1{#
09$
0l"
08$
17$
0b
0c
1d
0H"
1{
0~
0!!
1#!
0|
1I"
1=!
1M"
1;!
1(!
1+!
0Q"
16$
07$
18$
0Q
0P
1O
1$!
1!!
0#!
0w#
0t#
0n#
0m#
0:
09
18
0I"
1|
0"!
06$
05$
0T!
0k!
0$!
1D"
1"!
15$
1z"
1.#
0l
1r
0m
0U!
0l!
0D"
0\
1V
1y"
1-#
0[
00
1*
0/
0V!
0m!
1x"
1,#
0N!
1W!
0e!
1n!
1)$
1+$
0o!
1{!
0X!
1d!
0O!
0f!
1,$
1*$
1e!
0|!
1&"
0p!
1@"
0Y!
1-$
0)$
0'"
12"
0w"
1f!
0@"
0}!
1.$
03"
1;"
1w"
0("
0>"
1/$
0<"
1=#
04"
10$
1M#
0="
1T#
#500000
0%
0H
0w
#520000
1%
1H
1w
1k"
0($
1x
0L"
1y
1}
0&!
0=!
1m#
1z#
0k#
19$
0l#
1b
1H"
0M"
0(!
1)!
08$
1Q
0q#
1t#
1:
1I"
0C"
0G"
1o#
1i#
1u
0r
0I"
1M"
1S
0V
0*
1'
#540000
0%
0H
0w
#560000
1%
1H
1w
#580000
