/*
 * Regmap configuration for CS47L94
 *
 * Copyright 2016-2017 Cirrus Logic
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/device.h>
#include <linux/mfd/tacna/core.h>
#include <linux/mfd/tacna/registers.h>
#include <linux/module.h>

#include "tacna.h"

static const struct reg_sequence cs47l94_reva_patch[] = {
	{ 0x0000252c, 0x00000031 },
	{ 0x00002534, 0x00000031 },
	{ 0x00004ccc, 0x00000764 },
	{ 0x00005318, 0x28F4F480 },
	{ 0x00002660, 0x00220022 },
	{ 0x00018118, 0xffffffff },
};

int cs47l94_patch(struct tacna *tacna)
{
	int ret;

	ret = regmap_register_patch(tacna->regmap, cs47l94_reva_patch,
				    ARRAY_SIZE(cs47l94_reva_patch));
	if (ret < 0)
		dev_err(tacna->dev, "Error applying patch: %d\n", ret);

	return 0;
}
EXPORT_SYMBOL_GPL(cs47l94_patch);

static const struct reg_default cs47l94_reg_default[] = {
	{ 0x00000c08, 0xe1000001 }, /* GPIO1_CTRL1 */
	{ 0x00000c0c, 0xe1000001 }, /* GPIO2_CTRL1 */
	{ 0x00000c10, 0xe1000001 }, /* GPIO3_CTRL1 */
	{ 0x00000c14, 0xe1000001 }, /* GPIO4_CTRL1 */
	{ 0x00000c18, 0xe1000001 }, /* GPIO5_CTRL1 */
	{ 0x00000c1c, 0xe1000001 }, /* GPIO6_CTRL1 */
	{ 0x00000c20, 0xe1000001 }, /* GPIO7_CTRL1 */
	{ 0x00000c24, 0xe1000001 }, /* GPIO8_CTRL1 */
	{ 0x00000c28, 0xe1000001 }, /* GPIO9_CTRL1 */
	{ 0x00000c2c, 0xe1000001 }, /* GPIO10_CTRL1 */
	{ 0x00000c30, 0xe1000001 }, /* GPIO11_CTRL1 */
	{ 0x00000c34, 0xe1000001 }, /* GPIO12_CTRL1 */
	{ 0x00000c38, 0xe1000001 }, /* GPIO13_CTRL1 */
	{ 0x00000c3c, 0xe1000001 }, /* GPIO14_CTRL1 */
	{ 0x00000c40, 0xe1000001 }, /* GPIO15_CTRL1 */
	{ 0x00000c44, 0xe1000001 }, /* GPIO16_CTRL1 */
	{ 0x00000c48, 0xe1000001 }, /* GPIO17_CTRL1 */
	{ 0x00000c4c, 0xe1000001 }, /* GPIO18_CTRL1 */
	{ 0x00000c50, 0xe1000001 }, /* GPIO19_CTRL1 */
	{ 0x00000c54, 0xe1000001 }, /* GPIO20_CTRL1 */
	{ 0x00000c58, 0xe1000001 }, /* GPIO21_CTRL1 */
	{ 0x00000c5c, 0xe1000001 }, /* GPIO22_CTRL1 */
	{ 0x00000c60, 0xe1000001 }, /* GPIO23_CTRL1 */
	{ 0x00001004, 0x00000300 }, /* CIF1_CFG_1 */
	{ 0x00001010, 0x00000200 }, /* CTRL_IF_CFG2 */
	{ 0x00001020, 0x00000000 }, /* OUTPUT_SYS_CLK */
	{ 0x00001024, 0x00000000 }, /* OUTPUT_ASYNC_CLK */
	{ 0x0000102c, 0x00000007 }, /* SLIMBUS_PAD_CTRL */
	{ 0x00001030, 0x00000000 }, /* CLKGEN_PAD_CTRL */
	{ 0x00001034, 0x00000300 }, /* DMIC_PAD_CTRL */
	{ 0x00001040, 0x00000c00 }, /* SOUNDWIRE_CTRL */
	{ 0x00001044, 0x0000003f }, /* AUXPDM_CTRL */
	{ 0x00001048, 0x00008f00 }, /* ASP1_DSD_CTRL */
	{ 0x0000104c, 0x00000000 }, /* OUTPUT_DSP_CLK */
	{ 0x00001400, 0x00000002 }, /* CLOCK32K */
	{ 0x00001404, 0x00000404 }, /* SYSTEM_CLOCK1 */
	{ 0x00001420, 0x00000003 }, /* SAMPLE_RATE1 */
	{ 0x00001424, 0x00000003 }, /* SAMPLE_RATE2 */
	{ 0x00001428, 0x00000003 }, /* SAMPLE_RATE3 */
	{ 0x00001460, 0x00000305 }, /* ASYNC_CLOCK1 */
	{ 0x00001480, 0x00000003 }, /* ASYNC_SAMPLE_RATE1 */
	{ 0x00001484, 0x00000003 }, /* ASYNC_SAMPLE_RATE2 */
	{ 0x00001510, 0x00000005 }, /* DSP_CLOCK1 */
	{ 0x00001514, 0x00000000 }, /* DSP_CLOCK2 */
	{ 0x00001530, 0x00000000 }, /* RATE_ESTIMATOR1 */
	{ 0x00001534, 0x00000000 }, /* RATE_ESTIMATOR2 */
	{ 0x00001538, 0x00000000 }, /* RATE_ESTIMATOR3 */
	{ 0x0000153c, 0x00000000 }, /* RATE_ESTIMATOR4 */
	{ 0x00001540, 0x00000000 }, /* RATE_ESTIMATOR5 */
	{ 0x00001c00, 0x00000002 }, /* FLL1_CONTROL1 */
	{ 0x00001c04, 0x88203004 }, /* FLL1_CONTROL2 */
	{ 0x00001c08, 0x00000000 }, /* FLL1_CONTROL3 */
	{ 0x00001c0c, 0x21f00001 }, /* FLL1_CONTROL4 */
	{ 0x00001c18, 0x00000001 }, /* FLL1_CONTROL7 */
	{ 0x00001c34, 0x000033e8 }, /* FLL1_DIGITAL_TEST2 */
	{ 0x00001ca0, 0x00000c04 }, /* FLL1_GPIO_CLOCK */
	{ 0x00001d00, 0x00000000 }, /* FLL2_CONTROL1 */
	{ 0x00001d04, 0x88203004 }, /* FLL2_CONTROL2 */
	{ 0x00001d08, 0x00000000 }, /* FLL2_CONTROL3 */
	{ 0x00001d0c, 0x21f00001 }, /* FLL2_CONTROL4 */
	{ 0x00001d18, 0x00000001 }, /* FLL2_CONTROL7 */
	{ 0x00001d34, 0x000033e8 }, /* FLL2_DIGITAL_TEST2 */
	{ 0x00001da0, 0x00000c04 }, /* FLL2_GPIO_CLOCK */
	{ 0x00001e00, 0x00000000 }, /* FLL3_CONTROL1 */
	{ 0x00001e04, 0x88203004 }, /* FLL3_CONTROL2 */
	{ 0x00001e08, 0x00000000 }, /* FLL3_CONTROL3 */
	{ 0x00001e0c, 0x21f00001 }, /* FLL3_CONTROL4 */
	{ 0x00001e18, 0x00000001 }, /* FLL3_CONTROL7 */
	{ 0x00001e34, 0x000033e8 }, /* FLL3_DIGITAL_TEST2 */
	{ 0x00001ea0, 0x00000c04 }, /* FLL3_GPIO_CLOCK */
	{ 0x00002000, 0x00000006 }, /* MIC_CHARGE_PUMP1 */
	{ 0x00002400, 0x00000020 }, /* OUTPUT_RATE1 */
	{ 0x00002408, 0x000003e4 }, /* LDO2_CTRL1 */
	{ 0x00002410, 0x000000e6 }, /* MICBIAS_CTRL1 */
	{ 0x00002414, 0x000000e6 }, /* MICBIAS_CTRL2 */
	{ 0x00002418, 0x00002222 }, /* MICBIAS_CTRL5 */
	{ 0x0000241c, 0x00000022 }, /* MICBIAS_CTRL6 */
	{ 0x0000242c, 0x00010100 }, /* HP_CTRL */
	{ 0x0000249c, 0x00000005 }, /* OUTPUT_PATH_CFG1 */
	{ 0x000024a0, 0x00000005 }, /* OUTPUT_PATH_CFG2 */
	{ 0x000024a4, 0x00000005 }, /* OUTPUT_PATH_CFG3 */
	{ 0x00002630, 0x00000207 }, /* DAC_CLK_CONTROL1 */
	{ 0x00002634, 0x00000000 }, /* DAC_CLK_CONTROL2 */
	{ 0x00002644, 0x04010000 }, /* CP_BYPASS_SW_CONTROL1 */
	{ 0x00002660, 0x00220022 }, /* HP_XTALK_CONTROL1 */
	{ 0x00002700, 0x00000210 }, /* MICD_CLAMP_CONTROL */
	{ 0x00002708, 0x00000000 }, /* JACK_DETECT */
	{ 0x00002710, 0x00004400 }, /* IRQ1_CTRL_AOD */
	{ 0x00002718, 0x00004002 }, /* AOD_PAD_CTRL */
	{ 0x00002728, 0xffffffff }, /* IRQ1_MASK_AOD */
	{ 0x00002734, 0x0000006c }, /* AOD_EOS_CONTROL */
	{ 0x00003000, 0x00000000 }, /* HPDET1_CONTROL1 */
	{ 0x00003200, 0x00101102 }, /* MICDET1_CONTROL1 */
	{ 0x00003204, 0x0000009f }, /* MICDET1_CONTROL2 */
	{ 0x00003208, 0x3d3d3d3d }, /* MICDET1_CONTROL3 */
	{ 0x0000320c, 0x202d333d }, /* MICDET1_CONTROL4 */
	{ 0x00003230, 0x00101102 }, /* MICDET2_CONTROL1 */
	{ 0x00003234, 0x0000009f }, /* MICDET2_CONTROL2 */
	{ 0x00003238, 0x3d3d3d3d }, /* MICDET2_CONTROL3 */
	{ 0x0000323c, 0x202d333d }, /* MICDET2_CONTROL4 */
	{ 0x00003300, 0x00000000 }, /* GP_SWITCH */
	{ 0x00003310, 0x00000000 }, /* ACCDET_DEBOUNCE */
	{ 0x00003320, 0x02090400 }, /* JACKDET2_PULSE_CTRL1 */
	{ 0x00004000, 0x00000000 }, /* INPUT_CONTROL */
	{ 0x00004008, 0x00000400 }, /* INPUT_RATE_CONTROL */
	{ 0x0000400c, 0x00000000 }, /* INPUT_CONTROL2 */
	{ 0x00004020, 0x00050020 }, /* INPUT1_CONTROL1 */
	{ 0x00004024, 0x00000000 }, /* IN1L_CONTROL1 */
	{ 0x00004028, 0x10800080 }, /* IN1L_CONTROL2 */
	{ 0x00004044, 0x00000000 }, /* IN1R_CONTROL1 */
	{ 0x00004048, 0x10800080 }, /* IN1R_CONTROL2 */
	{ 0x00004060, 0x00050020 }, /* INPUT2_CONTROL1 */
	{ 0x00004064, 0x00000000 }, /* IN2L_CONTROL1 */
	{ 0x00004068, 0x10800080 }, /* IN2L_CONTROL2 */
	{ 0x00004084, 0x00000000 }, /* IN2R_CONTROL1 */
	{ 0x00004088, 0x10800080 }, /* IN2R_CONTROL2 */
	{ 0x000040a0, 0x00050020 }, /* INPUT3_CONTROL1 */
	{ 0x000040a4, 0x00000000 }, /* IN3L_CONTROL1 */
	{ 0x000040a8, 0x10800000 }, /* IN3L_CONTROL2 */
	{ 0x000040c4, 0x00000000 }, /* IN3R_CONTROL1 */
	{ 0x000040c8, 0x10800000 }, /* IN3R_CONTROL2 */
	{ 0x000040e0, 0x00050020 }, /* INPUT4_CONTROL1 */
	{ 0x000040e4, 0x00000000 }, /* IN4L_CONTROL1 */
	{ 0x000040e8, 0x10800000 }, /* IN4L_CONTROL2 */
	{ 0x00004104, 0x00000000 }, /* IN4R_CONTROL1 */
	{ 0x00004108, 0x10800000 }, /* IN4R_CONTROL2 */
	{ 0x00004240, 0x00000001 }, /* IN_SIG_DET_CONTROL */
	{ 0x00004244, 0x00000002 }, /* INPUT_HPF_CONTROL */
	{ 0x00004248, 0x00000022 }, /* INPUT_VOL_CONTROL */
	{ 0x00004280, 0x00000000 }, /* ANC_SRC */
	{ 0x00004300, 0x00000000 }, /* AUXPDM_CONTROL1 */
	{ 0x00004304, 0x00000000 }, /* AUXPDM_CONTROL2 */
	{ 0x00004308, 0x00010008 }, /* AUXPDM1_CONTROL1 */
	{ 0x00004310, 0x00010008 }, /* AUXPDM2_CONTROL1 */
	{ 0x00004318, 0x00010008 }, /* AUXPDM3_CONTROL1 */
	{ 0x00004804, 0x00000000 }, /* OUTPUT_ENABLE_1 */
	{ 0x0000480c, 0x00000000 }, /* OUTPUT_CONTROL_1 */
	{ 0x00004810, 0x00000022 }, /* OUTPUT_VOLUME_RAMP */
	{ 0x00004818, 0x000001c0 }, /* OUT1L_VOLUME_1 */
	{ 0x00004820, 0x00000001 }, /* OUT1L_CONTROL_1 */
	{ 0x00004824, 0x00000080 }, /* OUT1L_VOLUME_3 */
	{ 0x00004838, 0x000001c0 }, /* OUT1R_VOLUME_1 */
	{ 0x00004840, 0x00000002 }, /* OUT1R_CONTROL_1 */
	{ 0x00004844, 0x00000080 }, /* OUT1R_VOLUME_3 */
	{ 0x00004858, 0x00000180 }, /* OUT2L_VOLUME_1 */
	{ 0x00004860, 0x00000004 }, /* OUT2L_CONTROL_1 */
	{ 0x00004878, 0x00000180 }, /* OUT2R_VOLUME_1 */
	{ 0x00004880, 0x00000008 }, /* OUT2R_CONTROL_1 */
	{ 0x00004918, 0x00000180 }, /* OUT5L_VOLUME_1 */
	{ 0x00004920, 0x00000100 }, /* OUT5L_CONTROL_1 */
	{ 0x00004934, 0x00000069 }, /* OUT5PDM_CONTROL_1 */
	{ 0x00004938, 0x00000180 }, /* OUT5R_VOLUME_1 */
	{ 0x00004940, 0x00000200 }, /* OUT5R_CONTROL_1 */
	{ 0x00004994, 0x00000006 }, /* OUTAUX1L_ENABLE_1 */
	{ 0x00004998, 0x000001c0 }, /* OUTAUX1L_VOLUME_1 */
	{ 0x000049a0, 0x00000010 }, /* OUTAUX1L_CONTROL_1 */
	{ 0x000049a4, 0x00000080 }, /* OUTAUX1L_VOLUME_3 */
	{ 0x000049b4, 0x00000006 }, /* OUTAUX1R_ENABLE_1 */
	{ 0x000049b8, 0x000001c0 }, /* OUTAUX1R_VOLUME_1 */
	{ 0x000049c0, 0x00000020 }, /* OUTAUX1R_CONTROL_1 */
	{ 0x000049c4, 0x00000080 }, /* OUTAUX1R_VOLUME_3 */
	{ 0x00004a18, 0x00000000 }, /* OUTPUT_AEC_ENABLE_1 */
	{ 0x00004a20, 0x00000000 }, /* OUTPUT_AEC_CONTROL_1 */
	{ 0x00004c14, 0x0000003f }, /* EDRE_ENABLE */
	{ 0x00004c18, 0x00000000 }, /* EDRE_MANUAL */
	{ 0x00004e78, 0x00000000 }, /* FRF_COEFF_1L_1 */
	{ 0x00004e7c, 0x00000000 }, /* FRF_COEFF_1L_2 */
	{ 0x00004e98, 0x00000000 }, /* FRF_COEFF_1R_1 */
	{ 0x00004e9c, 0x00000000 }, /* FRF_COEFF_1R_2 */
	{ 0x00004eb8, 0x00000000 }, /* FRF_COEFF_2L_1 */
	{ 0x00004ebc, 0x00000000 }, /* FRF_COEFF_2L_2 */
	{ 0x00004ed8, 0x00000000 }, /* FRF_COEFF_2R_1 */
	{ 0x00004edc, 0x00000000 }, /* FRF_COEFF_2R_2 */
	{ 0x00004f78, 0x00000000 }, /* FRF_COEFF_5L_1 */
	{ 0x00004f7c, 0x00000000 }, /* FRF_COEFF_5L_2 */
	{ 0x00004f98, 0x00000000 }, /* FRF_COEFF_5R_1 */
	{ 0x00004f9c, 0x00000000 }, /* FRF_COEFF_5R_2 */
	{ 0x00005000, 0x00000000 }, /* OUTH_ENABLE_1 */
	{ 0x00005100, 0x20000000 }, /* OUTH_CONFIG_1 */
	{ 0x00005104, 0x000000c0 }, /* OUTHL_VOLUME_1 */
	{ 0x00005108, 0x000000c0 }, /* OUTHR_VOLUME_1 */
	{ 0x0000510c, 0x00000000 }, /* OUTH_AUX_MIX_CONTROL_1 */
	{ 0x00005110, 0x00000022 }, /* OUTH_VOLUME_RAMP1 */
	{ 0x0000511c, 0x00090000 }, /* OUTH_CFG2 */
	{ 0x00005128, 0x00000012 }, /* OUTH_CFG5 */
	{ 0x00005138, 0x00000000 }, /* OUTH_CFG9 */
	{ 0x00005200, 0x00400080 }, /* DSD1_CONTROL1 */
	{ 0x00005204, 0x00a87878 }, /* DSD1_VOLUME1 */
	{ 0x00005208, 0x00000010 }, /* DOP1_CONTROL1 */
	{ 0x0000520c, 0x00000000 }, /* OUTH_DSD_PCM */
	{ 0x00005300, 0x00000030 }, /* OUTH_HP_CONFIG */
	{ 0x00005400, 0xa878780a }, /* OUTH_PCM_CONTROL1 */
	{ 0x00005404, 0x00000000 }, /* OUTH_PCM_CONTROL2 */
	{ 0x0000540c, 0x00000000 }, /* OUTH_PCM_CONTROL4 */
	{ 0x00005410, 0x00008000 }, /* OUTH_PCM_CONTROL5 */
	{ 0x00005414, 0x00000000 }, /* OUTH_PCM_CONTROL6 */
	{ 0x00005418, 0x00000000 }, /* OUTH_PCM_CONTROL7 */
	{ 0x0000541c, 0x00000000 }, /* OUTH_PCM_CONTROL8 */
	{ 0x00005420, 0x00000000 }, /* OUTH_PCM_CONTROL9 */
	{ 0x00005424, 0x00008000 }, /* OUTH_PCM_CONTROL10 */
	{ 0x00005428, 0x00000000 }, /* OUTH_PCM_CONTROL11 */
	{ 0x0000542c, 0x00000000 }, /* OUTH_PCM_CONTROL12 */
	{ 0x00005430, 0x00000000 }, /* OUTH_PCM_CONTROL13 */
	{ 0x00005434, 0x00000000 }, /* OUTH_PCM_CONTROL14 */
	{ 0x00005438, 0x00008000 }, /* OUTH_PCM_CONTROL15 */
	{ 0x0000543c, 0x00000000 }, /* OUTH_PCM_CONTROL16 */
	{ 0x00005440, 0x00000000 }, /* OUTH_PCM_CONTROL17 */
	{ 0x00005444, 0x00000000 }, /* OUTH_PCM_CONTROL18 */
	{ 0x00005448, 0x00000000 }, /* OUTH_PCM_CONTROL19 */
	{ 0x0000544c, 0x00008000 }, /* OUTH_PCM_CONTROL20 */
	{ 0x00005450, 0x00000000 }, /* OUTH_PCM_CONTROL21 */
	{ 0x00005454, 0x00000000 }, /* OUTH_PCM_CONTROL22 */
	{ 0x00006000, 0x00000000 }, /* ASP1_ENABLES1 */
	{ 0x00006004, 0x00000028 }, /* ASP1_CONTROL1 */
	{ 0x00006008, 0x18180200 }, /* ASP1_CONTROL2 */
	{ 0x0000600c, 0x00000002 }, /* ASP1_CONTROL3 */
	{ 0x00006010, 0x03020100 }, /* ASP1_FRAME_CONTROL1 */
	{ 0x00006014, 0x07060504 }, /* ASP1_FRAME_CONTROL2 */
	{ 0x00006020, 0x03020100 }, /* ASP1_FRAME_CONTROL5 */
	{ 0x00006024, 0x07060504 }, /* ASP1_FRAME_CONTROL6 */
	{ 0x00006030, 0x00000020 }, /* ASP1_DATA_CONTROL1 */
	{ 0x00006040, 0x00000020 }, /* ASP1_DATA_CONTROL5 */
	{ 0x00006080, 0x00000000 }, /* ASP2_ENABLES1 */
	{ 0x00006084, 0x00000028 }, /* ASP2_CONTROL1 */
	{ 0x00006088, 0x18180200 }, /* ASP2_CONTROL2 */
	{ 0x0000608c, 0x00000002 }, /* ASP2_CONTROL3 */
	{ 0x00006090, 0x03020100 }, /* ASP2_FRAME_CONTROL1 */
	{ 0x000060a0, 0x03020100 }, /* ASP2_FRAME_CONTROL5 */
	{ 0x000060b0, 0x00000020 }, /* ASP2_DATA_CONTROL1 */
	{ 0x000060c0, 0x00000020 }, /* ASP2_DATA_CONTROL5 */
	{ 0x00006100, 0x00000000 }, /* ASP3_ENABLES1 */
	{ 0x00006104, 0x00000028 }, /* ASP3_CONTROL1 */
	{ 0x00006108, 0x18180200 }, /* ASP3_CONTROL2 */
	{ 0x0000610c, 0x00000002 }, /* ASP3_CONTROL3 */
	{ 0x00006110, 0x03020100 }, /* ASP3_FRAME_CONTROL1 */
	{ 0x00006120, 0x03020100 }, /* ASP3_FRAME_CONTROL5 */
	{ 0x00006130, 0x00000020 }, /* ASP3_DATA_CONTROL1 */
	{ 0x00006140, 0x00000020 }, /* ASP3_DATA_CONTROL5 */
	{ 0x00006180, 0x00000000 }, /* ASP4_ENABLES1 */
	{ 0x00006184, 0x00000028 }, /* ASP4_CONTROL1 */
	{ 0x00006188, 0x18180200 }, /* ASP4_CONTROL2 */
	{ 0x0000618c, 0x00000002 }, /* ASP4_CONTROL3 */
	{ 0x00006190, 0x03020100 }, /* ASP4_FRAME_CONTROL1 */
	{ 0x000061a0, 0x03020100 }, /* ASP4_FRAME_CONTROL5 */
	{ 0x000061b0, 0x00000020 }, /* ASP4_DATA_CONTROL1 */
	{ 0x000061c0, 0x00000020 }, /* ASP4_DATA_CONTROL5 */
	{ 0x00006400, 0x00000000 }, /* SWIRE1_CTRL_PORT1 */
	{ 0x00006404, 0x00000000 }, /* SWIRE1_CTRL_PORT2 */
	{ 0x00006408, 0x00000000 }, /* SWIRE1_CTRL_PORT3 */
	{ 0x0000640c, 0x00000000 }, /* SWIRE1_CTRL_PORT4 */
	{ 0x00006450, 0x000000aa }, /* SWIRE1_FIFO_LATENCY */
	{ 0x00006600, 0x00000000 }, /* SWIRE1_CLK_REF1 */
	{ 0x00006c00, 0x03020100 }, /* SLIMBUS_RX_PORTS1 */
	{ 0x00006c04, 0x07060504 }, /* SLIMBUS_RX_PORTS2 */
	{ 0x00006c10, 0x0b0a0908 }, /* SLIMBUS_TX_PORTS1 */
	{ 0x00006c14, 0x0f0e0d0c }, /* SLIMBUS_TX_PORTS2 */
	{ 0x00006c20, 0x00000000 }, /* SLIMBUS_RX_RATES1 */
	{ 0x00006c24, 0x00000000 }, /* SLIMBUS_RX_RATES2 */
	{ 0x00006c30, 0x00000000 }, /* SLIMBUS_TX_RATES1 */
	{ 0x00006c34, 0x00000000 }, /* SLIMBUS_TX_RATES2 */
	{ 0x00006c40, 0x00000000 }, /* SLIMBUS_CHANNEL_ENABLE */
	{ 0x00006c50, 0x00000000 }, /* SLIMBUS_SLIMCLK_REF_GEAR */
	{ 0x00008080, 0x00800000 }, /* PWM1MIX_INPUT1 */
	{ 0x00008084, 0x00800000 }, /* PWM1MIX_INPUT2 */
	{ 0x00008088, 0x00800000 }, /* PWM1MIX_INPUT3 */
	{ 0x0000808c, 0x00800000 }, /* PWM1MIX_INPUT4 */
	{ 0x00008090, 0x00800000 }, /* PWM2MIX_INPUT1 */
	{ 0x00008094, 0x00800000 }, /* PWM2MIX_INPUT2 */
	{ 0x00008098, 0x00800000 }, /* PWM2MIX_INPUT3 */
	{ 0x0000809c, 0x00800000 }, /* PWM2MIX_INPUT4 */
	{ 0x00008100, 0x00800000 }, /* OUT1LMIX_INPUT1 */
	{ 0x00008104, 0x00800000 }, /* OUT1LMIX_INPUT2 */
	{ 0x00008108, 0x00800000 }, /* OUT1LMIX_INPUT3 */
	{ 0x0000810c, 0x00800000 }, /* OUT1LMIX_INPUT4 */
	{ 0x00008110, 0x00800000 }, /* OUT1RMIX_INPUT1 */
	{ 0x00008114, 0x00800000 }, /* OUT1RMIX_INPUT2 */
	{ 0x00008118, 0x00800000 }, /* OUT1RMIX_INPUT3 */
	{ 0x0000811c, 0x00800000 }, /* OUT1RMIX_INPUT4 */
	{ 0x00008120, 0x00800000 }, /* OUT2LMIX_INPUT1 */
	{ 0x00008124, 0x00800000 }, /* OUT2LMIX_INPUT2 */
	{ 0x00008128, 0x00800000 }, /* OUT2LMIX_INPUT3 */
	{ 0x0000812c, 0x00800000 }, /* OUT2LMIX_INPUT4 */
	{ 0x00008130, 0x00800000 }, /* OUT2RMIX_INPUT1 */
	{ 0x00008134, 0x00800000 }, /* OUT2RMIX_INPUT2 */
	{ 0x00008138, 0x00800000 }, /* OUT2RMIX_INPUT3 */
	{ 0x0000813c, 0x00800000 }, /* OUT2RMIX_INPUT4 */
	{ 0x00008140, 0x00800000 }, /* OUTAUX1LMIX_INPUT1 */
	{ 0x00008144, 0x00800000 }, /* OUTAUX1LMIX_INPUT2 */
	{ 0x00008148, 0x00800000 }, /* OUTAUX1LMIX_INPUT3 */
	{ 0x0000814c, 0x00800000 }, /* OUTAUX1LMIX_INPUT4 */
	{ 0x00008150, 0x00800000 }, /* OUTAUX1RMIX_INPUT1 */
	{ 0x00008154, 0x00800000 }, /* OUTAUX1RMIX_INPUT2 */
	{ 0x00008158, 0x00800000 }, /* OUTAUX1RMIX_INPUT3 */
	{ 0x0000815c, 0x00800000 }, /* OUTAUX1RMIX_INPUT4 */
	{ 0x00008180, 0x00800000 }, /* OUT5LMIX_INPUT1 */
	{ 0x00008184, 0x00800000 }, /* OUT5LMIX_INPUT2 */
	{ 0x00008188, 0x00800000 }, /* OUT5LMIX_INPUT3 */
	{ 0x0000818c, 0x00800000 }, /* OUT5LMIX_INPUT4 */
	{ 0x00008190, 0x00800000 }, /* OUT5RMIX_INPUT1 */
	{ 0x00008194, 0x00800000 }, /* OUT5RMIX_INPUT2 */
	{ 0x00008198, 0x00800000 }, /* OUT5RMIX_INPUT3 */
	{ 0x0000819c, 0x00800000 }, /* OUT5RMIX_INPUT4 */
	{ 0x000081c0, 0x00800000 }, /* OUTHLMIX_INPUT1 */
	{ 0x000081c4, 0x00800000 }, /* OUTHLMIX_INPUT2 */
	{ 0x000081c8, 0x00800000 }, /* OUTHLMIX_INPUT3 */
	{ 0x000081cc, 0x00800000 }, /* OUTHLMIX_INPUT4 */
	{ 0x000081d0, 0x00800000 }, /* OUTHRMIX_INPUT1 */
	{ 0x000081d4, 0x00800000 }, /* OUTHRMIX_INPUT2 */
	{ 0x000081d8, 0x00800000 }, /* OUTHRMIX_INPUT3 */
	{ 0x000081dc, 0x00800000 }, /* OUTHRMIX_INPUT4 */
	{ 0x00008200, 0x00800000 }, /* ASP1TX1MIX_INPUT1 */
	{ 0x00008204, 0x00800000 }, /* ASP1TX1MIX_INPUT2 */
	{ 0x00008208, 0x00800000 }, /* ASP1TX1MIX_INPUT3 */
	{ 0x0000820c, 0x00800000 }, /* ASP1TX1MIX_INPUT4 */
	{ 0x00008210, 0x00800000 }, /* ASP1TX2MIX_INPUT1 */
	{ 0x00008214, 0x00800000 }, /* ASP1TX2MIX_INPUT2 */
	{ 0x00008218, 0x00800000 }, /* ASP1TX2MIX_INPUT3 */
	{ 0x0000821c, 0x00800000 }, /* ASP1TX2MIX_INPUT4 */
	{ 0x00008220, 0x00800000 }, /* ASP1TX3MIX_INPUT1 */
	{ 0x00008224, 0x00800000 }, /* ASP1TX3MIX_INPUT2 */
	{ 0x00008228, 0x00800000 }, /* ASP1TX3MIX_INPUT3 */
	{ 0x0000822c, 0x00800000 }, /* ASP1TX3MIX_INPUT4 */
	{ 0x00008230, 0x00800000 }, /* ASP1TX4MIX_INPUT1 */
	{ 0x00008234, 0x00800000 }, /* ASP1TX4MIX_INPUT2 */
	{ 0x00008238, 0x00800000 }, /* ASP1TX4MIX_INPUT3 */
	{ 0x0000823c, 0x00800000 }, /* ASP1TX4MIX_INPUT4 */
	{ 0x00008240, 0x00800000 }, /* ASP1TX5MIX_INPUT1 */
	{ 0x00008244, 0x00800000 }, /* ASP1TX5MIX_INPUT2 */
	{ 0x00008248, 0x00800000 }, /* ASP1TX5MIX_INPUT3 */
	{ 0x0000824c, 0x00800000 }, /* ASP1TX5MIX_INPUT4 */
	{ 0x00008250, 0x00800000 }, /* ASP1TX6MIX_INPUT1 */
	{ 0x00008254, 0x00800000 }, /* ASP1TX6MIX_INPUT2 */
	{ 0x00008258, 0x00800000 }, /* ASP1TX6MIX_INPUT3 */
	{ 0x0000825c, 0x00800000 }, /* ASP1TX6MIX_INPUT4 */
	{ 0x00008260, 0x00800000 }, /* ASP1TX7MIX_INPUT1 */
	{ 0x00008264, 0x00800000 }, /* ASP1TX7MIX_INPUT2 */
	{ 0x00008268, 0x00800000 }, /* ASP1TX7MIX_INPUT3 */
	{ 0x0000826c, 0x00800000 }, /* ASP1TX7MIX_INPUT4 */
	{ 0x00008270, 0x00800000 }, /* ASP1TX8MIX_INPUT1 */
	{ 0x00008274, 0x00800000 }, /* ASP1TX8MIX_INPUT2 */
	{ 0x00008278, 0x00800000 }, /* ASP1TX8MIX_INPUT3 */
	{ 0x0000827c, 0x00800000 }, /* ASP1TX8MIX_INPUT4 */
	{ 0x00008300, 0x00800000 }, /* ASP2TX1MIX_INPUT1 */
	{ 0x00008304, 0x00800000 }, /* ASP2TX1MIX_INPUT2 */
	{ 0x00008308, 0x00800000 }, /* ASP2TX1MIX_INPUT3 */
	{ 0x0000830c, 0x00800000 }, /* ASP2TX1MIX_INPUT4 */
	{ 0x00008310, 0x00800000 }, /* ASP2TX2MIX_INPUT1 */
	{ 0x00008314, 0x00800000 }, /* ASP2TX2MIX_INPUT2 */
	{ 0x00008318, 0x00800000 }, /* ASP2TX2MIX_INPUT3 */
	{ 0x0000831c, 0x00800000 }, /* ASP2TX2MIX_INPUT4 */
	{ 0x00008320, 0x00800000 }, /* ASP2TX3MIX_INPUT1 */
	{ 0x00008324, 0x00800000 }, /* ASP2TX3MIX_INPUT2 */
	{ 0x00008328, 0x00800000 }, /* ASP2TX3MIX_INPUT3 */
	{ 0x0000832c, 0x00800000 }, /* ASP2TX3MIX_INPUT4 */
	{ 0x00008330, 0x00800000 }, /* ASP2TX4MIX_INPUT1 */
	{ 0x00008334, 0x00800000 }, /* ASP2TX4MIX_INPUT2 */
	{ 0x00008338, 0x00800000 }, /* ASP2TX4MIX_INPUT3 */
	{ 0x0000833c, 0x00800000 }, /* ASP2TX4MIX_INPUT4 */
	{ 0x00008400, 0x00800000 }, /* ASP3TX1MIX_INPUT1 */
	{ 0x00008404, 0x00800000 }, /* ASP3TX1MIX_INPUT2 */
	{ 0x00008408, 0x00800000 }, /* ASP3TX1MIX_INPUT3 */
	{ 0x0000840c, 0x00800000 }, /* ASP3TX1MIX_INPUT4 */
	{ 0x00008410, 0x00800000 }, /* ASP3TX2MIX_INPUT1 */
	{ 0x00008414, 0x00800000 }, /* ASP3TX2MIX_INPUT2 */
	{ 0x00008418, 0x00800000 }, /* ASP3TX2MIX_INPUT3 */
	{ 0x0000841c, 0x00800000 }, /* ASP3TX2MIX_INPUT4 */
	{ 0x00008420, 0x00800000 }, /* ASP3TX3MIX_INPUT1 */
	{ 0x00008424, 0x00800000 }, /* ASP3TX3MIX_INPUT2 */
	{ 0x00008428, 0x00800000 }, /* ASP3TX3MIX_INPUT3 */
	{ 0x0000842c, 0x00800000 }, /* ASP3TX3MIX_INPUT4 */
	{ 0x00008430, 0x00800000 }, /* ASP3TX4MIX_INPUT1 */
	{ 0x00008434, 0x00800000 }, /* ASP3TX4MIX_INPUT2 */
	{ 0x00008438, 0x00800000 }, /* ASP3TX4MIX_INPUT3 */
	{ 0x0000843c, 0x00800000 }, /* ASP3TX4MIX_INPUT4 */
	{ 0x00008500, 0x00800000 }, /* ASP4TX1MIX_INPUT1 */
	{ 0x00008504, 0x00800000 }, /* ASP4TX1MIX_INPUT2 */
	{ 0x00008508, 0x00800000 }, /* ASP4TX1MIX_INPUT3 */
	{ 0x0000850c, 0x00800000 }, /* ASP4TX1MIX_INPUT4 */
	{ 0x00008510, 0x00800000 }, /* ASP4TX2MIX_INPUT1 */
	{ 0x00008514, 0x00800000 }, /* ASP4TX2MIX_INPUT2 */
	{ 0x00008518, 0x00800000 }, /* ASP4TX2MIX_INPUT3 */
	{ 0x0000851c, 0x00800000 }, /* ASP4TX2MIX_INPUT4 */
	{ 0x00008520, 0x00800000 }, /* ASP4TX3MIX_INPUT1 */
	{ 0x00008524, 0x00800000 }, /* ASP4TX3MIX_INPUT2 */
	{ 0x00008528, 0x00800000 }, /* ASP4TX3MIX_INPUT3 */
	{ 0x0000852c, 0x00800000 }, /* ASP4TX3MIX_INPUT4 */
	{ 0x00008530, 0x00800000 }, /* ASP4TX4MIX_INPUT1 */
	{ 0x00008534, 0x00800000 }, /* ASP4TX4MIX_INPUT2 */
	{ 0x00008538, 0x00800000 }, /* ASP4TX4MIX_INPUT3 */
	{ 0x0000853c, 0x00800000 }, /* ASP4TX4MIX_INPUT4 */
	{ 0x00008600, 0x00800000 }, /* SLIMTX1MIX_INPUT1 */
	{ 0x00008604, 0x00800000 }, /* SLIMTX1MIX_INPUT2 */
	{ 0x00008608, 0x00800000 }, /* SLIMTX1MIX_INPUT3 */
	{ 0x0000860c, 0x00800000 }, /* SLIMTX1MIX_INPUT4 */
	{ 0x00008610, 0x00800000 }, /* SLIMTX2MIX_INPUT1 */
	{ 0x00008614, 0x00800000 }, /* SLIMTX2MIX_INPUT2 */
	{ 0x00008618, 0x00800000 }, /* SLIMTX2MIX_INPUT3 */
	{ 0x0000861c, 0x00800000 }, /* SLIMTX2MIX_INPUT4 */
	{ 0x00008620, 0x00800000 }, /* SLIMTX3MIX_INPUT1 */
	{ 0x00008624, 0x00800000 }, /* SLIMTX3MIX_INPUT2 */
	{ 0x00008628, 0x00800000 }, /* SLIMTX3MIX_INPUT3 */
	{ 0x0000862c, 0x00800000 }, /* SLIMTX3MIX_INPUT4 */
	{ 0x00008630, 0x00800000 }, /* SLIMTX4MIX_INPUT1 */
	{ 0x00008634, 0x00800000 }, /* SLIMTX4MIX_INPUT2 */
	{ 0x00008638, 0x00800000 }, /* SLIMTX4MIX_INPUT3 */
	{ 0x0000863c, 0x00800000 }, /* SLIMTX4MIX_INPUT4 */
	{ 0x00008640, 0x00800000 }, /* SLIMTX5MIX_INPUT1 */
	{ 0x00008644, 0x00800000 }, /* SLIMTX5MIX_INPUT2 */
	{ 0x00008648, 0x00800000 }, /* SLIMTX5MIX_INPUT3 */
	{ 0x0000864c, 0x00800000 }, /* SLIMTX5MIX_INPUT4 */
	{ 0x00008650, 0x00800000 }, /* SLIMTX6MIX_INPUT1 */
	{ 0x00008654, 0x00800000 }, /* SLIMTX6MIX_INPUT2 */
	{ 0x00008658, 0x00800000 }, /* SLIMTX6MIX_INPUT3 */
	{ 0x0000865c, 0x00800000 }, /* SLIMTX6MIX_INPUT4 */
	{ 0x00008660, 0x00800000 }, /* SLIMTX7MIX_INPUT1 */
	{ 0x00008664, 0x00800000 }, /* SLIMTX7MIX_INPUT2 */
	{ 0x00008668, 0x00800000 }, /* SLIMTX7MIX_INPUT3 */
	{ 0x0000866c, 0x00800000 }, /* SLIMTX7MIX_INPUT4 */
	{ 0x00008670, 0x00800000 }, /* SLIMTX8MIX_INPUT1 */
	{ 0x00008674, 0x00800000 }, /* SLIMTX8MIX_INPUT2 */
	{ 0x00008678, 0x00800000 }, /* SLIMTX8MIX_INPUT3 */
	{ 0x0000867c, 0x00800000 }, /* SLIMTX8MIX_INPUT4 */
	{ 0x00008880, 0x00000000 }, /* ASRC1_IN1L_INPUT1 */
	{ 0x00008890, 0x00000000 }, /* ASRC1_IN1R_INPUT1 */
	{ 0x000088a0, 0x00000000 }, /* ASRC1_IN2L_INPUT1 */
	{ 0x000088b0, 0x00000000 }, /* ASRC1_IN2R_INPUT1 */
	{ 0x00008980, 0x00000000 }, /* ISRC1INT1_INPUT1 */
	{ 0x00008990, 0x00000000 }, /* ISRC1INT2_INPUT1 */
	{ 0x000089c0, 0x00000000 }, /* ISRC1DEC1_INPUT1 */
	{ 0x000089d0, 0x00000000 }, /* ISRC1DEC2_INPUT1 */
	{ 0x00008a00, 0x00000000 }, /* ISRC2INT1_INPUT1 */
	{ 0x00008a10, 0x00000000 }, /* ISRC2INT2_INPUT1 */
	{ 0x00008a40, 0x00000000 }, /* ISRC2DEC1_INPUT1 */
	{ 0x00008a50, 0x00000000 }, /* ISRC2DEC2_INPUT1 */
	{ 0x00008b80, 0x00800000 }, /* EQ1MIX_INPUT1 */
	{ 0x00008b84, 0x00800000 }, /* EQ1MIX_INPUT2 */
	{ 0x00008b88, 0x00800000 }, /* EQ1MIX_INPUT3 */
	{ 0x00008b8c, 0x00800000 }, /* EQ1MIX_INPUT4 */
	{ 0x00008b90, 0x00800000 }, /* EQ2MIX_INPUT1 */
	{ 0x00008b94, 0x00800000 }, /* EQ2MIX_INPUT2 */
	{ 0x00008b98, 0x00800000 }, /* EQ2MIX_INPUT3 */
	{ 0x00008b9c, 0x00800000 }, /* EQ2MIX_INPUT4 */
	{ 0x00008ba0, 0x00800000 }, /* EQ3MIX_INPUT1 */
	{ 0x00008ba4, 0x00800000 }, /* EQ3MIX_INPUT2 */
	{ 0x00008ba8, 0x00800000 }, /* EQ3MIX_INPUT3 */
	{ 0x00008bac, 0x00800000 }, /* EQ3MIX_INPUT4 */
	{ 0x00008bb0, 0x00800000 }, /* EQ4MIX_INPUT1 */
	{ 0x00008bb4, 0x00800000 }, /* EQ4MIX_INPUT2 */
	{ 0x00008bb8, 0x00800000 }, /* EQ4MIX_INPUT3 */
	{ 0x00008bbc, 0x00800000 }, /* EQ4MIX_INPUT4 */
	{ 0x00008c00, 0x00800000 }, /* DRC1LMIX_INPUT1 */
	{ 0x00008c04, 0x00800000 }, /* DRC1LMIX_INPUT2 */
	{ 0x00008c08, 0x00800000 }, /* DRC1LMIX_INPUT3 */
	{ 0x00008c0c, 0x00800000 }, /* DRC1LMIX_INPUT4 */
	{ 0x00008c10, 0x00800000 }, /* DRC1RMIX_INPUT1 */
	{ 0x00008c14, 0x00800000 }, /* DRC1RMIX_INPUT2 */
	{ 0x00008c18, 0x00800000 }, /* DRC1RMIX_INPUT3 */
	{ 0x00008c1c, 0x00800000 }, /* DRC1RMIX_INPUT4 */
	{ 0x00008c20, 0x00800000 }, /* DRC2LMIX_INPUT1 */
	{ 0x00008c24, 0x00800000 }, /* DRC2LMIX_INPUT2 */
	{ 0x00008c28, 0x00800000 }, /* DRC2LMIX_INPUT3 */
	{ 0x00008c2c, 0x00800000 }, /* DRC2LMIX_INPUT4 */
	{ 0x00008c30, 0x00800000 }, /* DRC2RMIX_INPUT1 */
	{ 0x00008c34, 0x00800000 }, /* DRC2RMIX_INPUT2 */
	{ 0x00008c38, 0x00800000 }, /* DRC2RMIX_INPUT3 */
	{ 0x00008c3c, 0x00800000 }, /* DRC2RMIX_INPUT4 */
	{ 0x00008c80, 0x00800000 }, /* LHPF1MIX_INPUT1 */
	{ 0x00008c84, 0x00800000 }, /* LHPF1MIX_INPUT2 */
	{ 0x00008c88, 0x00800000 }, /* LHPF1MIX_INPUT3 */
	{ 0x00008c8c, 0x00800000 }, /* LHPF1MIX_INPUT4 */
	{ 0x00008c90, 0x00800000 }, /* LHPF2MIX_INPUT1 */
	{ 0x00008c94, 0x00800000 }, /* LHPF2MIX_INPUT2 */
	{ 0x00008c98, 0x00800000 }, /* LHPF2MIX_INPUT3 */
	{ 0x00008c9c, 0x00800000 }, /* LHPF2MIX_INPUT4 */
	{ 0x00008ca0, 0x00800000 }, /* LHPF3MIX_INPUT1 */
	{ 0x00008ca4, 0x00800000 }, /* LHPF3MIX_INPUT2 */
	{ 0x00008ca8, 0x00800000 }, /* LHPF3MIX_INPUT3 */
	{ 0x00008cac, 0x00800000 }, /* LHPF3MIX_INPUT4 */
	{ 0x00008cb0, 0x00800000 }, /* LHPF4MIX_INPUT1 */
	{ 0x00008cb4, 0x00800000 }, /* LHPF4MIX_INPUT2 */
	{ 0x00008cb8, 0x00800000 }, /* LHPF4MIX_INPUT3 */
	{ 0x00008cbc, 0x00800000 }, /* LHPF4MIX_INPUT4 */
	{ 0x00008d00, 0x00000000 }, /* DFC1_CH1_INPUT1 */
	{ 0x00008d10, 0x00000000 }, /* DFC1_CH2_INPUT1 */
	{ 0x00008d20, 0x00000000 }, /* DFC1_CH3_INPUT1 */
	{ 0x00008d30, 0x00000000 }, /* DFC1_CH4_INPUT1 */
	{ 0x00008d40, 0x00000000 }, /* DFC1_CH5_INPUT1 */
	{ 0x00008d50, 0x00000000 }, /* DFC1_CH6_INPUT1 */
	{ 0x00008d60, 0x00000000 }, /* DFC1_CH7_INPUT1 */
	{ 0x00008d70, 0x00000000 }, /* DFC1_CH8_INPUT1 */
	{ 0x00009000, 0x00800000 }, /* DSP1RX1MIX_INPUT1 */
	{ 0x00009004, 0x00800000 }, /* DSP1RX1MIX_INPUT2 */
	{ 0x00009008, 0x00800000 }, /* DSP1RX1MIX_INPUT3 */
	{ 0x0000900c, 0x00800000 }, /* DSP1RX1MIX_INPUT4 */
	{ 0x00009010, 0x00800000 }, /* DSP1RX2MIX_INPUT1 */
	{ 0x00009014, 0x00800000 }, /* DSP1RX2MIX_INPUT2 */
	{ 0x00009018, 0x00800000 }, /* DSP1RX2MIX_INPUT3 */
	{ 0x0000901c, 0x00800000 }, /* DSP1RX2MIX_INPUT4 */
	{ 0x00009020, 0x00800000 }, /* DSP1RX3MIX_INPUT1 */
	{ 0x00009024, 0x00800000 }, /* DSP1RX3MIX_INPUT2 */
	{ 0x00009028, 0x00800000 }, /* DSP1RX3MIX_INPUT3 */
	{ 0x0000902c, 0x00800000 }, /* DSP1RX3MIX_INPUT4 */
	{ 0x00009030, 0x00800000 }, /* DSP1RX4MIX_INPUT1 */
	{ 0x00009034, 0x00800000 }, /* DSP1RX4MIX_INPUT2 */
	{ 0x00009038, 0x00800000 }, /* DSP1RX4MIX_INPUT3 */
	{ 0x0000903c, 0x00800000 }, /* DSP1RX4MIX_INPUT4 */
	{ 0x00009040, 0x00800000 }, /* DSP1RX5MIX_INPUT1 */
	{ 0x00009044, 0x00800000 }, /* DSP1RX5MIX_INPUT2 */
	{ 0x00009048, 0x00800000 }, /* DSP1RX5MIX_INPUT3 */
	{ 0x0000904c, 0x00800000 }, /* DSP1RX5MIX_INPUT4 */
	{ 0x00009050, 0x00800000 }, /* DSP1RX6MIX_INPUT1 */
	{ 0x00009054, 0x00800000 }, /* DSP1RX6MIX_INPUT2 */
	{ 0x00009058, 0x00800000 }, /* DSP1RX6MIX_INPUT3 */
	{ 0x0000905c, 0x00800000 }, /* DSP1RX6MIX_INPUT4 */
	{ 0x00009060, 0x00800000 }, /* DSP1RX7MIX_INPUT1 */
	{ 0x00009064, 0x00800000 }, /* DSP1RX7MIX_INPUT2 */
	{ 0x00009068, 0x00800000 }, /* DSP1RX7MIX_INPUT3 */
	{ 0x0000906c, 0x00800000 }, /* DSP1RX7MIX_INPUT4 */
	{ 0x00009070, 0x00800000 }, /* DSP1RX8MIX_INPUT1 */
	{ 0x00009074, 0x00800000 }, /* DSP1RX8MIX_INPUT2 */
	{ 0x00009078, 0x00800000 }, /* DSP1RX8MIX_INPUT3 */
	{ 0x0000907c, 0x00800000 }, /* DSP1RX8MIX_INPUT4 */
	{ 0x00009100, 0x00800000 }, /* DSP2RX1MIX_INPUT1 */
	{ 0x00009104, 0x00800000 }, /* DSP2RX1MIX_INPUT2 */
	{ 0x00009108, 0x00800000 }, /* DSP2RX1MIX_INPUT3 */
	{ 0x0000910c, 0x00800000 }, /* DSP2RX1MIX_INPUT4 */
	{ 0x00009110, 0x00800000 }, /* DSP2RX2MIX_INPUT1 */
	{ 0x00009114, 0x00800000 }, /* DSP2RX2MIX_INPUT2 */
	{ 0x00009118, 0x00800000 }, /* DSP2RX2MIX_INPUT3 */
	{ 0x0000911c, 0x00800000 }, /* DSP2RX2MIX_INPUT4 */
	{ 0x00009120, 0x00800000 }, /* DSP2RX3MIX_INPUT1 */
	{ 0x00009124, 0x00800000 }, /* DSP2RX3MIX_INPUT2 */
	{ 0x00009128, 0x00800000 }, /* DSP2RX3MIX_INPUT3 */
	{ 0x0000912c, 0x00800000 }, /* DSP2RX3MIX_INPUT4 */
	{ 0x00009130, 0x00800000 }, /* DSP2RX4MIX_INPUT1 */
	{ 0x00009134, 0x00800000 }, /* DSP2RX4MIX_INPUT2 */
	{ 0x00009138, 0x00800000 }, /* DSP2RX4MIX_INPUT3 */
	{ 0x0000913c, 0x00800000 }, /* DSP2RX4MIX_INPUT4 */
	{ 0x00009140, 0x00800000 }, /* DSP2RX5MIX_INPUT1 */
	{ 0x00009144, 0x00800000 }, /* DSP2RX5MIX_INPUT2 */
	{ 0x00009148, 0x00800000 }, /* DSP2RX5MIX_INPUT3 */
	{ 0x0000914c, 0x00800000 }, /* DSP2RX5MIX_INPUT4 */
	{ 0x00009150, 0x00800000 }, /* DSP2RX6MIX_INPUT1 */
	{ 0x00009154, 0x00800000 }, /* DSP2RX6MIX_INPUT2 */
	{ 0x00009158, 0x00800000 }, /* DSP2RX6MIX_INPUT3 */
	{ 0x0000915c, 0x00800000 }, /* DSP2RX6MIX_INPUT4 */
	{ 0x00009160, 0x00800000 }, /* DSP2RX7MIX_INPUT1 */
	{ 0x00009164, 0x00800000 }, /* DSP2RX7MIX_INPUT2 */
	{ 0x00009168, 0x00800000 }, /* DSP2RX7MIX_INPUT3 */
	{ 0x0000916c, 0x00800000 }, /* DSP2RX7MIX_INPUT4 */
	{ 0x00009170, 0x00800000 }, /* DSP2RX8MIX_INPUT1 */
	{ 0x00009174, 0x00800000 }, /* DSP2RX8MIX_INPUT2 */
	{ 0x00009178, 0x00800000 }, /* DSP2RX8MIX_INPUT3 */
	{ 0x0000917c, 0x00800000 }, /* DSP2RX8MIX_INPUT4 */
	{ 0x00009800, 0x00800000 }, /* SWIRE1_DP1TX1MIX_INPUT1 */
	{ 0x00009804, 0x00800000 }, /* SWIRE1_DP1TX1MIX_INPUT2 */
	{ 0x00009808, 0x00800000 }, /* SWIRE1_DP1TX1MIX_INPUT3 */
	{ 0x0000980c, 0x00800000 }, /* SWIRE1_DP1TX1MIX_INPUT4 */
	{ 0x00009810, 0x00800000 }, /* SWIRE1_DP1TX2MIX_INPUT1 */
	{ 0x00009814, 0x00800000 }, /* SWIRE1_DP1TX2MIX_INPUT2 */
	{ 0x00009818, 0x00800000 }, /* SWIRE1_DP1TX2MIX_INPUT3 */
	{ 0x0000981c, 0x00800000 }, /* SWIRE1_DP1TX2MIX_INPUT4 */
	{ 0x00009820, 0x00800000 }, /* SWIRE1_DP1TX3MIX_INPUT1 */
	{ 0x00009824, 0x00800000 }, /* SWIRE1_DP1TX3MIX_INPUT2 */
	{ 0x00009828, 0x00800000 }, /* SWIRE1_DP1TX3MIX_INPUT3 */
	{ 0x0000982c, 0x00800000 }, /* SWIRE1_DP1TX3MIX_INPUT4 */
	{ 0x00009830, 0x00800000 }, /* SWIRE1_DP1TX4MIX_INPUT1 */
	{ 0x00009834, 0x00800000 }, /* SWIRE1_DP1TX4MIX_INPUT2 */
	{ 0x00009838, 0x00800000 }, /* SWIRE1_DP1TX4MIX_INPUT3 */
	{ 0x0000983c, 0x00800000 }, /* SWIRE1_DP1TX4MIX_INPUT4 */
	{ 0x00009840, 0x00800000 }, /* SWIRE1_DP1TX5MIX_INPUT1 */
	{ 0x00009844, 0x00800000 }, /* SWIRE1_DP1TX5MIX_INPUT2 */
	{ 0x00009848, 0x00800000 }, /* SWIRE1_DP1TX5MIX_INPUT3 */
	{ 0x0000984c, 0x00800000 }, /* SWIRE1_DP1TX5MIX_INPUT4 */
	{ 0x00009850, 0x00800000 }, /* SWIRE1_DP1TX6MIX_INPUT1 */
	{ 0x00009854, 0x00800000 }, /* SWIRE1_DP1TX6MIX_INPUT2 */
	{ 0x00009858, 0x00800000 }, /* SWIRE1_DP1TX6MIX_INPUT3 */
	{ 0x0000985c, 0x00800000 }, /* SWIRE1_DP1TX6MIX_INPUT4 */
	{ 0x00009880, 0x00800000 }, /* SWIRE1_DP2TX1MIX_INPUT1 */
	{ 0x00009884, 0x00800000 }, /* SWIRE1_DP2TX1MIX_INPUT2 */
	{ 0x00009888, 0x00800000 }, /* SWIRE1_DP2TX1MIX_INPUT3 */
	{ 0x0000988c, 0x00800000 }, /* SWIRE1_DP2TX1MIX_INPUT4 */
	{ 0x00009890, 0x00800000 }, /* SWIRE1_DP2TX2MIX_INPUT1 */
	{ 0x00009894, 0x00800000 }, /* SWIRE1_DP2TX2MIX_INPUT2 */
	{ 0x00009898, 0x00800000 }, /* SWIRE1_DP2TX2MIX_INPUT3 */
	{ 0x0000989c, 0x00800000 }, /* SWIRE1_DP2TX2MIX_INPUT4 */
	{ 0x000098a0, 0x00800000 }, /* SWIRE1_DP2TX3MIX_INPUT1 */
	{ 0x000098a4, 0x00800000 }, /* SWIRE1_DP2TX3MIX_INPUT2 */
	{ 0x000098a8, 0x00800000 }, /* SWIRE1_DP2TX3MIX_INPUT3 */
	{ 0x000098ac, 0x00800000 }, /* SWIRE1_DP2TX3MIX_INPUT4 */
	{ 0x000098b0, 0x00800000 }, /* SWIRE1_DP2TX4MIX_INPUT1 */
	{ 0x000098b4, 0x00800000 }, /* SWIRE1_DP2TX4MIX_INPUT2 */
	{ 0x000098b8, 0x00800000 }, /* SWIRE1_DP2TX4MIX_INPUT3 */
	{ 0x000098bc, 0x00800000 }, /* SWIRE1_DP2TX4MIX_INPUT4 */
	{ 0x000098c0, 0x00800000 }, /* SWIRE1_DP2TX5MIX_INPUT1 */
	{ 0x000098c4, 0x00800000 }, /* SWIRE1_DP2TX5MIX_INPUT2 */
	{ 0x000098c8, 0x00800000 }, /* SWIRE1_DP2TX5MIX_INPUT3 */
	{ 0x000098cc, 0x00800000 }, /* SWIRE1_DP2TX5MIX_INPUT4 */
	{ 0x000098d0, 0x00800000 }, /* SWIRE1_DP2TX6MIX_INPUT1 */
	{ 0x000098d4, 0x00800000 }, /* SWIRE1_DP2TX6MIX_INPUT2 */
	{ 0x000098d8, 0x00800000 }, /* SWIRE1_DP2TX6MIX_INPUT3 */
	{ 0x000098dc, 0x00800000 }, /* SWIRE1_DP2TX6MIX_INPUT4 */
	{ 0x0000a000, 0x00000000 }, /* ASRC1_ENABLE */
	{ 0x0000a008, 0x40000000 }, /* ASRC1_CONTROL1 */
	{ 0x0000a400, 0x00000000 }, /* ISRC1_CONTROL1 */
	{ 0x0000a404, 0x00000000 }, /* ISRC1_CONTROL2 */
	{ 0x0000a510, 0x00000000 }, /* ISRC2_CONTROL1 */
	{ 0x0000a514, 0x00000000 }, /* ISRC2_CONTROL2 */
	{ 0x0000a800, 0x00000000 }, /* FX_SAMPLE_RATE */
	{ 0x0000a808, 0x00000000 }, /* EQ_CONTROL1 */
	{ 0x0000a80c, 0x00000000 }, /* EQ_CONTROL2 */
	{ 0x0000a810, 0x0c0c0c0c }, /* EQ1_GAIN1 */
	{ 0x0000a814, 0x0000000c }, /* EQ1_GAIN2 */
	{ 0x0000a818, 0x03fe0fc8 }, /* EQ1_BAND1_COEFF1 */
	{ 0x0000a81c, 0x00000b75 }, /* EQ1_BAND1_COEFF2 */
	{ 0x0000a820, 0x000000e0 }, /* EQ1_BAND1_PG */
	{ 0x0000a824, 0xf1361ec4 }, /* EQ1_BAND2_COEFF1 */
	{ 0x0000a828, 0x00000409 }, /* EQ1_BAND2_COEFF2 */
	{ 0x0000a82c, 0x000004cc }, /* EQ1_BAND2_PG */
	{ 0x0000a830, 0xf3371c9b }, /* EQ1_BAND3_COEFF1 */
	{ 0x0000a834, 0x0000040b }, /* EQ1_BAND3_COEFF2 */
	{ 0x0000a838, 0x00000cbb }, /* EQ1_BAND3_PG */
	{ 0x0000a83c, 0xf7d916f8 }, /* EQ1_BAND4_COEFF1 */
	{ 0x0000a840, 0x0000040a }, /* EQ1_BAND4_COEFF2 */
	{ 0x0000a844, 0x00001f14 }, /* EQ1_BAND4_PG */
	{ 0x0000a848, 0x0563058c }, /* EQ1_BAND5_COEFF1 */
	{ 0x0000a84c, 0x00000000 }, /* */
	{ 0x0000a850, 0x00004000 }, /* EQ1_BAND5_PG */
	{ 0x0000a854, 0x0c0c0c0c }, /* EQ2_GAIN1 */
	{ 0x0000a858, 0x0000000c }, /* EQ2_GAIN2 */
	{ 0x0000a85c, 0x03fe0fc8 }, /* EQ2_BAND1_COEFF1 */
	{ 0x0000a860, 0x00000b75 }, /* EQ2_BAND1_COEFF2 */
	{ 0x0000a864, 0x000000e0 }, /* EQ2_BAND1_PG */
	{ 0x0000a868, 0xf1361ec4 }, /* EQ2_BAND2_COEFF1 */
	{ 0x0000a86c, 0x00000409 }, /* EQ2_BAND2_COEFF2 */
	{ 0x0000a870, 0x000004cc }, /* EQ2_BAND2_PG */
	{ 0x0000a874, 0xf3371c9b }, /* EQ2_BAND3_COEFF1 */
	{ 0x0000a878, 0x0000040b }, /* EQ2_BAND3_COEFF2 */
	{ 0x0000a87c, 0x00000cbb }, /* EQ2_BAND3_PG */
	{ 0x0000a880, 0xf7d916f8 }, /* EQ2_BAND4_COEFF1 */
	{ 0x0000a884, 0x0000040a }, /* EQ2_BAND4_COEFF2 */
	{ 0x0000a888, 0x00001f14 }, /* EQ2_BAND4_PG */
	{ 0x0000a88c, 0x0563058c }, /* EQ2_BAND5_COEFF1 */
	{ 0x0000a890, 0x00000000 }, /* */
	{ 0x0000a894, 0x00004000 }, /* EQ2_BAND5_PG */
	{ 0x0000a898, 0x0c0c0c0c }, /* EQ3_GAIN1 */
	{ 0x0000a89c, 0x0000000c }, /* EQ3_GAIN2 */
	{ 0x0000a8a0, 0x03fe0fc8 }, /* EQ3_BAND1_COEFF1 */
	{ 0x0000a8a4, 0x00000b75 }, /* EQ3_BAND1_COEFF2 */
	{ 0x0000a8a8, 0x000000e0 }, /* EQ3_BAND1_PG */
	{ 0x0000a8ac, 0xf1361ec4 }, /* EQ3_BAND2_COEFF1 */
	{ 0x0000a8b0, 0x00000409 }, /* EQ3_BAND2_COEFF2 */
	{ 0x0000a8b4, 0x000004cc }, /* EQ3_BAND2_PG */
	{ 0x0000a8b8, 0xf3371c9b }, /* EQ3_BAND3_COEFF1 */
	{ 0x0000a8bc, 0x0000040b }, /* EQ3_BAND3_COEFF2 */
	{ 0x0000a8c0, 0x00000cbb }, /* EQ3_BAND3_PG */
	{ 0x0000a8c4, 0xf7d916f8 }, /* EQ3_BAND4_COEFF1 */
	{ 0x0000a8c8, 0x0000040a }, /* EQ3_BAND4_COEFF2 */
	{ 0x0000a8cc, 0x00001f14 }, /* EQ3_BAND4_PG */
	{ 0x0000a8d0, 0x0563058c }, /* EQ3_BAND5_COEFF1 */
	{ 0x0000a8d4, 0x00000000 }, /* */
	{ 0x0000a8d8, 0x00004000 }, /* EQ3_BAND5_PG */
	{ 0x0000a8dc, 0x0c0c0c0c }, /* EQ4_GAIN1 */
	{ 0x0000a8e0, 0x0000000c }, /* EQ4_GAIN2 */
	{ 0x0000a8e4, 0x03fe0fc8 }, /* EQ4_BAND1_COEFF1 */
	{ 0x0000a8e8, 0x00000b75 }, /* EQ4_BAND1_COEFF2 */
	{ 0x0000a8ec, 0x000000e0 }, /* EQ4_BAND1_PG */
	{ 0x0000a8f0, 0xf1361ec4 }, /* EQ4_BAND2_COEFF1 */
	{ 0x0000a8f4, 0x00000409 }, /* EQ4_BAND2_COEFF2 */
	{ 0x0000a8f8, 0x000004cc }, /* EQ4_BAND2_PG */
	{ 0x0000a8fc, 0xf3371c9b }, /* EQ4_BAND3_COEFF1 */
	{ 0x0000a900, 0x0000040b }, /* EQ4_BAND3_COEFF2 */
	{ 0x0000a904, 0x00000cbb }, /* EQ4_BAND3_PG */
	{ 0x0000a908, 0xf7d916f8 }, /* EQ4_BAND4_COEFF1 */
	{ 0x0000a90c, 0x0000040a }, /* EQ4_BAND4_COEFF2 */
	{ 0x0000a910, 0x00001f14 }, /* EQ4_BAND4_PG */
	{ 0x0000a914, 0x0563058c }, /* EQ4_BAND5_COEFF1 */
	{ 0x0000a918, 0x00000000 }, /* */
	{ 0x0000a91c, 0x00004000 }, /* EQ4_BAND5_PG */
	{ 0x0000aa30, 0x00000000 }, /* LHPF_CONTROL1 */
	{ 0x0000aa34, 0x00000000 }, /* LHPF_CONTROL2 */
	{ 0x0000aa38, 0x00000000 }, /* LHPF1_COEFF */
	{ 0x0000aa3c, 0x00000000 }, /* LHPF2_COEFF */
	{ 0x0000aa40, 0x00000000 }, /* LHPF3_COEFF */
	{ 0x0000aa44, 0x00000000 }, /* LHPF4_COEFF */
	{ 0x0000ab00, 0x00000000 }, /* DRC1_CONTROL1 */
	{ 0x0000ab04, 0x49130018 }, /* DRC1_CONTROL2 */
	{ 0x0000ab08, 0x00000018 }, /* DRC1_CONTROL3 */
	{ 0x0000ab0c, 0x00000000 }, /* DRC1_CONTROL4 */
	{ 0x0000ab14, 0x00000000 }, /* DRC2_CONTROL1 */
	{ 0x0000ab18, 0x49130018 }, /* DRC2_CONTROL2 */
	{ 0x0000ab1c, 0x00000018 }, /* DRC2_CONTROL3 */
	{ 0x0000ab20, 0x00000000 }, /* DRC2_CONTROL4 */
	{ 0x0000ac00, 0x00000000 }, /* DFC1_CH1_CTRL */
	{ 0x0000ac04, 0x00001f00 }, /* DFC1_CH1_RX */
	{ 0x0000ac08, 0x00001f00 }, /* DFC1_CH1_TX */
	{ 0x0000ac0c, 0x00000000 }, /* DFC1_CH2_CTRL */
	{ 0x0000ac10, 0x00001f00 }, /* DFC1_CH2_RX */
	{ 0x0000ac14, 0x00001f00 }, /* DFC1_CH2_TX */
	{ 0x0000ac18, 0x00000000 }, /* DFC1_CH3_CTRL */
	{ 0x0000ac1c, 0x00001f00 }, /* DFC1_CH3_RX */
	{ 0x0000ac20, 0x00001f00 }, /* DFC1_CH3_TX */
	{ 0x0000ac24, 0x00000000 }, /* DFC1_CH4_CTRL */
	{ 0x0000ac28, 0x00001f00 }, /* DFC1_CH4_RX */
	{ 0x0000ac2c, 0x00001f00 }, /* DFC1_CH4_TX */
	{ 0x0000ac30, 0x00000000 }, /* DFC1_CH5_CTRL */
	{ 0x0000ac34, 0x00001f00 }, /* DFC1_CH5_RX */
	{ 0x0000ac38, 0x00001f00 }, /* DFC1_CH5_TX */
	{ 0x0000ac3c, 0x00000000 }, /* DFC1_CH6_CTRL */
	{ 0x0000ac40, 0x00001f00 }, /* DFC1_CH6_RX */
	{ 0x0000ac44, 0x00001f00 }, /* DFC1_CH6_TX */
	{ 0x0000ac48, 0x00000000 }, /* DFC1_CH7_CTRL */
	{ 0x0000ac4c, 0x00001f00 }, /* DFC1_CH7_RX */
	{ 0x0000ac50, 0x00001f00 }, /* DFC1_CH7_TX */
	{ 0x0000ac54, 0x00000000 }, /* DFC1_CH8_CTRL */
	{ 0x0000ac58, 0x00001f00 }, /* DFC1_CH8_RX */
	{ 0x0000ac5c, 0x00001f00 }, /* DFC1_CH8_TX */
	{ 0x0000acc4, 0x00000000 }, /* DFC1_DITHER */
	{ 0x0000b000, 0x00000000 }, /* TONE_GENERATOR1 */
	{ 0x0000b004, 0x00100000 }, /* TONE_GENERATOR2 */
	{ 0x0000b008, 0x00100000 }, /* TONE_GENERATOR3 */
	{ 0x0000b400, 0x00000000 }, /* COMFORT_NOISE_GENERATOR */
	{ 0x0000b800, 0x00000000 }, /* US_CONTROL */
	{ 0x0000b804, 0x00002030 }, /* US1_CONTROL */
	{ 0x0000b808, 0x00000000 }, /* US1_DET_CONTROL */
	{ 0x0000b814, 0x00002030 }, /* US2_CONTROL */
	{ 0x0000b818, 0x00000000 }, /* US2_DET_CONTROL */
	{ 0x0000c000, 0x00000000 }, /* PWM_DRIVE_1 */
	{ 0x0000c004, 0x00000100 }, /* PWM_DRIVE_2 */
	{ 0x0000c008, 0x00000100 }, /* PWM_DRIVE_3 */
	{ 0x0000c400, 0x00000000 }, /* HAPTICS_CONTROL1 */
	{ 0x0000c404, 0x00007fff }, /* HAPTICS_CONTROL2 */
	{ 0x0000c408, 0x00000000 }, /* HAPTICS_CONTROL3 */
	{ 0x0000c40c, 0x00000000 }, /* HAPTICS_CONTROL4 */
	{ 0x0000c410, 0x00000000 }, /* HAPTICS_CONTROL5 */
	{ 0x0000c800, 0x00000000 }, /* ANC_CTRL_1 */
	{ 0x0000c804, 0x00000000 }, /* ANC_CTRL_2 */
	{ 0x0000c808, 0x00000000 }, /* ANC_CTRL_3 */
	{ 0x0000c80c, 0x0000001c }, /* ANC_CTRL_4 */
	{ 0x0000c810, 0x00000000 }, /* ANC_CTRL_5 */
	{ 0x0000c814, 0x00000000 }, /* ANC_CTRL_6 */
	{ 0x0000c818, 0x00000000 }, /* ANC_CTRL_7 */
	{ 0x0000c81c, 0x00000000 }, /* ANC_CTRL_8 */
	{ 0x0000c820, 0x00000000 }, /* ANC_CTRL_9 */
	{ 0x0000c824, 0x00000000 }, /* ANC_CTRL_10 */
	{ 0x0000c828, 0x00000000 }, /* ANC_CTRL_11 */
	{ 0x0000c82c, 0x00000000 }, /* ANC_CTRL_12 */
	{ 0x0000c830, 0x00000000 }, /* ANC_CTRL_13 */
	{ 0x0000c834, 0x00000000 }, /* ANC_L_CTRL_1 */
	{ 0x0000c838, 0x00000004 }, /* ANC_L_CTRL_2 */
	{ 0x0000c83c, 0x00000004 }, /* ANC_L_CTRL_3 */
	{ 0x0000c840, 0x00000002 }, /* ANC_L_CTRL_4 */
	{ 0x0000c844, 0x00000000 }, /* ANC_L_CTRL_5 */
	{ 0x0000c848, 0x00000010 }, /* ANC_L_CTRL_6 */
	{ 0x0000c84c, 0x00000000 }, /* ANC_L_CTRL_7 */
	{ 0x0000c850, 0x00000000 }, /* ANC_L_CTRL_8 */
	{ 0x0000c854, 0x00000000 }, /* ANC_L_CTRL_9 */
	{ 0x0000c858, 0x00000000 }, /* ANC_L_CTRL_10 */
	{ 0x0000c85c, 0x00000000 }, /* ANC_L_CTRL_11 */
	{ 0x0000c860, 0x00000000 }, /* ANC_L_CTRL_12 */
	{ 0x0000c864, 0x00000000 }, /* ANC_L_CTRL_13 */
	{ 0x0000c868, 0x00000000 }, /* ANC_L_CTRL_14 */
	{ 0x0000c86c, 0x00000000 }, /* ANC_L_CTRL_15 */
	{ 0x0000c870, 0x00000000 }, /* ANC_L_CTRL_16 */
	{ 0x0000c874, 0x00000000 }, /* ANC_L_CTRL_17 */
	{ 0x0000c878, 0x00000000 }, /* ANC_L_CTRL_18 */
	{ 0x0000c87c, 0x00000000 }, /* ANC_L_CTRL_19 */
	{ 0x0000c880, 0x00000000 }, /* ANC_L_CTRL_20 */
	{ 0x0000c884, 0x00000000 }, /* ANC_L_CTRL_21 */
	{ 0x0000c888, 0x00000000 }, /* ANC_L_CTRL_22 */
	{ 0x0000c88c, 0x00000000 }, /* ANC_L_CTRL_23 */
	{ 0x0000c890, 0x00000000 }, /* ANC_L_CTRL_24 */
	{ 0x0000c894, 0x00000000 }, /* ANC_L_CTRL_25 */
	{ 0x0000c898, 0x00000000 }, /* ANC_L_CTRL_26 */
	{ 0x0000c89c, 0x00000000 }, /* ANC_L_CTRL_27 */
	{ 0x0000c8a0, 0x00000000 }, /* ANC_L_CTRL_28 */
	{ 0x0000c8a4, 0x00000000 }, /* ANC_L_CTRL_29 */
	{ 0x0000c8a8, 0x00000000 }, /* ANC_L_CTRL_30 */
	{ 0x0000c8ac, 0x00000000 }, /* ANC_L_CTRL_31 */
	{ 0x0000c8b0, 0x00000000 }, /* ANC_L_CTRL_32 */
	{ 0x0000c8b4, 0x00000000 }, /* ANC_L_CTRL_33 */
	{ 0x0000c8b8, 0x00000000 }, /* ANC_L_CTRL_34 */
	{ 0x0000c8bc, 0x00000000 }, /* ANC_L_CTRL_35 */
	{ 0x0000c8c0, 0x00000000 }, /* ANC_L_CTRL_36 */
	{ 0x0000c8c4, 0x00000000 }, /* ANC_L_CTRL_37 */
	{ 0x0000c8c8, 0x00000000 }, /* ANC_L_CTRL_38 */
	{ 0x0000c8cc, 0x00000000 }, /* ANC_L_CTRL_39 */
	{ 0x0000c8d0, 0x00000000 }, /* ANC_L_CTRL_40 */
	{ 0x0000c8d4, 0x00000000 }, /* ANC_L_CTRL_41 */
	{ 0x0000c8d8, 0x00000000 }, /* ANC_L_CTRL_42 */
	{ 0x0000c8dc, 0x00000000 }, /* ANC_L_CTRL_43 */
	{ 0x0000c8e0, 0x00000000 }, /* ANC_L_CTRL_44 */
	{ 0x0000c8e4, 0x00000000 }, /* ANC_L_CTRL_45 */
	{ 0x0000c8e8, 0x00000000 }, /* ANC_L_CTRL_46 */
	{ 0x0000c8ec, 0x00000000 }, /* ANC_L_CTRL_47 */
	{ 0x0000c8f0, 0x00000000 }, /* ANC_L_CTRL_48 */
	{ 0x0000c8f4, 0x00000000 }, /* ANC_L_CTRL_49 */
	{ 0x0000c8f8, 0x00000000 }, /* ANC_L_CTRL_50 */
	{ 0x0000c8fc, 0x00000000 }, /* ANC_L_CTRL_51 */
	{ 0x0000c900, 0x00000000 }, /* ANC_L_CTRL_52 */
	{ 0x0000c904, 0x00000000 }, /* ANC_L_CTRL_53 */
	{ 0x0000c908, 0x00000000 }, /* ANC_L_CTRL_54 */
	{ 0x0000c90c, 0x00000000 }, /* ANC_L_CTRL_55 */
	{ 0x0000c910, 0x00000000 }, /* ANC_L_CTRL_56 */
	{ 0x0000c914, 0x00000000 }, /* ANC_L_CTRL_57 */
	{ 0x0000c918, 0x00000000 }, /* ANC_L_CTRL_58 */
	{ 0x0000c91c, 0x00000000 }, /* ANC_L_CTRL_59 */
	{ 0x0000c920, 0x00000000 }, /* ANC_L_CTRL_60 */
	{ 0x0000c924, 0x00000000 }, /* ANC_L_CTRL_61 */
	{ 0x0000c928, 0x00000000 }, /* ANC_L_CTRL_DEBUG */
	{ 0x0000c92c, 0x00000000 }, /* ANC_L_CTRL_62 */
	{ 0x0000c930, 0x00000000 }, /* ANC_L_CTRL_63 */
	{ 0x0000c934, 0x00000000 }, /* ANC_L_CTRL_64 */
	{ 0x0000c938, 0x00000000 }, /* ANC_L_CTRL_65 */
	{ 0x0000c93c, 0x00000000 }, /* ANC_L_CTRL_66 */
	{ 0x00017008, 0x00000000 }, /* DSP1_CTRL_SETUP */
	{ 0x0001700c, 0x00000000 }, /* DSP1_XM_SRAM_IBUS_SETUP_0 */
	{ 0x00017010, 0x00000003 }, /* DSP1_XM_SRAM_IBUS_SETUP_1 */
	{ 0x00017014, 0x00000003 }, /* DSP1_XM_SRAM_IBUS_SETUP_2 */
	{ 0x00017018, 0x00000003 }, /* DSP1_XM_SRAM_IBUS_SETUP_3 */
	{ 0x0001701c, 0x00000003 }, /* DSP1_XM_SRAM_IBUS_SETUP_4 */
	{ 0x00017020, 0x00000003 }, /* DSP1_XM_SRAM_IBUS_SETUP_5 */
	{ 0x00017024, 0x00000003 }, /* DSP1_XM_SRAM_IBUS_SETUP_6 */
	{ 0x00017028, 0x00000003 }, /* DSP1_XM_SRAM_IBUS_SETUP_7 */
	{ 0x0001702c, 0x00000000 }, /* DSP1_YM_SRAM_IBUS_SETUP_0 */
	{ 0x00017030, 0x00000003 }, /* DSP1_YM_SRAM_IBUS_SETUP_1 */
	{ 0x00017034, 0x00000003 }, /* DSP1_YM_SRAM_IBUS_SETUP_2 */
	{ 0x00017038, 0x00000003 }, /* DSP1_YM_SRAM_IBUS_SETUP_3 */
	{ 0x0001703c, 0x00000003 }, /* DSP1_YM_SRAM_IBUS_SETUP_4 */
	{ 0x00017040, 0x00000000 }, /* DSP1_PM_SRAM_IBUS_SETUP_0 */
	{ 0x00017044, 0x00000003 }, /* DSP1_PM_SRAM_IBUS_SETUP_1 */
	{ 0x00017048, 0x00000003 }, /* DSP1_PM_SRAM_IBUS_SETUP_2 */
	{ 0x0001704c, 0x00000003 }, /* DSP1_PM_SRAM_IBUS_SETUP_3 */
	{ 0x00017108, 0x00000000 }, /* DSP2_CTRL_SETUP */
	{ 0x0001710c, 0x00000000 }, /* DSP2_XM_SRAM_IBUS_SETUP_0 */
	{ 0x00017110, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_1 */
	{ 0x00017114, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_2 */
	{ 0x00017118, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_3 */
	{ 0x0001711c, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_4 */
	{ 0x00017120, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_5 */
	{ 0x00017124, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_6 */
	{ 0x00017128, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_7 */
	{ 0x0001712c, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_8 */
	{ 0x00017130, 0x00000003 }, /* DSP2_XM_SRAM_IBUS_SETUP_9 */
	{ 0x00017134, 0x00000000 }, /* DSP2_YM_SRAM_IBUS_SETUP_0 */
	{ 0x00017138, 0x00000003 }, /* DSP2_YM_SRAM_IBUS_SETUP_1 */
	{ 0x0001713c, 0x00000003 }, /* DSP2_YM_SRAM_IBUS_SETUP_2 */
	{ 0x00017140, 0x00000003 }, /* DSP2_YM_SRAM_IBUS_SETUP_3 */
	{ 0x00017144, 0x00000003 }, /* DSP2_YM_SRAM_IBUS_SETUP_4 */
	{ 0x00017148, 0x00000003 }, /* DSP2_YM_SRAM_IBUS_SETUP_5 */
	{ 0x0001714c, 0x00000003 }, /* DSP2_YM_SRAM_IBUS_SETUP_6 */
	{ 0x00017150, 0x00000003 }, /* DSP2_YM_SRAM_IBUS_SETUP_7 */
	{ 0x00017154, 0x00000000 }, /* DSP2_PM_SRAM_IBUS_SETUP_0 */
	{ 0x00017158, 0x00000003 }, /* DSP2_PM_SRAM_IBUS_SETUP_1 */
	{ 0x0001715c, 0x00000003 }, /* DSP2_PM_SRAM_IBUS_SETUP_2 */
	{ 0x00017160, 0x00000003 }, /* DSP2_PM_SRAM_IBUS_SETUP_3 */
	{ 0x00017560, 0x00000000 }, /* FLL_DSP_CTRL */
	{ 0x00018000, 0x00000000 }, /* IRQ1_CFG */
	{ 0x00018110, 0xffffffff }, /* IRQ1_MASK1 */
	{ 0x00018114, 0xffffffff }, /* IRQ1_MASK2 */
	{ 0x00018118, 0xffffffff }, /* IRQ1_MASK3 */
	{ 0x0001811c, 0xffffffff }, /* IRQ1_MASK4 */
	{ 0x00018120, 0xffffffff }, /* IRQ1_MASK5 */
	{ 0x00018124, 0xffffffff }, /* IRQ1_MASK6 */
	{ 0x00018128, 0xffffffff }, /* IRQ1_MASK7 */
	{ 0x0001812c, 0xffffffff }, /* IRQ1_MASK8 */
	{ 0x00018130, 0xffffffff }, /* IRQ1_MASK9 */
	{ 0x00018134, 0xffffffff }, /* IRQ1_MASK10 */
	{ 0x00018138, 0xffffffff }, /* IRQ1_MASK11 */
	{ 0x0001813c, 0xffffffff }, /* IRQ1_MASK12 */
	{ 0x00018140, 0xffffffff }, /* IRQ1_MASK13 */
	{ 0x00018144, 0xffffffff }, /* IRQ1_MASK14 */
	{ 0x00018148, 0xffffffff }, /* IRQ1_MASK15 */
	{ 0x0001814c, 0xffffffff }, /* IRQ1_MASK16 */
	{ 0x00018150, 0xffffffff }, /* IRQ1_MASK17 */
	{ 0x00018154, 0xffffffff }, /* IRQ1_MASK18 */
	{ 0x00018238, 0xffff0000 }, /* IRQ1_EDGE11 */
	{ 0x00018800, 0x00000000 }, /* IRQ3_CFG */
	{ 0x00018834, 0x000000ff }, /* IRQ3_MASK2 */
};

static const struct regmap_range cs47l94_dsp1_forbidden_ranges[] = {
	regmap_reg_range(0x0000000, 0x1ffffff),
};

static const struct regmap_range cs47l94_dsp1_ranges[] = {
	regmap_reg_range(0x2000000, 0x2029ff0),	/* XM packed */
	regmap_reg_range(0x25e0000, 0x25e413c),	/* system info */
	regmap_reg_range(0x2800000, 0x2837ff4),	/* XM unpacked24 */
	regmap_reg_range(0x2b80000, 0x2b805d8),	/* control registers */
	regmap_reg_range(0x2bc1000, 0x2bc7008),	/* control registers */
	regmap_reg_range(0x2c00000, 0x2c17ff0),	/* YM packed */
	regmap_reg_range(0x3400000, 0x341fff4),	/* YM unpacked24 */
	regmap_reg_range(0x3800000, 0x381dfe8),	/* PM */
};

/*
 * DSP packed memory regions can only be accessed as bulk transfers
 * of the correct transfer length. Mark them precious to prevent code
 * that wouldn't understand this restriction from trying to access them
 */
static const struct regmap_range cs47l94_dsp1_precious_ranges[] = {
	regmap_reg_range(0x2000000, 0x2029ff0),	/* XM packed */
	regmap_reg_range(0x2c00000, 0x2c17ff0),	/* YM packed */
	regmap_reg_range(0x3800000, 0x381dfe8),	/* PM */
};

static const struct regmap_access_table cs47l94_dsp1_readable = {
	.yes_ranges = cs47l94_dsp1_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l94_dsp1_ranges),
	.no_ranges = cs47l94_dsp1_forbidden_ranges,
	.n_no_ranges = ARRAY_SIZE(cs47l94_dsp1_forbidden_ranges),
};

static const struct regmap_access_table cs47l94_dsp1_precious = {
	.yes_ranges = cs47l94_dsp1_precious_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l94_dsp1_precious_ranges),
};

static const struct regmap_range cs47l94_dsp2_forbidden_ranges[] = {
	regmap_reg_range(0x0000000, 0x3ffffff),
};

static const struct regmap_range cs47l94_dsp2_ranges[] = {
	regmap_reg_range(0x4000000, 0x4035ff0),	/* XM packed */
	regmap_reg_range(0x45e0000, 0x45e413c),	/* system info registers */
	regmap_reg_range(0x4800000, 0x4847ff4),	/* XM unpacked24 */
	regmap_reg_range(0x4b80000, 0x4b805d8),	/* control registers */
	regmap_reg_range(0x4bc1000, 0x4bc7008),	/* control registers */
	regmap_reg_range(0x4c00000, 0x4c29ff0),	/* YM packed */
	regmap_reg_range(0x5400000, 0x5437ff4),	/* YM unpacked24 */
	regmap_reg_range(0x5800000, 0x581dfe8),	/* PM */
};

static const struct regmap_range cs47l94_dsp2_precious_ranges[] = {
	regmap_reg_range(0x4000000, 0x4035ff0),	/* XM packed */
	regmap_reg_range(0x4c00000, 0x4c29ff0),	/* YM packed */
	regmap_reg_range(0x5800000, 0x581dfe8),	/* PM */
};

static const struct regmap_access_table cs47l94_dsp2_readable = {
	.yes_ranges = cs47l94_dsp2_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l94_dsp2_ranges),
	.no_ranges = cs47l94_dsp2_forbidden_ranges,
	.n_no_ranges = ARRAY_SIZE(cs47l94_dsp2_forbidden_ranges),
};

static const struct regmap_access_table cs47l94_dsp2_precious = {
	.yes_ranges = cs47l94_dsp2_precious_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l94_dsp2_precious_ranges),
};

static bool cs47l94_readable_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case TACNA_DEVID:
	case TACNA_REVID:
	case TACNA_FABID:
	case TACNA_RELID:
	case TACNA_OTPID:
	case TACNA_SFT_RESET:
	case TACNA_OTP_CTRL6:
	case TACNA_MCU_CTRL1:
	case TACNA_GPIO_STATUS1:
	case TACNA_GPIO1_CTRL1:
	case TACNA_GPIO2_CTRL1:
	case TACNA_GPIO3_CTRL1:
	case TACNA_GPIO4_CTRL1:
	case TACNA_GPIO5_CTRL1:
	case TACNA_GPIO6_CTRL1:
	case TACNA_GPIO7_CTRL1:
	case TACNA_GPIO8_CTRL1:
	case TACNA_GPIO9_CTRL1:
	case TACNA_GPIO10_CTRL1:
	case TACNA_GPIO11_CTRL1:
	case TACNA_GPIO12_CTRL1:
	case TACNA_GPIO13_CTRL1:
	case TACNA_GPIO14_CTRL1:
	case TACNA_GPIO15_CTRL1:
	case TACNA_GPIO16_CTRL1:
	case TACNA_GPIO17_CTRL1:
	case TACNA_GPIO18_CTRL1:
	case TACNA_GPIO19_CTRL1:
	case TACNA_GPIO20_CTRL1:
	case TACNA_GPIO21_CTRL1:
	case TACNA_GPIO22_CTRL1:
	case TACNA_GPIO23_CTRL1:
	case TACNA_CIF1_CFG_1:
	case TACNA_CTRL_IF_CFG2:
	case TACNA_OUTPUT_SYS_CLK:
	case TACNA_OUTPUT_ASYNC_CLK:
	case TACNA_SLIMBUS_PAD_CTRL:
	case TACNA_CLKGEN_PAD_CTRL:
	case TACNA_DMIC_PAD_CTRL:
	case TACNA_SOUNDWIRE_CTRL:
	case TACNA_AUXPDM_CTRL:
	case TACNA_ASP1_DSD_CTRL:
	case TACNA_OUTPUT_DSP_CLK:
	case TACNA_CLOCK32K:
	case TACNA_SYSTEM_CLOCK1:
	case TACNA_SYSTEM_CLOCK2:
	case TACNA_SAMPLE_RATE1:
	case TACNA_SAMPLE_RATE2:
	case TACNA_SAMPLE_RATE3:
	case TACNA_SAMPLE_RATE_STATUS1:
	case TACNA_SAMPLE_RATE_STATUS2:
	case TACNA_SAMPLE_RATE_STATUS3:
	case TACNA_ASYNC_CLOCK1:
	case TACNA_ASYNC_CLOCK2:
	case TACNA_ASYNC_SAMPLE_RATE1:
	case TACNA_ASYNC_SAMPLE_RATE2:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS1:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS2:
	case TACNA_DSP_CLOCK1:
	case TACNA_DSP_CLOCK2:
	case TACNA_DSP_CLOCK3:
	case TACNA_DSP_CLOCK4:
	case TACNA_RATE_ESTIMATOR1:
	case TACNA_RATE_ESTIMATOR2:
	case TACNA_RATE_ESTIMATOR3:
	case TACNA_RATE_ESTIMATOR4:
	case TACNA_RATE_ESTIMATOR5:
	case TACNA_FLL1_CONTROL1:
	case TACNA_FLL1_CONTROL2:
	case TACNA_FLL1_CONTROL3:
	case TACNA_FLL1_CONTROL4:
	case TACNA_FLL1_CONTROL5:
	case TACNA_FLL1_CONTROL6:
	case TACNA_FLL1_CONTROL7:
	case TACNA_FLL1_DIGITAL_TEST2:
	case TACNA_FLL1_GPIO_CLOCK:
	case TACNA_FLL2_CONTROL1:
	case TACNA_FLL2_CONTROL2:
	case TACNA_FLL2_CONTROL3:
	case TACNA_FLL2_CONTROL4:
	case TACNA_FLL2_CONTROL5:
	case TACNA_FLL2_CONTROL6:
	case TACNA_FLL2_CONTROL7:
	case TACNA_FLL2_DIGITAL_TEST2:
	case TACNA_FLL2_GPIO_CLOCK:
	case TACNA_FLL3_CONTROL1:
	case TACNA_FLL3_CONTROL2:
	case TACNA_FLL3_CONTROL3:
	case TACNA_FLL3_CONTROL4:
	case TACNA_FLL3_CONTROL5:
	case TACNA_FLL3_CONTROL6:
	case TACNA_FLL3_CONTROL7:
	case TACNA_FLL3_DIGITAL_TEST2:
	case TACNA_FLL3_GPIO_CLOCK:
	case TACNA_MIC_CHARGE_PUMP1:
	case TACNA_OUTPUT_RATE1:
	case TACNA_LDO2_CTRL1:
	case TACNA_MICBIAS_CTRL1:
	case TACNA_MICBIAS_CTRL2:
	case TACNA_MICBIAS_CTRL5:
	case TACNA_MICBIAS_CTRL6:
	case TACNA_HP_CTRL:
	case TACNA_HP1L_CTRL:
	case TACNA_HP1R_CTRL:
	case TACNA_HP2L_CTRL:
	case TACNA_HP2R_CTRL:
	case TACNA_OUTPUT_PATH_CFG1:
	case TACNA_OUTPUT_PATH_CFG2:
	case TACNA_OUTPUT_PATH_CFG3:
	case TACNA_DAC_CLK_CONTROL1:
	case TACNA_DAC_CLK_CONTROL2:
	case TACNA_DAC_CLK_CONTROL3:
	case TACNA_CP_BYPASS_SW_CONTROL1:
	case TACNA_OUTHL_CONTROL1:
	case TACNA_OUTHR_CONTROL1:
	case TACNA_HP_XTALK_CONTROL1:
	case TACNA_MICD_CLAMP_CONTROL:
	case TACNA_JACK_DETECT:
	case TACNA_IRQ1_CTRL_AOD:
	case TACNA_AOD_PAD_CTRL:
	case TACNA_IRQ1_STATUS_AOD:
	case TACNA_IRQ1_MASK_AOD:
	case TACNA_AOD_IRQ_RAW_STS:
	case TACNA_AOD_EOS_STS:
	case TACNA_AOD_EOS_CONTROL:
	case TACNA_HPDET1_CONTROL1:
	case TACNA_HPDET1_STATUS1:
	case TACNA_MICDET1_CONTROL1:
	case TACNA_MICDET1_CONTROL2:
	case TACNA_MICDET1_CONTROL3:
	case TACNA_MICDET1_CONTROL4:
	case TACNA_MICDET1_STATUS1:
	case TACNA_MICDET2_CONTROL1:
	case TACNA_MICDET2_CONTROL2:
	case TACNA_MICDET2_CONTROL3:
	case TACNA_MICDET2_CONTROL4:
	case TACNA_MICDET2_STATUS1:
	case TACNA_GP_SWITCH:
	case TACNA_ACCDET_DEBOUNCE:
	case TACNA_JACKDET2_PULSE_CTRL1:
	case TACNA_INPUT_CONTROL:
	case TACNA_INPUT_STATUS:
	case TACNA_INPUT_RATE_CONTROL:
	case TACNA_INPUT_CONTROL2:
	case TACNA_INPUT1_CONTROL1:
	case TACNA_IN1L_CONTROL1:
	case TACNA_IN1L_CONTROL2:
	case TACNA_IN1R_CONTROL1:
	case TACNA_IN1R_CONTROL2:
	case TACNA_INPUT2_CONTROL1:
	case TACNA_IN2L_CONTROL1:
	case TACNA_IN2L_CONTROL2:
	case TACNA_IN2R_CONTROL1:
	case TACNA_IN2R_CONTROL2:
	case TACNA_INPUT3_CONTROL1:
	case TACNA_IN3L_CONTROL1:
	case TACNA_IN3L_CONTROL2:
	case TACNA_IN3R_CONTROL1:
	case TACNA_IN3R_CONTROL2:
	case TACNA_INPUT4_CONTROL1:
	case TACNA_IN4L_CONTROL1:
	case TACNA_IN4L_CONTROL2:
	case TACNA_IN4R_CONTROL1:
	case TACNA_IN4R_CONTROL2:
	case TACNA_IN_SIG_DET_CONTROL:
	case TACNA_INPUT_HPF_CONTROL:
	case TACNA_INPUT_VOL_CONTROL:
	case TACNA_ANC_SRC:
	case TACNA_AUXPDM_CONTROL1:
	case TACNA_AUXPDM_CONTROL2:
	case TACNA_AUXPDM1_CONTROL1:
	case TACNA_AUXPDM2_CONTROL1:
	case TACNA_AUXPDM3_CONTROL1:
	case TACNA_OUTPUT_ENABLE_1:
	case TACNA_OUTPUT_STATUS_1:
	case TACNA_OUTPUT_CONTROL_1:
	case TACNA_OUTPUT_VOLUME_RAMP:
	case TACNA_OUT1L_VOLUME_1:
	case TACNA_OUT1L_CONTROL_1:
	case TACNA_OUT1L_VOLUME_3:
	case TACNA_OUT1R_VOLUME_1:
	case TACNA_OUT1R_CONTROL_1:
	case TACNA_OUT1R_VOLUME_3:
	case TACNA_OUT2L_VOLUME_1:
	case TACNA_OUT2L_CONTROL_1:
	case TACNA_OUT2R_VOLUME_1:
	case TACNA_OUT2R_CONTROL_1:
	case TACNA_OUT5L_VOLUME_1:
	case TACNA_OUT5L_CONTROL_1:
	case TACNA_OUT5PDM_CONTROL_1:
	case TACNA_OUT5R_VOLUME_1:
	case TACNA_OUT5R_CONTROL_1:
	case TACNA_OUTAUX1L_VOLUME_1:
	case TACNA_OUTAUX1L_ENABLE_1:
	case TACNA_OUTAUX1L_CONTROL_1:
	case TACNA_OUTAUX1L_VOLUME_3:
	case TACNA_OUTAUX1R_ENABLE_1:
	case TACNA_OUTAUX1R_VOLUME_1:
	case TACNA_OUTAUX1R_CONTROL_1:
	case TACNA_OUTAUX1R_VOLUME_3:
	case TACNA_OUTPUT_AEC_ENABLE_1:
	case TACNA_OUTPUT_AEC_STATUS_1:
	case TACNA_OUTPUT_AEC_CONTROL_1:
	case TACNA_EDRE_ENABLE:
	case TACNA_EDRE_MANUAL:
	case TACNA_FRF_COEFF_1L_1:
	case TACNA_FRF_COEFF_1L_2:
	case TACNA_FRF_COEFF_1R_1:
	case TACNA_FRF_COEFF_1R_2:
	case TACNA_FRF_COEFF_2L_1:
	case TACNA_FRF_COEFF_2L_2:
	case TACNA_FRF_COEFF_2R_1:
	case TACNA_FRF_COEFF_2R_2:
	case TACNA_FRF_COEFF_5L_1:
	case TACNA_FRF_COEFF_5L_2:
	case TACNA_FRF_COEFF_5R_1:
	case TACNA_FRF_COEFF_5R_2:
	case TACNA_OUTH_ENABLE_1:
	case TACNA_OUTH_CONFIG_1:
	case TACNA_OUTHL_VOLUME_1:
	case TACNA_OUTHR_VOLUME_1:
	case TACNA_OUTH_AUX_MIX_CONTROL_1:
	case TACNA_OUTH_VOLUME_RAMP1:
	case TACNA_OUTH_CFG2:
	case TACNA_OUTH_CFG5:
	case TACNA_OUTH_CFG9:
	case TACNA_DSD1_CONTROL1:
	case TACNA_DSD1_VOLUME1:
	case TACNA_DOP1_CONTROL1:
	case TACNA_OUTH_DSD_PCM:
	case TACNA_OUTH_HP_CONFIG:
	case TACNA_OUTH_PCM_CONTROL1:
	case TACNA_OUTH_PCM_CONTROL2:
	case TACNA_OUTH_PCM_CONTROL4:
	case TACNA_OUTH_PCM_CONTROL5:
	case TACNA_OUTH_PCM_CONTROL6:
	case TACNA_OUTH_PCM_CONTROL7:
	case TACNA_OUTH_PCM_CONTROL8:
	case TACNA_OUTH_PCM_CONTROL9:
	case TACNA_OUTH_PCM_CONTROL10:
	case TACNA_OUTH_PCM_CONTROL11:
	case TACNA_OUTH_PCM_CONTROL12:
	case TACNA_OUTH_PCM_CONTROL13:
	case TACNA_OUTH_PCM_CONTROL14:
	case TACNA_OUTH_PCM_CONTROL15:
	case TACNA_OUTH_PCM_CONTROL16:
	case TACNA_OUTH_PCM_CONTROL17:
	case TACNA_OUTH_PCM_CONTROL18:
	case TACNA_OUTH_PCM_CONTROL19:
	case TACNA_OUTH_PCM_CONTROL20:
	case TACNA_OUTH_PCM_CONTROL21:
	case TACNA_OUTH_PCM_CONTROL22:
	case TACNA_ASP1_ENABLES1:
	case TACNA_ASP1_CONTROL1:
	case TACNA_ASP1_CONTROL2:
	case TACNA_ASP1_CONTROL3:
	case TACNA_ASP1_FRAME_CONTROL1:
	case TACNA_ASP1_FRAME_CONTROL2:
	case TACNA_ASP1_FRAME_CONTROL5:
	case TACNA_ASP1_FRAME_CONTROL6:
	case TACNA_ASP1_DATA_CONTROL1:
	case TACNA_ASP1_DATA_CONTROL5:
	case TACNA_ASP2_ENABLES1:
	case TACNA_ASP2_CONTROL1:
	case TACNA_ASP2_CONTROL2:
	case TACNA_ASP2_CONTROL3:
	case TACNA_ASP2_FRAME_CONTROL1:
	case TACNA_ASP2_FRAME_CONTROL5:
	case TACNA_ASP2_DATA_CONTROL1:
	case TACNA_ASP2_DATA_CONTROL5:
	case TACNA_ASP3_ENABLES1:
	case TACNA_ASP3_CONTROL1:
	case TACNA_ASP3_CONTROL2:
	case TACNA_ASP3_CONTROL3:
	case TACNA_ASP3_FRAME_CONTROL1:
	case TACNA_ASP3_FRAME_CONTROL5:
	case TACNA_ASP3_DATA_CONTROL1:
	case TACNA_ASP3_DATA_CONTROL5:
	case TACNA_ASP4_ENABLES1:
	case TACNA_ASP4_CONTROL1:
	case TACNA_ASP4_CONTROL2:
	case TACNA_ASP4_CONTROL3:
	case TACNA_ASP4_FRAME_CONTROL1:
	case TACNA_ASP4_FRAME_CONTROL5:
	case TACNA_ASP4_DATA_CONTROL1:
	case TACNA_ASP4_DATA_CONTROL5:
	case TACNA_SWIRE1_CTRL_PORT1:
	case TACNA_SWIRE1_CTRL_PORT2:
	case TACNA_SWIRE1_CTRL_PORT3:
	case TACNA_SWIRE1_CTRL_PORT4:
	case TACNA_SWIRE1_FIFO_LATENCY:
	case TACNA_SWIRE1_CLK_REF1:
	case TACNA_SLIMBUS_RX_PORTS1:
	case TACNA_SLIMBUS_RX_PORTS2:
	case TACNA_SLIMBUS_TX_PORTS1:
	case TACNA_SLIMBUS_TX_PORTS2:
	case TACNA_SLIMBUS_RX_RATES1:
	case TACNA_SLIMBUS_RX_RATES2:
	case TACNA_SLIMBUS_TX_RATES1:
	case TACNA_SLIMBUS_TX_RATES2:
	case TACNA_SLIMBUS_CHANNEL_ENABLE:
	case TACNA_SLIMBUS_PORT_STATUS:
	case TACNA_SLIMBUS_SLIMCLK_REF_GEAR:
	case TACNA_SLIMBUS_AHB_STATUS:
	case TACNA_SLIMBUS_APB_STATUS:
	case TACNA_PWM1MIX_INPUT1:
	case TACNA_PWM1MIX_INPUT2:
	case TACNA_PWM1MIX_INPUT3:
	case TACNA_PWM1MIX_INPUT4:
	case TACNA_PWM2MIX_INPUT1:
	case TACNA_PWM2MIX_INPUT2:
	case TACNA_PWM2MIX_INPUT3:
	case TACNA_PWM2MIX_INPUT4:
	case TACNA_OUT1LMIX_INPUT1:
	case TACNA_OUT1LMIX_INPUT2:
	case TACNA_OUT1LMIX_INPUT3:
	case TACNA_OUT1LMIX_INPUT4:
	case TACNA_OUT1RMIX_INPUT1:
	case TACNA_OUT1RMIX_INPUT2:
	case TACNA_OUT1RMIX_INPUT3:
	case TACNA_OUT1RMIX_INPUT4:
	case TACNA_OUT2LMIX_INPUT1:
	case TACNA_OUT2LMIX_INPUT2:
	case TACNA_OUT2LMIX_INPUT3:
	case TACNA_OUT2LMIX_INPUT4:
	case TACNA_OUT2RMIX_INPUT1:
	case TACNA_OUT2RMIX_INPUT2:
	case TACNA_OUT2RMIX_INPUT3:
	case TACNA_OUT2RMIX_INPUT4:
	case TACNA_OUTAUX1LMIX_INPUT1:
	case TACNA_OUTAUX1LMIX_INPUT2:
	case TACNA_OUTAUX1LMIX_INPUT3:
	case TACNA_OUTAUX1LMIX_INPUT4:
	case TACNA_OUTAUX1RMIX_INPUT1:
	case TACNA_OUTAUX1RMIX_INPUT2:
	case TACNA_OUTAUX1RMIX_INPUT3:
	case TACNA_OUTAUX1RMIX_INPUT4:
	case TACNA_OUT5LMIX_INPUT1:
	case TACNA_OUT5LMIX_INPUT2:
	case TACNA_OUT5LMIX_INPUT3:
	case TACNA_OUT5LMIX_INPUT4:
	case TACNA_OUT5RMIX_INPUT1:
	case TACNA_OUT5RMIX_INPUT2:
	case TACNA_OUT5RMIX_INPUT3:
	case TACNA_OUT5RMIX_INPUT4:
	case TACNA_OUTHLMIX_INPUT1:
	case TACNA_OUTHLMIX_INPUT2:
	case TACNA_OUTHLMIX_INPUT3:
	case TACNA_OUTHLMIX_INPUT4:
	case TACNA_OUTHRMIX_INPUT1:
	case TACNA_OUTHRMIX_INPUT2:
	case TACNA_OUTHRMIX_INPUT3:
	case TACNA_OUTHRMIX_INPUT4:
	case TACNA_ASP1TX1MIX_INPUT1:
	case TACNA_ASP1TX1MIX_INPUT2:
	case TACNA_ASP1TX1MIX_INPUT3:
	case TACNA_ASP1TX1MIX_INPUT4:
	case TACNA_ASP1TX2MIX_INPUT1:
	case TACNA_ASP1TX2MIX_INPUT2:
	case TACNA_ASP1TX2MIX_INPUT3:
	case TACNA_ASP1TX2MIX_INPUT4:
	case TACNA_ASP1TX3MIX_INPUT1:
	case TACNA_ASP1TX3MIX_INPUT2:
	case TACNA_ASP1TX3MIX_INPUT3:
	case TACNA_ASP1TX3MIX_INPUT4:
	case TACNA_ASP1TX4MIX_INPUT1:
	case TACNA_ASP1TX4MIX_INPUT2:
	case TACNA_ASP1TX4MIX_INPUT3:
	case TACNA_ASP1TX4MIX_INPUT4:
	case TACNA_ASP1TX5MIX_INPUT1:
	case TACNA_ASP1TX5MIX_INPUT2:
	case TACNA_ASP1TX5MIX_INPUT3:
	case TACNA_ASP1TX5MIX_INPUT4:
	case TACNA_ASP1TX6MIX_INPUT1:
	case TACNA_ASP1TX6MIX_INPUT2:
	case TACNA_ASP1TX6MIX_INPUT3:
	case TACNA_ASP1TX6MIX_INPUT4:
	case TACNA_ASP1TX7MIX_INPUT1:
	case TACNA_ASP1TX7MIX_INPUT2:
	case TACNA_ASP1TX7MIX_INPUT3:
	case TACNA_ASP1TX7MIX_INPUT4:
	case TACNA_ASP1TX8MIX_INPUT1:
	case TACNA_ASP1TX8MIX_INPUT2:
	case TACNA_ASP1TX8MIX_INPUT3:
	case TACNA_ASP1TX8MIX_INPUT4:
	case TACNA_ASP2TX1MIX_INPUT1:
	case TACNA_ASP2TX1MIX_INPUT2:
	case TACNA_ASP2TX1MIX_INPUT3:
	case TACNA_ASP2TX1MIX_INPUT4:
	case TACNA_ASP2TX2MIX_INPUT1:
	case TACNA_ASP2TX2MIX_INPUT2:
	case TACNA_ASP2TX2MIX_INPUT3:
	case TACNA_ASP2TX2MIX_INPUT4:
	case TACNA_ASP2TX3MIX_INPUT1:
	case TACNA_ASP2TX3MIX_INPUT2:
	case TACNA_ASP2TX3MIX_INPUT3:
	case TACNA_ASP2TX3MIX_INPUT4:
	case TACNA_ASP2TX4MIX_INPUT1:
	case TACNA_ASP2TX4MIX_INPUT2:
	case TACNA_ASP2TX4MIX_INPUT3:
	case TACNA_ASP2TX4MIX_INPUT4:
	case TACNA_ASP3TX1MIX_INPUT1:
	case TACNA_ASP3TX1MIX_INPUT2:
	case TACNA_ASP3TX1MIX_INPUT3:
	case TACNA_ASP3TX1MIX_INPUT4:
	case TACNA_ASP3TX2MIX_INPUT1:
	case TACNA_ASP3TX2MIX_INPUT2:
	case TACNA_ASP3TX2MIX_INPUT3:
	case TACNA_ASP3TX2MIX_INPUT4:
	case TACNA_ASP3TX3MIX_INPUT1:
	case TACNA_ASP3TX3MIX_INPUT2:
	case TACNA_ASP3TX3MIX_INPUT3:
	case TACNA_ASP3TX3MIX_INPUT4:
	case TACNA_ASP3TX4MIX_INPUT1:
	case TACNA_ASP3TX4MIX_INPUT2:
	case TACNA_ASP3TX4MIX_INPUT3:
	case TACNA_ASP3TX4MIX_INPUT4:
	case TACNA_ASP4TX1MIX_INPUT1:
	case TACNA_ASP4TX1MIX_INPUT2:
	case TACNA_ASP4TX1MIX_INPUT3:
	case TACNA_ASP4TX1MIX_INPUT4:
	case TACNA_ASP4TX2MIX_INPUT1:
	case TACNA_ASP4TX2MIX_INPUT2:
	case TACNA_ASP4TX2MIX_INPUT3:
	case TACNA_ASP4TX2MIX_INPUT4:
	case TACNA_ASP4TX3MIX_INPUT1:
	case TACNA_ASP4TX3MIX_INPUT2:
	case TACNA_ASP4TX3MIX_INPUT3:
	case TACNA_ASP4TX3MIX_INPUT4:
	case TACNA_ASP4TX4MIX_INPUT1:
	case TACNA_ASP4TX4MIX_INPUT2:
	case TACNA_ASP4TX4MIX_INPUT3:
	case TACNA_ASP4TX4MIX_INPUT4:
	case TACNA_SLIMTX1MIX_INPUT1:
	case TACNA_SLIMTX1MIX_INPUT2:
	case TACNA_SLIMTX1MIX_INPUT3:
	case TACNA_SLIMTX1MIX_INPUT4:
	case TACNA_SLIMTX2MIX_INPUT1:
	case TACNA_SLIMTX2MIX_INPUT2:
	case TACNA_SLIMTX2MIX_INPUT3:
	case TACNA_SLIMTX2MIX_INPUT4:
	case TACNA_SLIMTX3MIX_INPUT1:
	case TACNA_SLIMTX3MIX_INPUT2:
	case TACNA_SLIMTX3MIX_INPUT3:
	case TACNA_SLIMTX3MIX_INPUT4:
	case TACNA_SLIMTX4MIX_INPUT1:
	case TACNA_SLIMTX4MIX_INPUT2:
	case TACNA_SLIMTX4MIX_INPUT3:
	case TACNA_SLIMTX4MIX_INPUT4:
	case TACNA_SLIMTX5MIX_INPUT1:
	case TACNA_SLIMTX5MIX_INPUT2:
	case TACNA_SLIMTX5MIX_INPUT3:
	case TACNA_SLIMTX5MIX_INPUT4:
	case TACNA_SLIMTX6MIX_INPUT1:
	case TACNA_SLIMTX6MIX_INPUT2:
	case TACNA_SLIMTX6MIX_INPUT3:
	case TACNA_SLIMTX6MIX_INPUT4:
	case TACNA_SLIMTX7MIX_INPUT1:
	case TACNA_SLIMTX7MIX_INPUT2:
	case TACNA_SLIMTX7MIX_INPUT3:
	case TACNA_SLIMTX7MIX_INPUT4:
	case TACNA_SLIMTX8MIX_INPUT1:
	case TACNA_SLIMTX8MIX_INPUT2:
	case TACNA_SLIMTX8MIX_INPUT3:
	case TACNA_SLIMTX8MIX_INPUT4:
	case TACNA_ASRC1_IN1L_INPUT1:
	case TACNA_ASRC1_IN1R_INPUT1:
	case TACNA_ASRC1_IN2L_INPUT1:
	case TACNA_ASRC1_IN2R_INPUT1:
	case TACNA_ISRC1INT1_INPUT1:
	case TACNA_ISRC1INT2_INPUT1:
	case TACNA_ISRC1DEC1_INPUT1:
	case TACNA_ISRC1DEC2_INPUT1:
	case TACNA_ISRC2INT1_INPUT1:
	case TACNA_ISRC2INT2_INPUT1:
	case TACNA_ISRC2DEC1_INPUT1:
	case TACNA_ISRC2DEC2_INPUT1:
	case TACNA_EQ1MIX_INPUT1:
	case TACNA_EQ1MIX_INPUT2:
	case TACNA_EQ1MIX_INPUT3:
	case TACNA_EQ1MIX_INPUT4:
	case TACNA_EQ2MIX_INPUT1:
	case TACNA_EQ2MIX_INPUT2:
	case TACNA_EQ2MIX_INPUT3:
	case TACNA_EQ2MIX_INPUT4:
	case TACNA_EQ3MIX_INPUT1:
	case TACNA_EQ3MIX_INPUT2:
	case TACNA_EQ3MIX_INPUT3:
	case TACNA_EQ3MIX_INPUT4:
	case TACNA_EQ4MIX_INPUT1:
	case TACNA_EQ4MIX_INPUT2:
	case TACNA_EQ4MIX_INPUT3:
	case TACNA_EQ4MIX_INPUT4:
	case TACNA_DRC1LMIX_INPUT1:
	case TACNA_DRC1LMIX_INPUT2:
	case TACNA_DRC1LMIX_INPUT3:
	case TACNA_DRC1LMIX_INPUT4:
	case TACNA_DRC1RMIX_INPUT1:
	case TACNA_DRC1RMIX_INPUT2:
	case TACNA_DRC1RMIX_INPUT3:
	case TACNA_DRC1RMIX_INPUT4:
	case TACNA_DRC2LMIX_INPUT1:
	case TACNA_DRC2LMIX_INPUT2:
	case TACNA_DRC2LMIX_INPUT3:
	case TACNA_DRC2LMIX_INPUT4:
	case TACNA_DRC2RMIX_INPUT1:
	case TACNA_DRC2RMIX_INPUT2:
	case TACNA_DRC2RMIX_INPUT3:
	case TACNA_DRC2RMIX_INPUT4:
	case TACNA_LHPF1MIX_INPUT1:
	case TACNA_LHPF1MIX_INPUT2:
	case TACNA_LHPF1MIX_INPUT3:
	case TACNA_LHPF1MIX_INPUT4:
	case TACNA_LHPF2MIX_INPUT1:
	case TACNA_LHPF2MIX_INPUT2:
	case TACNA_LHPF2MIX_INPUT3:
	case TACNA_LHPF2MIX_INPUT4:
	case TACNA_LHPF3MIX_INPUT1:
	case TACNA_LHPF3MIX_INPUT2:
	case TACNA_LHPF3MIX_INPUT3:
	case TACNA_LHPF3MIX_INPUT4:
	case TACNA_LHPF4MIX_INPUT1:
	case TACNA_LHPF4MIX_INPUT2:
	case TACNA_LHPF4MIX_INPUT3:
	case TACNA_LHPF4MIX_INPUT4:
	case TACNA_DFC1_CH1_INPUT1:
	case TACNA_DFC1_CH2_INPUT1:
	case TACNA_DFC1_CH3_INPUT1:
	case TACNA_DFC1_CH4_INPUT1:
	case TACNA_DFC1_CH5_INPUT1:
	case TACNA_DFC1_CH6_INPUT1:
	case TACNA_DFC1_CH7_INPUT1:
	case TACNA_DFC1_CH8_INPUT1:
	case TACNA_DSP1RX1MIX_INPUT1:
	case TACNA_DSP1RX1MIX_INPUT2:
	case TACNA_DSP1RX1MIX_INPUT3:
	case TACNA_DSP1RX1MIX_INPUT4:
	case TACNA_DSP1RX2MIX_INPUT1:
	case TACNA_DSP1RX2MIX_INPUT2:
	case TACNA_DSP1RX2MIX_INPUT3:
	case TACNA_DSP1RX2MIX_INPUT4:
	case TACNA_DSP1RX3MIX_INPUT1:
	case TACNA_DSP1RX3MIX_INPUT2:
	case TACNA_DSP1RX3MIX_INPUT3:
	case TACNA_DSP1RX3MIX_INPUT4:
	case TACNA_DSP1RX4MIX_INPUT1:
	case TACNA_DSP1RX4MIX_INPUT2:
	case TACNA_DSP1RX4MIX_INPUT3:
	case TACNA_DSP1RX4MIX_INPUT4:
	case TACNA_DSP1RX5MIX_INPUT1:
	case TACNA_DSP1RX5MIX_INPUT2:
	case TACNA_DSP1RX5MIX_INPUT3:
	case TACNA_DSP1RX5MIX_INPUT4:
	case TACNA_DSP1RX6MIX_INPUT1:
	case TACNA_DSP1RX6MIX_INPUT2:
	case TACNA_DSP1RX6MIX_INPUT3:
	case TACNA_DSP1RX6MIX_INPUT4:
	case TACNA_DSP1RX7MIX_INPUT1:
	case TACNA_DSP1RX7MIX_INPUT2:
	case TACNA_DSP1RX7MIX_INPUT3:
	case TACNA_DSP1RX7MIX_INPUT4:
	case TACNA_DSP1RX8MIX_INPUT1:
	case TACNA_DSP1RX8MIX_INPUT2:
	case TACNA_DSP1RX8MIX_INPUT3:
	case TACNA_DSP1RX8MIX_INPUT4:
	case TACNA_DSP2RX1MIX_INPUT1:
	case TACNA_DSP2RX1MIX_INPUT2:
	case TACNA_DSP2RX1MIX_INPUT3:
	case TACNA_DSP2RX1MIX_INPUT4:
	case TACNA_DSP2RX2MIX_INPUT1:
	case TACNA_DSP2RX2MIX_INPUT2:
	case TACNA_DSP2RX2MIX_INPUT3:
	case TACNA_DSP2RX2MIX_INPUT4:
	case TACNA_DSP2RX3MIX_INPUT1:
	case TACNA_DSP2RX3MIX_INPUT2:
	case TACNA_DSP2RX3MIX_INPUT3:
	case TACNA_DSP2RX3MIX_INPUT4:
	case TACNA_DSP2RX4MIX_INPUT1:
	case TACNA_DSP2RX4MIX_INPUT2:
	case TACNA_DSP2RX4MIX_INPUT3:
	case TACNA_DSP2RX4MIX_INPUT4:
	case TACNA_DSP2RX5MIX_INPUT1:
	case TACNA_DSP2RX5MIX_INPUT2:
	case TACNA_DSP2RX5MIX_INPUT3:
	case TACNA_DSP2RX5MIX_INPUT4:
	case TACNA_DSP2RX6MIX_INPUT1:
	case TACNA_DSP2RX6MIX_INPUT2:
	case TACNA_DSP2RX6MIX_INPUT3:
	case TACNA_DSP2RX6MIX_INPUT4:
	case TACNA_DSP2RX7MIX_INPUT1:
	case TACNA_DSP2RX7MIX_INPUT2:
	case TACNA_DSP2RX7MIX_INPUT3:
	case TACNA_DSP2RX7MIX_INPUT4:
	case TACNA_DSP2RX8MIX_INPUT1:
	case TACNA_DSP2RX8MIX_INPUT2:
	case TACNA_DSP2RX8MIX_INPUT3:
	case TACNA_DSP2RX8MIX_INPUT4:
	case TACNA_SWIRE1_DP1TX1MIX_INPUT1:
	case TACNA_SWIRE1_DP1TX1MIX_INPUT2:
	case TACNA_SWIRE1_DP1TX1MIX_INPUT3:
	case TACNA_SWIRE1_DP1TX1MIX_INPUT4:
	case TACNA_SWIRE1_DP1TX2MIX_INPUT1:
	case TACNA_SWIRE1_DP1TX2MIX_INPUT2:
	case TACNA_SWIRE1_DP1TX2MIX_INPUT3:
	case TACNA_SWIRE1_DP1TX2MIX_INPUT4:
	case TACNA_SWIRE1_DP1TX3MIX_INPUT1:
	case TACNA_SWIRE1_DP1TX3MIX_INPUT2:
	case TACNA_SWIRE1_DP1TX3MIX_INPUT3:
	case TACNA_SWIRE1_DP1TX3MIX_INPUT4:
	case TACNA_SWIRE1_DP1TX4MIX_INPUT1:
	case TACNA_SWIRE1_DP1TX4MIX_INPUT2:
	case TACNA_SWIRE1_DP1TX4MIX_INPUT3:
	case TACNA_SWIRE1_DP1TX4MIX_INPUT4:
	case TACNA_SWIRE1_DP1TX5MIX_INPUT1:
	case TACNA_SWIRE1_DP1TX5MIX_INPUT2:
	case TACNA_SWIRE1_DP1TX5MIX_INPUT3:
	case TACNA_SWIRE1_DP1TX5MIX_INPUT4:
	case TACNA_SWIRE1_DP1TX6MIX_INPUT1:
	case TACNA_SWIRE1_DP1TX6MIX_INPUT2:
	case TACNA_SWIRE1_DP1TX6MIX_INPUT3:
	case TACNA_SWIRE1_DP1TX6MIX_INPUT4:
	case TACNA_SWIRE1_DP2TX1MIX_INPUT1:
	case TACNA_SWIRE1_DP2TX1MIX_INPUT2:
	case TACNA_SWIRE1_DP2TX1MIX_INPUT3:
	case TACNA_SWIRE1_DP2TX1MIX_INPUT4:
	case TACNA_SWIRE1_DP2TX2MIX_INPUT1:
	case TACNA_SWIRE1_DP2TX2MIX_INPUT2:
	case TACNA_SWIRE1_DP2TX2MIX_INPUT3:
	case TACNA_SWIRE1_DP2TX2MIX_INPUT4:
	case TACNA_SWIRE1_DP2TX3MIX_INPUT1:
	case TACNA_SWIRE1_DP2TX3MIX_INPUT2:
	case TACNA_SWIRE1_DP2TX3MIX_INPUT3:
	case TACNA_SWIRE1_DP2TX3MIX_INPUT4:
	case TACNA_SWIRE1_DP2TX4MIX_INPUT1:
	case TACNA_SWIRE1_DP2TX4MIX_INPUT2:
	case TACNA_SWIRE1_DP2TX4MIX_INPUT3:
	case TACNA_SWIRE1_DP2TX4MIX_INPUT4:
	case TACNA_SWIRE1_DP2TX5MIX_INPUT1:
	case TACNA_SWIRE1_DP2TX5MIX_INPUT2:
	case TACNA_SWIRE1_DP2TX5MIX_INPUT3:
	case TACNA_SWIRE1_DP2TX5MIX_INPUT4:
	case TACNA_SWIRE1_DP2TX6MIX_INPUT1:
	case TACNA_SWIRE1_DP2TX6MIX_INPUT2:
	case TACNA_SWIRE1_DP2TX6MIX_INPUT3:
	case TACNA_SWIRE1_DP2TX6MIX_INPUT4:
	case TACNA_ASRC1_ENABLE:
	case TACNA_ASRC1_STATUS:
	case TACNA_ASRC1_CONTROL1:
	case TACNA_ISRC1_CONTROL1:
	case TACNA_ISRC1_CONTROL2:
	case TACNA_ISRC2_CONTROL1:
	case TACNA_ISRC2_CONTROL2:
	case TACNA_FX_SAMPLE_RATE:
	case TACNA_FX_STATUS:
	case TACNA_EQ_CONTROL1:
	case TACNA_EQ_CONTROL2:
	case TACNA_EQ1_GAIN1:
	case TACNA_EQ1_GAIN2:
	case TACNA_EQ1_BAND1_COEFF1:
	case TACNA_EQ1_BAND1_COEFF2:
	case TACNA_EQ1_BAND1_PG:
	case TACNA_EQ1_BAND2_COEFF1:
	case TACNA_EQ1_BAND2_COEFF2:
	case TACNA_EQ1_BAND2_PG:
	case TACNA_EQ1_BAND3_COEFF1:
	case TACNA_EQ1_BAND3_COEFF2:
	case TACNA_EQ1_BAND3_PG:
	case TACNA_EQ1_BAND4_COEFF1:
	case TACNA_EQ1_BAND4_COEFF2:
	case TACNA_EQ1_BAND4_PG:
	case TACNA_EQ1_BAND5_COEFF1:
	case TACNA_EQ1_BAND5_COEFF1 + 4:
	case TACNA_EQ1_BAND5_PG:
	case TACNA_EQ2_GAIN1:
	case TACNA_EQ2_GAIN2:
	case TACNA_EQ2_BAND1_COEFF1:
	case TACNA_EQ2_BAND1_COEFF2:
	case TACNA_EQ2_BAND1_PG:
	case TACNA_EQ2_BAND2_COEFF1:
	case TACNA_EQ2_BAND2_COEFF2:
	case TACNA_EQ2_BAND2_PG:
	case TACNA_EQ2_BAND3_COEFF1:
	case TACNA_EQ2_BAND3_COEFF2:
	case TACNA_EQ2_BAND3_PG:
	case TACNA_EQ2_BAND4_COEFF1:
	case TACNA_EQ2_BAND4_COEFF2:
	case TACNA_EQ2_BAND4_PG:
	case TACNA_EQ2_BAND5_COEFF1:
	case TACNA_EQ2_BAND5_COEFF1 + 4:
	case TACNA_EQ2_BAND5_PG:
	case TACNA_EQ3_GAIN1:
	case TACNA_EQ3_GAIN2:
	case TACNA_EQ3_BAND1_COEFF1:
	case TACNA_EQ3_BAND1_COEFF2:
	case TACNA_EQ3_BAND1_PG:
	case TACNA_EQ3_BAND2_COEFF1:
	case TACNA_EQ3_BAND2_COEFF2:
	case TACNA_EQ3_BAND2_PG:
	case TACNA_EQ3_BAND3_COEFF1:
	case TACNA_EQ3_BAND3_COEFF2:
	case TACNA_EQ3_BAND3_PG:
	case TACNA_EQ3_BAND4_COEFF1:
	case TACNA_EQ3_BAND4_COEFF2:
	case TACNA_EQ3_BAND4_PG:
	case TACNA_EQ3_BAND5_COEFF1:
	case TACNA_EQ3_BAND5_COEFF1 + 4:
	case TACNA_EQ3_BAND5_PG:
	case TACNA_EQ4_GAIN1:
	case TACNA_EQ4_GAIN2:
	case TACNA_EQ4_BAND1_COEFF1:
	case TACNA_EQ4_BAND1_COEFF2:
	case TACNA_EQ4_BAND1_PG:
	case TACNA_EQ4_BAND2_COEFF1:
	case TACNA_EQ4_BAND2_COEFF2:
	case TACNA_EQ4_BAND2_PG:
	case TACNA_EQ4_BAND3_COEFF1:
	case TACNA_EQ4_BAND3_COEFF2:
	case TACNA_EQ4_BAND3_PG:
	case TACNA_EQ4_BAND4_COEFF1:
	case TACNA_EQ4_BAND4_COEFF2:
	case TACNA_EQ4_BAND4_PG:
	case TACNA_EQ4_BAND5_COEFF1:
	case TACNA_EQ4_BAND5_COEFF1 + 4:
	case TACNA_EQ4_BAND5_PG:
	case TACNA_LHPF_CONTROL1:
	case TACNA_LHPF_CONTROL2:
	case TACNA_LHPF1_COEFF:
	case TACNA_LHPF2_COEFF:
	case TACNA_LHPF3_COEFF:
	case TACNA_LHPF4_COEFF:
	case TACNA_DRC1_CONTROL1:
	case TACNA_DRC1_CONTROL2:
	case TACNA_DRC1_CONTROL3:
	case TACNA_DRC1_CONTROL4:
	case TACNA_DRC2_CONTROL1:
	case TACNA_DRC2_CONTROL2:
	case TACNA_DRC2_CONTROL3:
	case TACNA_DRC2_CONTROL4:
	case TACNA_DFC1_CH1_CTRL:
	case TACNA_DFC1_CH1_RX:
	case TACNA_DFC1_CH1_TX:
	case TACNA_DFC1_CH2_CTRL:
	case TACNA_DFC1_CH2_RX:
	case TACNA_DFC1_CH2_TX:
	case TACNA_DFC1_CH3_CTRL:
	case TACNA_DFC1_CH3_RX:
	case TACNA_DFC1_CH3_TX:
	case TACNA_DFC1_CH4_CTRL:
	case TACNA_DFC1_CH4_RX:
	case TACNA_DFC1_CH4_TX:
	case TACNA_DFC1_CH5_CTRL:
	case TACNA_DFC1_CH5_RX:
	case TACNA_DFC1_CH5_TX:
	case TACNA_DFC1_CH6_CTRL:
	case TACNA_DFC1_CH6_RX:
	case TACNA_DFC1_CH6_TX:
	case TACNA_DFC1_CH7_CTRL:
	case TACNA_DFC1_CH7_RX:
	case TACNA_DFC1_CH7_TX:
	case TACNA_DFC1_CH8_CTRL:
	case TACNA_DFC1_CH8_RX:
	case TACNA_DFC1_CH8_TX:
	case TACNA_DFC1_STATUS:
	case TACNA_DFC1_DITHER:
	case TACNA_TONE_GENERATOR1:
	case TACNA_TONE_GENERATOR2:
	case TACNA_TONE_GENERATOR3:
	case TACNA_COMFORT_NOISE_GENERATOR:
	case TACNA_US_CONTROL:
	case TACNA_US1_CONTROL:
	case TACNA_US1_DET_CONTROL:
	case TACNA_US2_CONTROL:
	case TACNA_US2_DET_CONTROL:
	case TACNA_PWM_DRIVE_1:
	case TACNA_PWM_DRIVE_2:
	case TACNA_PWM_DRIVE_3:
	case TACNA_HAPTICS_CONTROL1:
	case TACNA_HAPTICS_CONTROL2:
	case TACNA_HAPTICS_CONTROL3:
	case TACNA_HAPTICS_CONTROL4:
	case TACNA_HAPTICS_CONTROL5:
	case TACNA_HAPTICS_STATUS:
	case TACNA_ANC_CTRL_1:
	case TACNA_ANC_CTRL_2:
	case TACNA_ANC_CTRL_3:
	case TACNA_ANC_CTRL_4:
	case TACNA_ANC_CTRL_5:
	case TACNA_ANC_CTRL_6:
	case TACNA_ANC_CTRL_7:
	case TACNA_ANC_CTRL_8:
	case TACNA_ANC_CTRL_9:
	case TACNA_ANC_CTRL_10:
	case TACNA_ANC_CTRL_11:
	case TACNA_ANC_CTRL_12:
	case TACNA_ANC_CTRL_13:
	case TACNA_ANC_L_CTRL_1:
	case TACNA_ANC_L_CTRL_2:
	case TACNA_ANC_L_CTRL_3:
	case TACNA_ANC_L_CTRL_4:
	case TACNA_ANC_L_CTRL_5:
	case TACNA_ANC_L_CTRL_6:
	case TACNA_ANC_L_CTRL_7:
	case TACNA_ANC_L_CTRL_8:
	case TACNA_ANC_L_CTRL_9:
	case TACNA_ANC_L_CTRL_10:
	case TACNA_ANC_L_CTRL_11:
	case TACNA_ANC_L_CTRL_12:
	case TACNA_ANC_L_CTRL_13:
	case TACNA_ANC_L_CTRL_14:
	case TACNA_ANC_L_CTRL_15:
	case TACNA_ANC_L_CTRL_16:
	case TACNA_ANC_L_CTRL_17:
	case TACNA_ANC_L_CTRL_18:
	case TACNA_ANC_L_CTRL_19:
	case TACNA_ANC_L_CTRL_20:
	case TACNA_ANC_L_CTRL_21:
	case TACNA_ANC_L_CTRL_22:
	case TACNA_ANC_L_CTRL_23:
	case TACNA_ANC_L_CTRL_24:
	case TACNA_ANC_L_CTRL_25:
	case TACNA_ANC_L_CTRL_26:
	case TACNA_ANC_L_CTRL_27:
	case TACNA_ANC_L_CTRL_28:
	case TACNA_ANC_L_CTRL_29:
	case TACNA_ANC_L_CTRL_30:
	case TACNA_ANC_L_CTRL_31:
	case TACNA_ANC_L_CTRL_32:
	case TACNA_ANC_L_CTRL_33:
	case TACNA_ANC_L_CTRL_34:
	case TACNA_ANC_L_CTRL_35:
	case TACNA_ANC_L_CTRL_36:
	case TACNA_ANC_L_CTRL_37:
	case TACNA_ANC_L_CTRL_38:
	case TACNA_ANC_L_CTRL_39:
	case TACNA_ANC_L_CTRL_40:
	case TACNA_ANC_L_CTRL_41:
	case TACNA_ANC_L_CTRL_42:
	case TACNA_ANC_L_CTRL_43:
	case TACNA_ANC_L_CTRL_44:
	case TACNA_ANC_L_CTRL_45:
	case TACNA_ANC_L_CTRL_46:
	case TACNA_ANC_L_CTRL_47:
	case TACNA_ANC_L_CTRL_48:
	case TACNA_ANC_L_CTRL_49:
	case TACNA_ANC_L_CTRL_50:
	case TACNA_ANC_L_CTRL_51:
	case TACNA_ANC_L_CTRL_52:
	case TACNA_ANC_L_CTRL_53:
	case TACNA_ANC_L_CTRL_54:
	case TACNA_ANC_L_CTRL_55:
	case TACNA_ANC_L_CTRL_56:
	case TACNA_ANC_L_CTRL_57:
	case TACNA_ANC_L_CTRL_58:
	case TACNA_ANC_L_CTRL_59:
	case TACNA_ANC_L_CTRL_60:
	case TACNA_ANC_L_CTRL_61:
	case TACNA_ANC_L_CTRL_DEBUG:
	case TACNA_ANC_L_CTRL_62:
	case TACNA_ANC_L_CTRL_63:
	case TACNA_ANC_L_CTRL_64:
	case TACNA_ANC_L_CTRL_65:
	case TACNA_ANC_L_CTRL_66:
	case TACNA_DSP1_CTRL_SETUP:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_0:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_1:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_2:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_3:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_4:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_5:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_6:
	case TACNA_DSP1_XM_SRAM_IBUS_SETUP_7:
	case TACNA_DSP1_YM_SRAM_IBUS_SETUP_0:
	case TACNA_DSP1_YM_SRAM_IBUS_SETUP_1:
	case TACNA_DSP1_YM_SRAM_IBUS_SETUP_2:
	case TACNA_DSP1_YM_SRAM_IBUS_SETUP_3:
	case TACNA_DSP1_YM_SRAM_IBUS_SETUP_4:
	case TACNA_DSP1_PM_SRAM_IBUS_SETUP_0:
	case TACNA_DSP1_PM_SRAM_IBUS_SETUP_1:
	case TACNA_DSP1_PM_SRAM_IBUS_SETUP_2:
	case TACNA_DSP1_PM_SRAM_IBUS_SETUP_3:
	case TACNA_DSP2_CTRL_SETUP:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_0:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_1:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_2:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_3:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_4:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_5:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_6:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_7:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_8:
	case TACNA_DSP2_XM_SRAM_IBUS_SETUP_9:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_0:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_1:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_2:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_3:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_4:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_5:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_6:
	case TACNA_DSP2_YM_SRAM_IBUS_SETUP_7:
	case TACNA_DSP2_PM_SRAM_IBUS_SETUP_0:
	case TACNA_DSP2_PM_SRAM_IBUS_SETUP_1:
	case TACNA_DSP2_PM_SRAM_IBUS_SETUP_2:
	case TACNA_DSP2_PM_SRAM_IBUS_SETUP_3:
	case TACNA_FLL_DSP_CTRL:
	case TACNA_IRQ1_CFG:
	case TACNA_IRQ1_STATUS:
	case TACNA_IRQ1_EINT1 ... TACNA_IRQ1_EINT18:
	case TACNA_IRQ1_STS1 ... TACNA_IRQ1_STS13:
	case TACNA_IRQ1_MASK1 ... TACNA_IRQ1_MASK18:
	case TACNA_IRQ3_CFG:
	case TACNA_IRQ3_STATUS:
	case TACNA_IRQ3_EINT2:
	case TACNA_IRQ3_STS2:
	case TACNA_IRQ3_MASK2:
	case TACNA_SW_TRIGGER_MSTR1:
	case TACNA_SW_TRIGGER_MSTR2:
		return true;
	default:
		return false;
	}
}

static bool cs47l94_volatile_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case TACNA_DEVID:
	case TACNA_REVID:
	case TACNA_FABID:
	case TACNA_RELID:
	case TACNA_OTPID:
	case TACNA_SFT_RESET:
	case TACNA_OTP_CTRL6:
	case TACNA_MCU_CTRL1:
	case TACNA_GPIO_STATUS1:
	case TACNA_SYSTEM_CLOCK2:
	case TACNA_SAMPLE_RATE_STATUS1:
	case TACNA_SAMPLE_RATE_STATUS2:
	case TACNA_SAMPLE_RATE_STATUS3:
	case TACNA_ASYNC_CLOCK2:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS1:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS2:
	case TACNA_FLL1_CONTROL5:
	case TACNA_FLL2_CONTROL5:
	case TACNA_FLL3_CONTROL5:
	case TACNA_HP1L_CTRL:
	case TACNA_HP1R_CTRL:
	case TACNA_HP2L_CTRL:
	case TACNA_HP2R_CTRL:
	case TACNA_DSP_CLOCK3:
	case TACNA_DSP_CLOCK4:
	case TACNA_FLL1_CONTROL6:
	case TACNA_FLL2_CONTROL6:
	case TACNA_FLL3_CONTROL6:
	case TACNA_DAC_CLK_CONTROL3:
	case TACNA_OUTHL_CONTROL1:
	case TACNA_OUTHR_CONTROL1:
	case TACNA_IRQ1_STATUS_AOD:
	case TACNA_AOD_IRQ_RAW_STS:
	case TACNA_AOD_EOS_STS:
	case TACNA_HPDET1_STATUS1:
	case TACNA_MICDET1_STATUS1:
	case TACNA_MICDET2_STATUS1:
	case TACNA_INPUT_STATUS:
	case TACNA_OUTPUT_STATUS_1:
	case TACNA_OUTPUT_AEC_STATUS_1:
	case TACNA_SLIMBUS_PORT_STATUS:
	case TACNA_SLIMBUS_AHB_STATUS:
	case TACNA_SLIMBUS_APB_STATUS:
	case TACNA_ASRC1_STATUS:
	case TACNA_FX_STATUS:
	case TACNA_DFC1_STATUS:
	case TACNA_HAPTICS_STATUS:
	case TACNA_IRQ1_STATUS:
	case TACNA_IRQ1_EINT1 ... TACNA_IRQ1_EINT18:
	case TACNA_IRQ1_STS1 ... TACNA_IRQ1_STS13:
	case TACNA_SW_TRIGGER_MSTR1:
	case TACNA_SW_TRIGGER_MSTR2:
		return true;
	default:
		return false;
	}
}

static const struct regmap_config cs47l94_spi_regmap = {
	.name = "cs47l94",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 16,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x19004,
	.readable_reg = cs47l94_readable_register,
	.volatile_reg = cs47l94_volatile_register,

	.cache_type = REGCACHE_RBTREE,
	.reg_defaults = cs47l94_reg_default,
	.num_reg_defaults = ARRAY_SIZE(cs47l94_reg_default),
};

static const struct regmap_config cs47l94_spi_dsp1_regmap = {
	.name = "cs47l94-dsp1",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 16,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x381dfe8,
	.rd_table = &cs47l94_dsp1_readable,
	.precious_table = &cs47l94_dsp1_precious,

	/* we don't currently need to cache any DSP1 registers */
	.cache_type = REGCACHE_NONE,
};

static const struct regmap_config cs47l94_spi_dsp2_regmap = {
	.name = "cs47l94-dsp2",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 16,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x581dfe8,
	.rd_table = &cs47l94_dsp2_readable,
	.precious_table = &cs47l94_dsp2_precious,

	/* we don't currently need to cache any DSP2 registers */
	.cache_type = REGCACHE_NONE,
};

static const struct regmap_config cs47l94_i2c_regmap = {
	.name = "cs47l94",
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x19004,
	.readable_reg = cs47l94_readable_register,
	.volatile_reg = cs47l94_volatile_register,

	.cache_type = REGCACHE_RBTREE,
	.reg_defaults = cs47l94_reg_default,
	.num_reg_defaults = ARRAY_SIZE(cs47l94_reg_default),
};

static const struct regmap_config cs47l94_i2c_dsp1_regmap = {
	.name = "cs47l94-dsp1",
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x381dfe8,
	.rd_table = &cs47l94_dsp1_readable,
	.precious_table = &cs47l94_dsp1_precious,

	.cache_type = REGCACHE_NONE,
};

static const struct regmap_config cs47l94_i2c_dsp2_regmap = {
	.name = "cs47l94-dsp2",
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x581dfe8,
	.rd_table = &cs47l94_dsp2_readable,
	.precious_table = &cs47l94_dsp2_precious,

	.cache_type = REGCACHE_NONE,
};

int cs47l94_init_spi_regmap(struct spi_device *spi, struct tacna *tacna)
{
	/* notice if using caching without marking the registers volatile */
	BUILD_BUG_ON(cs47l94_spi_dsp1_regmap.cache_type != REGCACHE_NONE &&
		     cs47l94_spi_dsp1_regmap.volatile_table == NULL);
	BUILD_BUG_ON(cs47l94_spi_dsp2_regmap.cache_type != REGCACHE_NONE &&
		     cs47l94_spi_dsp2_regmap.volatile_table == NULL);

	tacna->regmap = devm_regmap_init_spi(spi, &cs47l94_spi_regmap);
	if (IS_ERR(tacna->regmap))
		return PTR_ERR(tacna->regmap);

	tacna->dsp_regmap[0] =
		devm_regmap_init_spi(spi, &cs47l94_spi_dsp1_regmap);
	if (IS_ERR(tacna->dsp_regmap[0]))
		return PTR_ERR(tacna->dsp_regmap[0]);

	tacna->dsp_regmap[1] =
		devm_regmap_init_spi(spi, &cs47l94_spi_dsp2_regmap);
	if (IS_ERR(tacna->dsp_regmap[1]))
		return PTR_ERR(tacna->dsp_regmap[1]);

	return 0;
}
EXPORT_SYMBOL_GPL(cs47l94_init_spi_regmap);
