{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 16:39:15 2018 " "Info: Processing started: Thu Nov 01 16:39:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off numdisplay -c numdisplay " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off numdisplay -c numdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 16 -1 0 } } { "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk2 register \\p1:state\[1\] register seven\[0\]~reg0 108.13 MHz 9.248 ns Internal " "Info: Clock \"clk2\" has Internal fmax of 108.13 MHz between source register \"\\p1:state\[1\]\" and destination register \"seven\[0\]~reg0\" (period= 9.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.539 ns + Longest register register " "Info: + Longest register to register delay is 8.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\p1:state\[1\] 1 REG LC_X8_Y8_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N4; Fanout = 10; REG Node = '\\p1:state\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p1:state[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.511 ns) 2.637 ns Mux7~0 2 COMB LC_X8_Y8_N6 1 " "Info: 2: + IC(2.126 ns) + CELL(0.511 ns) = 2.637 ns; Loc. = LC_X8_Y8_N6; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { \p1:state[1] Mux7~0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 3.921 ns Mux7~1 3 COMB LC_X8_Y8_N5 8 " "Info: 3: + IC(0.773 ns) + CELL(0.511 ns) = 3.921 ns; Loc. = LC_X8_Y8_N5; Fanout = 8; COMB Node = 'Mux7~1'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.628 ns) + CELL(0.200 ns) 6.749 ns seven~5 4 COMB LC_X7_Y7_N9 2 " "Info: 4: + IC(2.628 ns) + CELL(0.200 ns) = 6.749 ns; Loc. = LC_X7_Y7_N9; Fanout = 2; COMB Node = 'seven~5'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Mux7~1 seven~5 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(1.061 ns) 8.539 ns seven\[0\]~reg0 5 REG LC_X7_Y7_N2 1 " "Info: 5: + IC(0.729 ns) + CELL(1.061 ns) = 8.539 ns; Loc. = LC_X7_Y7_N2; Fanout = 1; REG Node = 'seven\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { seven~5 seven[0]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 26.74 % ) " "Info: Total cell delay = 2.283 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.256 ns ( 73.26 % ) " "Info: Total interconnect delay = 6.256 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.539 ns" { \p1:state[1] Mux7~0 Mux7~1 seven~5 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "8.539 ns" { \p1:state[1] {} Mux7~0 {} Mux7~1 {} seven~5 {} seven[0]~reg0 {} } { 0.000ns 2.126ns 0.773ns 2.628ns 0.729ns } { 0.000ns 0.511ns 0.511ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_18 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'clk2'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns seven\[0\]~reg0 2 REG LC_X7_Y7_N2 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y7_N2; Fanout = 1; REG Node = 'seven\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 seven[0]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} seven[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_18 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'clk2'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns \\p1:state\[1\] 2 REG LC_X8_Y8_N4 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y8_N4; Fanout = 10; REG Node = '\\p1:state\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 \p1:state[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 \p1:state[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} \p1:state[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} seven[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 \p1:state[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} \p1:state[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.539 ns" { \p1:state[1] Mux7~0 Mux7~1 seven~5 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "8.539 ns" { \p1:state[1] {} Mux7~0 {} Mux7~1 {} seven~5 {} seven[0]~reg0 {} } { 0.000ns 2.126ns 0.773ns 2.628ns 0.729ns } { 0.000ns 0.511ns 0.511ns 0.200ns 1.061ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} seven[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 \p1:state[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} \p1:state[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "seven\[0\]~reg0 shownum\[1\]\[0\] clk2 7.663 ns register " "Info: tsu for register \"seven\[0\]~reg0\" (data pin = \"shownum\[1\]\[0\]\", clock pin = \"clk2\") is 7.663 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.149 ns + Longest pin register " "Info: + Longest pin to register delay is 11.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns shownum\[1\]\[0\] 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'shownum\[1\]\[0\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { shownum[1][0] } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.201 ns) + CELL(0.914 ns) 5.247 ns Mux7~0 2 COMB LC_X8_Y8_N6 1 " "Info: 2: + IC(3.201 ns) + CELL(0.914 ns) = 5.247 ns; Loc. = LC_X8_Y8_N6; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { shownum[1][0] Mux7~0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 6.531 ns Mux7~1 3 COMB LC_X8_Y8_N5 8 " "Info: 3: + IC(0.773 ns) + CELL(0.511 ns) = 6.531 ns; Loc. = LC_X8_Y8_N5; Fanout = 8; COMB Node = 'Mux7~1'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.628 ns) + CELL(0.200 ns) 9.359 ns seven~5 4 COMB LC_X7_Y7_N9 2 " "Info: 4: + IC(2.628 ns) + CELL(0.200 ns) = 9.359 ns; Loc. = LC_X7_Y7_N9; Fanout = 2; COMB Node = 'seven~5'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Mux7~1 seven~5 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(1.061 ns) 11.149 ns seven\[0\]~reg0 5 REG LC_X7_Y7_N2 1 " "Info: 5: + IC(0.729 ns) + CELL(1.061 ns) = 11.149 ns; Loc. = LC_X7_Y7_N2; Fanout = 1; REG Node = 'seven\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { seven~5 seven[0]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.818 ns ( 34.25 % ) " "Info: Total cell delay = 3.818 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.331 ns ( 65.75 % ) " "Info: Total interconnect delay = 7.331 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.149 ns" { shownum[1][0] Mux7~0 Mux7~1 seven~5 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "11.149 ns" { shownum[1][0] {} shownum[1][0]~combout {} Mux7~0 {} Mux7~1 {} seven~5 {} seven[0]~reg0 {} } { 0.000ns 0.000ns 3.201ns 0.773ns 2.628ns 0.729ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_18 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'clk2'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns seven\[0\]~reg0 2 REG LC_X7_Y7_N2 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y7_N2; Fanout = 1; REG Node = 'seven\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 seven[0]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} seven[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.149 ns" { shownum[1][0] Mux7~0 Mux7~1 seven~5 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "11.149 ns" { shownum[1][0] {} shownum[1][0]~combout {} Mux7~0 {} Mux7~1 {} seven~5 {} seven[0]~reg0 {} } { 0.000ns 0.000ns 3.201ns 0.773ns 2.628ns 0.729ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 1.061ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 seven[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} seven[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 cat\[2\] cat\[2\]~reg0 9.849 ns register " "Info: tco from clock \"clk2\" to destination pin \"cat\[2\]\" through register \"cat\[2\]~reg0\" is 9.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_18 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'clk2'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cat\[2\]~reg0 2 REG LC_X13_Y8_N5 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y8_N5; Fanout = 1; REG Node = 'cat\[2\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 cat[2]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 cat[2]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} cat[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.654 ns + Longest register pin " "Info: + Longest register to pin delay is 5.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cat\[2\]~reg0 1 REG LC_X13_Y8_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y8_N5; Fanout = 1; REG Node = 'cat\[2\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[2]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(2.322 ns) 5.654 ns cat\[2\] 2 PIN PIN_62 0 " "Info: 2: + IC(3.332 ns) + CELL(2.322 ns) = 5.654 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'cat\[2\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { cat[2]~reg0 cat[2] } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.07 % ) " "Info: Total cell delay = 2.322 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 58.93 % ) " "Info: Total interconnect delay = 3.332 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { cat[2]~reg0 cat[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.654 ns" { cat[2]~reg0 {} cat[2] {} } { 0.000ns 3.332ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 cat[2]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} cat[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { cat[2]~reg0 cat[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.654 ns" { cat[2]~reg0 {} cat[2] {} } { 0.000ns 3.332ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cat\[0\]~reg0 checkcat\[0\] clk2 -1.262 ns register " "Info: th for register \"cat\[0\]~reg0\" (data pin = \"checkcat\[0\]\", clock pin = \"clk2\") is -1.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_18 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'clk2'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cat\[0\]~reg0 2 REG LC_X7_Y9_N2 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y9_N2; Fanout = 1; REG Node = 'cat\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 cat[0]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 cat[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} cat[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.302 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns checkcat\[0\] 1 PIN PIN_123 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_123; Fanout = 8; PIN Node = 'checkcat\[0\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { checkcat[0] } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.366 ns) + CELL(0.804 ns) 5.302 ns cat\[0\]~reg0 2 REG LC_X7_Y9_N2 1 " "Info: 2: + IC(3.366 ns) + CELL(0.804 ns) = 5.302 ns; Loc. = LC_X7_Y9_N2; Fanout = 1; REG Node = 'cat\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { checkcat[0] cat[0]~reg0 } "NODE_NAME" } } { "numdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/numdisplay/numdisplay.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 36.51 % ) " "Info: Total cell delay = 1.936 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.366 ns ( 63.49 % ) " "Info: Total interconnect delay = 3.366 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { checkcat[0] cat[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { checkcat[0] {} checkcat[0]~combout {} cat[0]~reg0 {} } { 0.000ns 0.000ns 3.366ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 cat[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} cat[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { checkcat[0] cat[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { checkcat[0] {} checkcat[0]~combout {} cat[0]~reg0 {} } { 0.000ns 0.000ns 3.366ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 16:39:15 2018 " "Info: Processing ended: Thu Nov 01 16:39:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
