cellMap,*top,*top,*TOP,*schematic
netMap,*top,*gnd3i!,*gnd3i!
netMap,*top,*vdd3i!,*vdd3i!
netMap,*top,*gnd!,*0
instMap,*top,*I0,*I0
instMaster,*top,*I0,*IORING_ioring_schematic,*ioring
instMap,*top,*I1,*I1
instMaster,*top,*I1,*INV_LP_inv_schematic,*inv
instMap,*top,*I2,*I2
instMaster,*top,*I2,*INV_HV_inv_hv_schematic,*inv_hv
instMap,*top,*I3,*I3
instMaster,*top,*I3,*COUNTER_JI3_counter_schematic,*counter
netMap,*top,*out<0>,*out_0
netMap,*top,*out<1>,*out_1
netMap,*top,*out<2>,*out_2
netMap,*top,*out<7>,*out_7
netMap,*top,*out<6>,*out_6
netMap,*top,*out<5>,*out_5
netMap,*top,*out<4>,*out_4
netMap,*top,*out<3>,*out_3
portMap,*top,*CLK,*CLK
portMap,*top,*ENABLE,*ENABLE
portMap,*top,*GNDA,*GNDA
portMap,*top,*GNDD,*GNDD
portMap,*top,*GNDHV,*GNDHV
portMap,*top,*GNDOHV,*GNDOHV
portMap,*top,*GNDOR,*GNDOR
portMap,*top,*GNDORA,*GNDORA
portMap,*top,*INL,*INL
portMap,*top,*OUT0,*OUT0
portMap,*top,*OUT1,*OUT1
portMap,*top,*OUT2,*OUT2
portMap,*top,*OUTHV,*OUTHV
portMap,*top,*OUTL,*OUTL
portMap,*top,*PSUB,*PSUB
portMap,*top,*RESET,*RESET
portMap,*top,*VDDA,*VDDA
portMap,*top,*VDDD,*VDDD
portMap,*top,*VDDHV,*VDDHV
portMap,*top,*VDDOR,*VDDOR
portMap,*top,*VDDORA,*VDDORA
