#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Feb 24 10:59:43 2025
# Process ID         : 11204
# Current directory  : C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_instructionmemIP_0_0_synth_1
# Command line       : vivado.exe -log zynq_design_instructionmemIP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_instructionmemIP_0_0.tcl
# Log file           : C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_instructionmemIP_0_0_synth_1/zynq_design_instructionmemIP_0_0.vds
# Journal file       : C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_instructionmemIP_0_0_synth_1\vivado.jou
# Running On         : DESKTOP-J1G93P6
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19044
# Processor Detail   : Intel(R) Core(TM) i7-8700B CPU @ 3.20GHz
# CPU Frequency      : 3192 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 68558 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78758 MB
# Available Virtual  : 70027 MB
#-----------------------------------------------------------
source zynq_design_instructionmemIP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 483.305 ; gain = 153.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.cache/ip 
Command: synth_design -top zynq_design_instructionmemIP_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.273 ; gain = 467.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_instructionmemIP_0_0' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_instructionmemIP_0_0/synth/zynq_design_instructionmemIP_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'instructionmemIP' declared at 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/fbcb/hdl/instructionmemIP.vhd:5' bound to instance 'U0' of component 'instructionmemIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_instructionmemIP_0_0/synth/zynq_design_instructionmemIP_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'instructionmemIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/fbcb/hdl/instructionmemIP.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'instructionmemIP' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/fbcb/hdl/instructionmemIP.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_instructionmemIP_0_0' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_instructionmemIP_0_0/synth/zynq_design_instructionmemIP_0_0.vhd:84]
WARNING: [Synth 8-7129] Port s00_axi_awaddr[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_araddr[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_araddr[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[15] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[14] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[13] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[12] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[11] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[10] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[9] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[0] in module instructionmemIP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1290.867 ; gain = 588.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1290.867 ; gain = 588.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1290.867 ; gain = 588.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1290.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1366.629 ; gain = 0.801
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.629 ; gain = 664.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.629 ; gain = 664.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.629 ; gain = 664.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1366.629 ; gain = 664.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awaddr[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_araddr[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_araddr[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[15] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[14] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[13] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[12] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[11] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[10] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[9] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[1] in module instructionmemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_address[0] in module instructionmemIP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1455.754 ; gain = 753.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1489.500 ; gain = 786.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1490.668 ; gain = 788.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1506.945 ; gain = 804.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1715.953 ; gain = 1013.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1715.953 ; gain = 1013.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1715.953 ; gain = 1013.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1715.953 ; gain = 1013.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1715.953 ; gain = 1013.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1715.953 ; gain = 1013.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     3|
|3     |LUT3  |    33|
|4     |LUT4  |     1|
|5     |LUT5  |    32|
|6     |LUT6  |   576|
|7     |MUXF7 |   256|
|8     |MUXF8 |    64|
|9     |FDRE  |  1061|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1715.953 ; gain = 1013.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1715.953 ; gain = 937.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1715.953 ; gain = 1013.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1725.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'zynq_design_instructionmemIP_0_0' is not ideal for floorplanning, since the cellview 'instructionmemIP' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ddfeccf
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1728.715 ; gain = 1229.520
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1728.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_instructionmemIP_0_0_synth_1/zynq_design_instructionmemIP_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_design_instructionmemIP_0_0_utilization_synth.rpt -pb zynq_design_instructionmemIP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 11:01:26 2025...
