$date
	Fri Sep 22 19:10:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ringcounter_tb $end
$var wire 6 ! count [5:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module cntr01 $end
$var wire 1 $ \*Logic0* $end
$var wire 1 % \*Logic1* $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 & n9 $end
$var wire 1 ' n8 $end
$var wire 1 ( n7 $end
$var wire 1 ) n6 $end
$var wire 1 * n5 $end
$var wire 1 + n4 $end
$var wire 1 , n31 $end
$var wire 1 - n30 $end
$var wire 1 . n3 $end
$var wire 1 / n29 $end
$var wire 1 0 n28 $end
$var wire 1 1 n27 $end
$var wire 1 2 n26 $end
$var wire 1 3 n2 $end
$var wire 1 4 n12 $end
$var wire 1 5 n11 $end
$var wire 1 6 n10 $end
$var wire 1 7 n1 $end
$var wire 6 8 count [5:0] $end
$scope module U28 $end
$var wire 1 % HI $end
$var wire 1 $ LO $end
$var wire 1 9 VGND $end
$var wire 1 : VNB $end
$var wire 1 ; VPB $end
$var wire 1 < VPWR $end
$scope module base $end
$var wire 1 % HI $end
$var wire 1 $ LO $end
$upscope $end
$upscope $end
$scope module U29 $end
$var wire 1 # A $end
$var wire 1 = VGND $end
$var wire 1 > VNB $end
$var wire 1 ? VPB $end
$var wire 1 @ VPWR $end
$var wire 1 & Y $end
$var wire 1 - B $end
$scope module base $end
$var wire 1 # A $end
$var wire 1 & Y $end
$var wire 1 A nand0_out_Y $end
$var wire 1 - B $end
$upscope $end
$upscope $end
$scope module U30 $end
$var wire 1 # B $end
$var wire 1 B VGND $end
$var wire 1 C VNB $end
$var wire 1 D VPB $end
$var wire 1 E VPWR $end
$var wire 1 ' Y $end
$var wire 1 / A_N $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 ' Y $end
$var wire 1 F not0_out $end
$var wire 1 G or0_out_Y $end
$var wire 1 / A_N $end
$upscope $end
$upscope $end
$scope module U31 $end
$var wire 1 # B $end
$var wire 1 H VGND $end
$var wire 1 I VNB $end
$var wire 1 J VPB $end
$var wire 1 K VPWR $end
$var wire 1 ( Y $end
$var wire 1 / A $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 ( Y $end
$var wire 1 L nand0_out_Y $end
$var wire 1 / A $end
$upscope $end
$upscope $end
$scope module U32 $end
$var wire 1 # B $end
$var wire 1 M VGND $end
$var wire 1 N VNB $end
$var wire 1 O VPB $end
$var wire 1 P VPWR $end
$var wire 1 ) Y $end
$var wire 1 1 A_N $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 ) Y $end
$var wire 1 Q not0_out $end
$var wire 1 R or0_out_Y $end
$var wire 1 1 A_N $end
$upscope $end
$upscope $end
$scope module U33 $end
$var wire 1 # B $end
$var wire 1 S VGND $end
$var wire 1 T VNB $end
$var wire 1 U VPB $end
$var wire 1 V VPWR $end
$var wire 1 * Y $end
$var wire 1 1 A $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 * Y $end
$var wire 1 W nand0_out_Y $end
$var wire 1 1 A $end
$upscope $end
$upscope $end
$scope module U34 $end
$var wire 1 # B $end
$var wire 1 X VGND $end
$var wire 1 Y VNB $end
$var wire 1 Z VPB $end
$var wire 1 [ VPWR $end
$var wire 1 + Y $end
$var wire 1 2 A_N $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 + Y $end
$var wire 1 \ not0_out $end
$var wire 1 ] or0_out_Y $end
$var wire 1 2 A_N $end
$upscope $end
$upscope $end
$scope module U35 $end
$var wire 1 # B $end
$var wire 1 ^ VGND $end
$var wire 1 _ VNB $end
$var wire 1 ` VPB $end
$var wire 1 a VPWR $end
$var wire 1 . Y $end
$var wire 1 2 A $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 . Y $end
$var wire 1 b nand0_out_Y $end
$var wire 1 2 A $end
$upscope $end
$upscope $end
$scope module U36 $end
$var wire 1 # B $end
$var wire 1 c VGND $end
$var wire 1 d VNB $end
$var wire 1 e VPB $end
$var wire 1 f VPWR $end
$var wire 1 3 Y $end
$var wire 1 , A_N $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 3 Y $end
$var wire 1 g not0_out $end
$var wire 1 h or0_out_Y $end
$var wire 1 , A_N $end
$upscope $end
$upscope $end
$scope module U37 $end
$var wire 1 # B $end
$var wire 1 i VGND $end
$var wire 1 j VNB $end
$var wire 1 k VPB $end
$var wire 1 l VPWR $end
$var wire 1 4 Y $end
$var wire 1 0 A_N $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 4 Y $end
$var wire 1 m not0_out $end
$var wire 1 n or0_out_Y $end
$var wire 1 0 A_N $end
$upscope $end
$upscope $end
$scope module U38 $end
$var wire 1 # B $end
$var wire 1 o VGND $end
$var wire 1 p VNB $end
$var wire 1 q VPB $end
$var wire 1 r VPWR $end
$var wire 1 5 Y $end
$var wire 1 0 A $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 5 Y $end
$var wire 1 s nand0_out_Y $end
$var wire 1 0 A $end
$upscope $end
$upscope $end
$scope module U39 $end
$var wire 1 # B $end
$var wire 1 t VGND $end
$var wire 1 u VNB $end
$var wire 1 v VPB $end
$var wire 1 w VPWR $end
$var wire 1 6 Y $end
$var wire 1 - A_N $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 6 Y $end
$var wire 1 x not0_out $end
$var wire 1 y or0_out_Y $end
$var wire 1 - A_N $end
$upscope $end
$upscope $end
$scope module U40 $end
$var wire 1 # B $end
$var wire 1 z VGND $end
$var wire 1 { VNB $end
$var wire 1 | VPB $end
$var wire 1 } VPWR $end
$var wire 1 7 Y $end
$var wire 1 , A $end
$scope module base $end
$var wire 1 # B $end
$var wire 1 7 Y $end
$var wire 1 ~ nand0_out_Y $end
$var wire 1 , A $end
$upscope $end
$upscope $end
$scope module count_reg[0] $end
$var wire 1 " CLK $end
$var wire 1 % D $end
$var wire 1 5 RESET_B $end
$var wire 1 4 SET_B $end
$var wire 1 !" VGND $end
$var wire 1 "" VNB $end
$var wire 1 #" VPB $end
$var wire 1 $" VPWR $end
$var wire 1 - Q_N $end
$var wire 1 %" Q $end
$scope module base $end
$var wire 1 " CLK $end
$var wire 1 % D $end
$var wire 1 %" Q $end
$var wire 1 - Q_N $end
$var wire 1 &" RESET $end
$var wire 1 5 RESET_B $end
$var wire 1 '" SET $end
$var wire 1 4 SET_B $end
$var wire 1 (" buf_Q $end
$upscope $end
$upscope $end
$scope module count_reg[1] $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 & RESET_B $end
$var wire 1 6 SET_B $end
$var wire 1 )" VGND $end
$var wire 1 *" VNB $end
$var wire 1 +" VPB $end
$var wire 1 ," VPWR $end
$var wire 1 / Q_N $end
$var wire 1 -" Q $end
$scope module base $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 -" Q $end
$var wire 1 / Q_N $end
$var wire 1 ." RESET $end
$var wire 1 & RESET_B $end
$var wire 1 /" SET $end
$var wire 1 6 SET_B $end
$var wire 1 0" buf_Q $end
$upscope $end
$upscope $end
$scope module count_reg[2] $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 ( RESET_B $end
$var wire 1 ' SET_B $end
$var wire 1 1" VGND $end
$var wire 1 2" VNB $end
$var wire 1 3" VPB $end
$var wire 1 4" VPWR $end
$var wire 1 1 Q_N $end
$var wire 1 5" Q $end
$scope module base $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 5" Q $end
$var wire 1 1 Q_N $end
$var wire 1 6" RESET $end
$var wire 1 ( RESET_B $end
$var wire 1 7" SET $end
$var wire 1 ' SET_B $end
$var wire 1 8" buf_Q $end
$upscope $end
$upscope $end
$scope module count_reg[3] $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 * RESET_B $end
$var wire 1 ) SET_B $end
$var wire 1 9" VGND $end
$var wire 1 :" VNB $end
$var wire 1 ;" VPB $end
$var wire 1 <" VPWR $end
$var wire 1 2 Q_N $end
$var wire 1 =" Q $end
$scope module base $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 =" Q $end
$var wire 1 2 Q_N $end
$var wire 1 >" RESET $end
$var wire 1 * RESET_B $end
$var wire 1 ?" SET $end
$var wire 1 ) SET_B $end
$var wire 1 @" buf_Q $end
$upscope $end
$upscope $end
$scope module count_reg[4] $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 . RESET_B $end
$var wire 1 + SET_B $end
$var wire 1 A" VGND $end
$var wire 1 B" VNB $end
$var wire 1 C" VPB $end
$var wire 1 D" VPWR $end
$var wire 1 , Q_N $end
$var wire 1 E" Q $end
$scope module base $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 E" Q $end
$var wire 1 , Q_N $end
$var wire 1 F" RESET $end
$var wire 1 . RESET_B $end
$var wire 1 G" SET $end
$var wire 1 + SET_B $end
$var wire 1 H" buf_Q $end
$upscope $end
$upscope $end
$scope module count_reg[5] $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 7 RESET_B $end
$var wire 1 3 SET_B $end
$var wire 1 I" VGND $end
$var wire 1 J" VNB $end
$var wire 1 K" VPB $end
$var wire 1 L" VPWR $end
$var wire 1 0 Q_N $end
$var wire 1 M" Q $end
$scope module base $end
$var wire 1 " CLK $end
$var wire 1 $ D $end
$var wire 1 M" Q $end
$var wire 1 0 Q_N $end
$var wire 1 N" RESET $end
$var wire 1 7 RESET_B $end
$var wire 1 O" SET $end
$var wire 1 3 SET_B $end
$var wire 1 P" buf_Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xP"
0O"
0N"
xM"
1L"
1K"
0J"
0I"
xH"
0G"
0F"
xE"
1D"
1C"
0B"
0A"
x@"
0?"
0>"
x="
1<"
1;"
0:"
09"
x8"
07"
06"
x5"
14"
13"
02"
01"
x0"
0/"
0."
x-"
1,"
1+"
0*"
0)"
x("
0'"
0&"
x%"
1$"
1#"
0""
0!"
1~
1}
1|
0{
0z
1y
1x
1w
1v
0u
0t
1s
1r
1q
0p
0o
1n
1m
1l
1k
0j
0i
1h
1g
1f
1e
0d
0c
1b
1a
1`
0_
0^
1]
1\
1[
1Z
0Y
0X
1W
1V
1U
0T
0S
1R
1Q
1P
1O
0N
0M
1L
1K
1J
0I
0H
1G
1F
1E
1D
0C
0B
1A
1@
1?
0>
0=
1<
1;
0:
09
bx 8
17
16
15
14
13
x2
x1
x0
x/
1.
x-
x,
1+
1*
1)
1(
1'
1&
1%
0$
0#
0"
bx !
$end
#1000
1"
#2000
1%"
0-
0-"
1/
05"
11
0="
12
0E"
1,
b1 !
b1 8
0M"
10
1("
00"
08"
0@"
0H"
0P"
0"
#3000
1"
#4000
0"
#5000
1"
#6000
0"
#7000
1"
#8000
0"
#9000
1"
#10000
0"
#11000
1"
#12000
0"
#13000
1"
#14000
0"
#15000
1"
#16000
0"
#17000
1"
#18000
0"
#19000
1"
#20000
1/"
16"
1>"
1F"
1&"
06
1N"
0(
0*
0.
05
0y
07
0F
0L
0Q
0W
0\
0b
0g
0m
0s
0x
0~
0"
1#
#21000
06"
17"
0/"
1."
1(
0'
16
0&
1L
0G
1y
0A
1-"
0/
b10 !
b10 8
0%"
1-
10"
0("
1"
#22000
0>"
1?"
16"
07"
1*
0)
0(
1'
1W
0R
0L
1G
15"
01
b100 !
b100 8
0-"
1/
18"
00"
0"
#23000
0F"
1G"
1>"
0?"
1.
0+
0*
1)
1b
0]
0W
1R
1="
02
b1000 !
b1000 8
05"
11
1@"
08"
1"
#24000
0N"
1O"
1F"
0G"
17
03
0.
1+
1~
0h
0b
1]
1E"
0,
b10000 !
b10000 8
0="
12
1H"
0@"
0"
#25000
0&"
1'"
1N"
0O"
15
04
07
13
1s
0n
0~
1h
1M"
00
b100000 !
b100000 8
0E"
1,
1P"
0H"
1"
#26000
1/"
0."
1&"
0'"
06
1&
05
14
0y
1A
0s
1n
1%"
0-
b1 !
b1 8
0M"
10
1("
0P"
0"
#27000
06"
17"
0/"
1."
1(
0'
16
0&
1L
0G
1y
0A
1-"
0/
b10 !
b10 8
0%"
1-
10"
0("
1"
#28000
0>"
1?"
16"
07"
1*
0)
0(
1'
1W
0R
0L
1G
15"
01
b100 !
b100 8
0-"
1/
18"
00"
0"
#29000
0F"
1G"
1>"
0?"
1.
0+
0*
1)
1b
0]
0W
1R
1="
02
b1000 !
b1000 8
05"
11
1@"
08"
1"
#30000
0N"
1O"
1F"
0G"
17
03
0.
1+
1~
0h
0b
1]
1E"
0,
b10000 !
b10000 8
0="
12
1H"
0@"
0"
#31000
0&"
1'"
1N"
0O"
15
04
07
13
1s
0n
0~
1h
1M"
00
b100000 !
b100000 8
0E"
1,
1P"
0H"
1"
#32000
1/"
0."
1&"
0'"
06
1&
05
14
0y
1A
0s
1n
1%"
0-
b1 !
b1 8
0M"
10
1("
0P"
0"
#33000
06"
17"
0/"
1."
1(
0'
16
0&
1L
0G
1y
0A
1-"
0/
b10 !
b10 8
0%"
1-
10"
0("
1"
#34000
0>"
1?"
16"
07"
1*
0)
0(
1'
1W
0R
0L
1G
15"
01
b100 !
b100 8
0-"
1/
18"
00"
0"
#35000
0F"
1G"
1>"
0?"
1.
0+
0*
1)
1b
0]
0W
1R
1="
02
b1000 !
b1000 8
05"
11
1@"
08"
1"
#36000
0N"
1O"
1F"
0G"
17
03
0.
1+
1~
0h
0b
1]
1E"
0,
b10000 !
b10000 8
0="
12
1H"
0@"
0"
#37000
0&"
1'"
1N"
0O"
15
04
07
13
1s
0n
0~
1h
1M"
00
b100000 !
b100000 8
0E"
1,
1P"
0H"
1"
#38000
1/"
0."
1&"
0'"
06
1&
05
14
0y
1A
0s
1n
1%"
0-
b1 !
b1 8
0M"
10
1("
0P"
0"
#39000
06"
17"
0/"
1."
1(
0'
16
0&
1L
0G
1y
0A
1-"
0/
b10 !
b10 8
0%"
1-
10"
0("
1"
#40000
07"
0."
1'
0>"
0F"
0&"
0N"
1&
1G
1*
1.
15
17
15"
01
b100 !
b100 8
0-"
1/
1A
1F
1Q
1W
1\
1b
1g
1m
1s
1x
1~
18"
00"
0"
0#
#41000
1"
#42000
1%"
0-
b1 !
b1 8
05"
11
1("
08"
0"
#43000
1"
#44000
0"
#45000
1"
#46000
0"
#47000
1"
#48000
0"
#49000
1"
#50000
0"
#51000
1"
#52000
0"
#53000
1"
#54000
0"
#55000
1"
#56000
0"
#57000
1"
#58000
0"
#59000
1"
#60000
0"
