// Seed: 102480877
module module_0;
  logic [-1 : -1] id_1 = 1'b0 - id_1, id_2;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    input wor id_9,
    output tri1 id_10,
    input uwire id_11,
    output uwire id_12,
    output tri id_13,
    output wand id_14
);
  bit id_16;
  module_0 modCall_1 ();
  initial id_16 <= -1;
endmodule
