

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_serialize'
================================================================
* Date:           Thu Sep 12 16:26:57 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1032|     1032|  5.160 us|  5.160 us|  1032|  1032|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1164_1  |     1030|     1030|        11|          4|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln11641 = alloca i32 1"   --->   Operation 15 'alloca' 'sext_ln11641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln1164 = store i9 0, i9 %i" [src/kernel_kernel.cpp:1164]   --->   Operation 19 'store' 'store_ln1164' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln1164 = br void %for.inc" [src/kernel_kernel.cpp:1164]   --->   Operation 20 'br' 'br_ln1164' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 21 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [src/kernel_kernel.cpp:1164]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln1164 = icmp_eq  i9 %i_1, i9 256" [src/kernel_kernel.cpp:1164]   --->   Operation 23 'icmp' 'icmp_ln1164' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%add_ln1164 = add i9 %i_1, i9 1" [src/kernel_kernel.cpp:1164]   --->   Operation 24 'add' 'add_ln1164' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1164 = br i1 %icmp_ln1164, void %new.body.for.inc, void %for.end20" [src/kernel_kernel.cpp:1164]   --->   Operation 25 'br' 'br_ln1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1164 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [src/kernel_kernel.cpp:1164]   --->   Operation 26 'br' 'br_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%icmp_ln1164_1 = icmp_eq  i9 %add_ln1164, i9 256" [src/kernel_kernel.cpp:1164]   --->   Operation 27 'icmp' 'icmp_ln1164_1' <Predicate = (!icmp_ln1164)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1164 = br i1 %icmp_ln1164_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [src/kernel_kernel.cpp:1164]   --->   Operation 28 'br' 'br_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln1164 = store i9 %add_ln1164, i9 %i" [src/kernel_kernel.cpp:1164]   --->   Operation 29 'store' 'store_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1164 = br void %for.inc" [src/kernel_kernel.cpp:1164]   --->   Operation 30 'br' 'br_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 31 [1/1] (1.37ns)   --->   "%C_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %C"   --->   Operation 31 'read' 'C_1' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 13> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %C_1, i32 6, i32 63" [src/kernel_kernel.cpp:1164]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1164 = sext i58 %trunc_ln" [src/kernel_kernel.cpp:1164]   --->   Operation 33 'sext' 'sext_ln1164' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln1164 = store i64 %sext_ln1164, i64 %sext_ln11641" [src/kernel_kernel.cpp:1164]   --->   Operation 34 'store' 'store_ln1164' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 35 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read' <Predicate = (!icmp_ln1164)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_C_addr = getelementptr i512 %gmem_C, i64 %sext_ln1164" [src/kernel_kernel.cpp:1164]   --->   Operation 36 'getelementptr' 'gmem_C_addr' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_C_addr, i32 256" [src/kernel_kernel.cpp:1164]   --->   Operation 37 'writereq' 'empty' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1164 = br void %for.inc.split" [src/kernel_kernel.cpp:1164]   --->   Operation 38 'br' 'br_ln1164' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 39 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read_1' <Predicate = (!icmp_ln1164)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 40 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 40 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read_2' <Predicate = (!icmp_ln1164)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 41 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 41 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read_3' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln11641_load = load i64 %sext_ln11641" [src/kernel_kernel.cpp:1164]   --->   Operation 42 'load' 'sext_ln11641_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln1165 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:1165]   --->   Operation 43 'specpipeline' 'specpipeline_ln1165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1164 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [src/kernel_kernel.cpp:1164]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln1164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln1164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/kernel_kernel.cpp:1164]   --->   Operation 45 'specloopname' 'specloopname_ln1164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read_3, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read_2, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read_1, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read" [src/kernel_kernel.cpp:1174]   --->   Operation 46 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_C_addr_1 = getelementptr i512 %gmem_C, i64 %sext_ln11641_load" [src/kernel_kernel.cpp:1164]   --->   Operation 47 'getelementptr' 'gmem_C_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (3.65ns)   --->   "%write_ln1175 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_C_addr_1, i512 %tmp_3, i64 18446744073709551615" [src/kernel_kernel.cpp:1175]   --->   Operation 48 'write' 'write_ln1175' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 49 [5/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 49 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln1177 = ret" [src/kernel_kernel.cpp:1177]   --->   Operation 55 'ret' 'ret_ln1177' <Predicate = (icmp_ln1164)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 50 [4/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 50 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 51 [3/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 51 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 52 [2/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 52 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 53 [1/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 53 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1164 = br void %new.latch.for.inc.split" [src/kernel_kernel.cpp:1164]   --->   Operation 54 'br' 'br_ln1164' <Predicate = (icmp_ln1164_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.430ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', src/kernel_kernel.cpp:1164) on local variable 'i' [13]  (0.000 ns)
	'add' operation ('add_ln1164', src/kernel_kernel.cpp:1164) [15]  (0.715 ns)
	'icmp' operation ('icmp_ln1164_1', src/kernel_kernel.cpp:1164) [39]  (0.715 ns)

 <State 2>: 1.405ns
The critical path consists of the following:
	fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171) [32]  (1.405 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_C_addr', src/kernel_kernel.cpp:1164) [23]  (0.000 ns)
	bus request operation ('empty', src/kernel_kernel.cpp:1164) on port 'gmem_C' (src/kernel_kernel.cpp:1164) [24]  (3.650 ns)

 <State 4>: 1.405ns
The critical path consists of the following:
	fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read_2', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171) [34]  (1.405 ns)

 <State 5>: 1.405ns
The critical path consists of the following:
	fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read_3', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171) [35]  (1.405 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	'load' operation ('sext_ln11641_load', src/kernel_kernel.cpp:1164) on local variable 'sext_ln11641' [28]  (0.000 ns)
	'getelementptr' operation ('gmem_C_addr_1', src/kernel_kernel.cpp:1164) [37]  (0.000 ns)
	bus write operation ('write_ln1175', src/kernel_kernel.cpp:1175) on port 'gmem_C' (src/kernel_kernel.cpp:1175) [38]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_133', src/kernel_kernel.cpp:1177) on port 'gmem_C' (src/kernel_kernel.cpp:1177) [42]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_133', src/kernel_kernel.cpp:1177) on port 'gmem_C' (src/kernel_kernel.cpp:1177) [42]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_133', src/kernel_kernel.cpp:1177) on port 'gmem_C' (src/kernel_kernel.cpp:1177) [42]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_133', src/kernel_kernel.cpp:1177) on port 'gmem_C' (src/kernel_kernel.cpp:1177) [42]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_133', src/kernel_kernel.cpp:1177) on port 'gmem_C' (src/kernel_kernel.cpp:1177) [42]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
