// Seed: 1499455821
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  inout id_9;
  output id_8;
  input id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  logic id_10 = 1, id_11;
  always @((id_11) or posedge id_6) begin
    id_3 <= 1;
  end
endmodule
