{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 1,
    "design__inferred_latch__count": 0,
    "design__instance__count": 7660,
    "design__instance__area": 93350.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 1,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.001586351776495576,
    "power__switching__total": 0.00033434192300774157,
    "power__leakage__total": 4.163736775808502e-06,
    "power__total": 0.0019248573807999492,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.25655275852126724,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.2574823482860765,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11551904204625656,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 7.138246640270744,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.115519,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 8.002104,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 1,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.26007566281149114,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.26044525606684166,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.6080522368829644,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 4.542479854169981,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.608052,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 4.54248,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 1,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.25663810691869915,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.25847674732178116,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.29778952369099426,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 6.463076479158504,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.29779,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 6.463077,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 1,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.25655275852126724,
    "clock__skew__worst_setup": 0.2574823482860765,
    "timing__hold__ws": 0.11551904204625656,
    "timing__setup__ws": 4.542479854169981,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.115519,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 4.54248,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 45,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 2129,
    "design__instance__area__stdcell": 32339.9,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.346433,
    "design__instance__utilization__stdcell": 0.346433,
    "design__rows": 50,
    "design__rows:CoreSite": 50,
    "design__sites": 51450,
    "design__sites:CoreSite": 51450,
    "design__instance__count__class:inverter": 170,
    "design__instance__area__class:inverter": 976.147,
    "design__instance__count__class:sequential_cell": 193,
    "design__instance__area__class:sequential_cell": 9547.37,
    "design__instance__count__class:multi_input_combinational_cell": 1211,
    "design__instance__area__class:multi_input_combinational_cell": 11790,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 496,
    "design__instance__area__class:timing_repair_buffer": 8799.84,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 44358.9,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 58,
    "design__instance__area__class:clock_buffer": 1221.09,
    "design__instance__count__class:clock_inverter": 1,
    "design__instance__area__class:clock_inverter": 5.4432,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 324,
    "global_route__vias": 13911,
    "global_route__wirelength": 76141,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 2138,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 475,
    "route__wirelength__iter:0": 48445,
    "route__drc_errors__iter:1": 121,
    "route__wirelength__iter:1": 48108,
    "route__drc_errors__iter:2": 116,
    "route__wirelength__iter:2": 47952,
    "route__drc_errors__iter:3": 0,
    "route__wirelength__iter:3": 47940,
    "route__drc_errors": 0,
    "route__wirelength": 47940,
    "route__vias": 12288,
    "route__vias__singlecut": 12288,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 16,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 462.815,
    "design__instance__count__class:fill_cell": 5531,
    "design__instance__area__class:fill_cell": 61011,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 26,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 26,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 26,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 26,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19935,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19985,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.000647626,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000668788,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000138562,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000668788,
    "design_powergrid__voltage__worst": 0.000668788,
    "design_powergrid__voltage__worst__net:VPWR": 1.19935,
    "design_powergrid__drop__worst": 0.000668788,
    "design_powergrid__drop__worst__net:VPWR": 0.000647626,
    "design_powergrid__voltage__worst__net:VGND": 0.000668788,
    "design_powergrid__drop__worst__net:VGND": 0.000668788,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.000149,
    "ir__drop__worst": 0.000648,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}