#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 24 11:45:55 2020
# Process ID: 9948
# Current directory: C:/Users/Bruger/Documents/GitHub/GDC/GCD1project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13224 C:\Users\Bruger\Documents\GitHub\GDC\GCD1project\GCD1project.xpr
# Log file: C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/vivado.log
# Journal file: C:/Users/Bruger/Documents/GitHub/GDC/GCD1project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1037.641 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top gcd_tb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gcd_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj gcd_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bruger/Documents/GitHub/GDC/task2/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bruger/Documents/GitHub/GDC/task2/gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bruger/Documents/GitHub/GDC/task2/gcd_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_top'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.sim/sim_1/behav/xsim'
"xelab -wto 0f48bb017cc94206ba72c216b1797a1e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot gcd_top_behav xil_defaultlib.gcd_top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0f48bb017cc94206ba72c216b1797a1e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot gcd_top_behav xil_defaultlib.gcd_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture fsmd of entity xil_defaultlib.gcd [gcd_default]
Compiling architecture fsmd_io of entity xil_defaultlib.gcd_top
Built simulation snapshot gcd_top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.sim/sim_1/behav/xsim/xsim.dir/gcd_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.sim/sim_1/behav/xsim/xsim.dir/gcd_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 24 13:38:48 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 113.871 ; gain = 17.621
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 24 13:38:48 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1037.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bruger/Documents/GitHub/GDC/GCD1project/GCD1project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_top_behav -key {Behavioral:sim_1:Functional:gcd_top} -tclbatch {gcd_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
