<stg><name>sc_FIFO_DCT::sc_FIFO_DCT</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="14">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="1"/>
</and_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync), !map !419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_ok), !map !423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %done), !map !427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %error), !map !431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_start), !map !443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([64 x i18]* %sc_FIFO_DCT_mA_V), !map !451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([64 x i18]* %sc_FIFO_DCT_mB_V), !map !457

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str, [12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:13  %sc_FIFO_DCT_ssdm_s = load i1* @sc_FIFO_DCT_ssdm_thread_M_Prc1, align 1

]]></Node>
<StgValue><ssdm name="sc_FIFO_DCT_ssdm_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:14  br i1 %sc_FIFO_DCT_ssdm_s, label %0, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [5 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="1" op_4_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str11, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="1" op_4_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str11, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1">
<![CDATA[
:3  %sc_FIFO_DCT_ssdm_1 = load i1* @sc_FIFO_DCT_ssdm_thread_M_Prc2, align 1

]]></Node>
<StgValue><ssdm name="sc_FIFO_DCT_ssdm_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %sc_FIFO_DCT_ssdm_1, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [5 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="1" op_4_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str19, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="1" op_4_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str19, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [5 x i8]* @p_str4, i32 0, i32 0, i1* %sync) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [8 x i8]* @p_str5, i32 0, i32 0, i1* %data_ok) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str6, i32 0, i32 0, i1* %done) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [6 x i8]* @p_str7, i32 0, i32 0, i1* %error) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [13 x i8]* @p_str8, [4 x i8]* @p_str9, i32 0, i32 0, i8* %din) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [13 x i8]* @p_str8, [5 x i8]* @p_str10, i32 0, i32 0, i8* %dout) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [8 x i8]* @p_str15, i32 1, i32 0, i1* %s_start) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str16, i32 1, i32 0, i1* %s_working) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
:13  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
<literal name="sc_FIFO_DCT_ssdm_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="18" op_12_bw="18">
<![CDATA[
:0  call void @"sc_FIFO_DCT::Prc2"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="18" op_12_bw="18">
<![CDATA[
:0  call void @"sc_FIFO_DCT::Prc1"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="18" op_12_bw="18">
<![CDATA[
:0  call void @"sc_FIFO_DCT::Prc2"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %UnifiedUnreachableBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="18" op_12_bw="18">
<![CDATA[
:0  call void @"sc_FIFO_DCT::Prc1"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="sc_FIFO_DCT_ssdm_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %UnifiedUnreachableBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
UnifiedUnreachableBlock:0  unreachable

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
