Active-HDL 10.3.3558.6081  2019-05-09 20:13:02

Elaboration top modules:
VHDL Configuration            testbench_for_top_cnt


------------------------------------------------------------------------------------------------
Entity     | Architecture    | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
top_cnt_tb | TB_ARCHITECTURE | work    |      | 10.3.3558.6081  (Windows) | -O3
TOP_CNT    | struct          | work    |      | 10.3.3558.6081  (Windows) | -O3
M1         | rtl             | work    |      | 10.3.3558.6081  (Windows) | -O3
M2         | rtl             | work    |      | 10.3.3558.6081  (Windows) | -O3
M3         | rtl             | work    |      | 10.3.3558.6081  (Windows) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Configuration           | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
testbench_for_top_cnt        | work    |      | 10.3.3558.6081  (Windows) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package                 | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
standard                     | std     |      |                           | <unavailable>
TEXTIO                       | std     |      | 10.3.3558.6081  (Windows) |  -2008
std_logic_1164               | ieee    |      | 10.3.3558.6081  (Windows) |  -2008
NUMERIC_STD                  | ieee    |      | 10.3.3558.6081  (Windows) |  -2008
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                      | Comment
------------------------------------------------------------------------------------------------
ieee                         | Standard IEEE packages library
std                          | Standard VHDL library
work                         | None
------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_top_cnt


The performance of simulation is reduced. Version Lattice Edition
