## Introduction (Round 0)


<br>

<b>Discipline | <b> Engineering
:--|:--|
<b> Lab | <b> Digital Electronics
<b> Experiment|     <b> 5. Construction of NOR gate latch and verification of its operation.

<h5> About the Experiment : </h5> <br>

This experiment is to verify the truth table and timing diagram of NOR gate latch using NOR gate IC and analyse the circuit of NOR gate latch with the help of LEDs display.

<b>Name of Developer | <b> R.S. Anand
:--|:--|
<b> Institute | <b> IIT Roorkee
<b> Email id|     <b> anandfee@gmail.com
<b> Department | Electrical Engineering

#### Contributors List

SrNo | Name | Faculty or Student | Department| Institute | Email id
:--|:--|:--|:--|:--|:--|
1 | R.S. Anand | Faculty | Electrical Engineering | IIT Roorkee, Roorkee | anandfee@gmail.com
2 | Jasbir Singh | Research Fellow | Electrical Engineering | IIT Roorkee, Roorkee | jasbirjassy6@gmail.com 
3 | Rajeev Kumar | Research Fellow | Electrical Engineering | IIT Roorkee, Roorkee | rajeevkumar.rke@gmail.com
4 | Priyanshi Agarwal | Research Fellow | Electrical Engineering | IIT Roorkee, Roorkee | priyanshi.a07@gmail.com


<br>
