Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d37c5b2392245a8aba407140568e5ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot keyboard_sim_behav xil_defaultlib.keyboard_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/patre/Downloads/Lab 5 resources/doubledebounce.v" Line 1. Module doubledebounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/patre/Downloads/Lab 5 resources/heartbeat.v" Line 1. Module heartbeat(WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/patre/Downloads/Lab 5 resources/doubledebounce.v" Line 1. Module doubledebounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/patre/Downloads/Lab 5 resources/heartbeat.v" Line 1. Module heartbeat(WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/patre/Downloads/Lab 5 resources/heartbeat.v" Line 1. Module heartbeat(WIDTH=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_receiver
Compiling module xil_defaultlib.keyboard_decoder
Compiling module xil_defaultlib.heartbeat(WIDTH=21)
Compiling module xil_defaultlib.doubledebounce
Compiling module xil_defaultlib.sentence_decoder
Compiling module xil_defaultlib.heartbeat(WIDTH=20)
Compiling module xil_defaultlib.keyboard_TOP
Compiling module xil_defaultlib.keyboard_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot keyboard_sim_behav
