#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 16 10:18:42 2024
# Process ID: 11860
# Current directory: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1
# Command line: vivado.exe -log interconnect_auto_us_df_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source interconnect_auto_us_df_0.tcl
# Log file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1/interconnect_auto_us_df_0.vds
# Journal file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1\vivado.jou
# Running On: DESKTOP-8GAVNOH, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16705 MB
#-----------------------------------------------------------
source interconnect_auto_us_df_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 395.531 ; gain = 61.094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:matprod:1.0'. The one found in IP location 'c:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/ips/xilinx_com_hls_matprod_1_0' will take precedence over the same IP in location c:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/ips/first_accel_ip
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_us_df_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6f7a87f4d522818c to dir: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.cache/ip/2022.2/6/f/6f7a87f4d522818c/interconnect_auto_us_df_0.dcp to C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1/interconnect_auto_us_df_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.cache/ip/2022.2/6/f/6f7a87f4d522818c/interconnect_auto_us_df_0_sim_netlist.v to C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1/interconnect_auto_us_df_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.cache/ip/2022.2/6/f/6f7a87f4d522818c/interconnect_auto_us_df_0_sim_netlist.vhdl to C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1/interconnect_auto_us_df_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.cache/ip/2022.2/6/f/6f7a87f4d522818c/interconnect_auto_us_df_0_stub.v to C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1/interconnect_auto_us_df_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.cache/ip/2022.2/6/f/6f7a87f4d522818c/interconnect_auto_us_df_0_stub.vhdl to C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.runs/interconnect_auto_us_df_0_synth_1/interconnect_auto_us_df_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP interconnect_auto_us_df_0, cache-ID = 6f7a87f4d522818c.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 10:19:01 2024...
