<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Dhanasankar | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" />
</head>
<body>
  <header class="hero" id="home">
    <div class="overlay">
      <div class="hero-content">
        <img src="images/myphoto.jpg" alt="Dhanasankar" class="profile-img" />
        <h1>Dhanasankar K</h1>
        <p class="subheading">Aspiring VLSI Engineer | GCE Erode, Tamil Nadu</p>
        <div class="contact-icons">
          <a href="https://github.com/DHANASANKAR2003" target="_blank"><i class="fab fa-github"></i></a>
          <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank"><i class="fab fa-linkedin"></i></a>
          <a href="mailto:kdhanasankar7@gmail.com"><i class="fas fa-envelope"></i></a>
          <a href="tel:+919384320190"><i class="fas fa-phone"></i></a>
        </div>
      </div>
    </div>
  </header>

  <nav class="navbar">
    <ul>
      <li><a href="#home">Home</a></li>
      <li><a href="#skills">Skills</a></li>
      <li><a href="#about">About</a></li>
      <li><a href="#projects">Projects</a></li>
    </ul>
  </nav>

  <section id="skills" class="section skills">
    <h2>Interests & Skills</h2>
    <div class="skills-container">
      <div>
        <h3>Co-Curricular</h3>
        <ul>
          <li>Rank 1 on HDLBits</li>
          <li>Verilog repositories on GitHub</li>
        </ul>
      </div>
      <div>
        <h3>Soft Skills</h3>
        <ul>
          <li>Team Collaboration</li>
          <li>Decision Making</li>
          <li>Problem Solving</li>
        </ul>
      </div>
      <div>
        <h3>Technical Skills</h3>
        <ul>
          <li>Verilog, Vivado, Icarus</li>
          <li>Artix-7, DE2-70 FPGA</li>
          <li>UART, SPI, I2C, APB</li>
          <li>Python, C, Ubuntu</li>
        </ul>
      </div>
    </div>
  </section>

  <section id="about" class="section about">
    <h2>About Me</h2>
    <p>
      I am a passionate and aspiring VLSI design engineer from Government College of Engineering, Erode. My focus lies in RTL design, digital system verification, and FPGA-based implementations. With hands-on experience in Verilog, I2C, UART, and real-time image processing using FPGAs, I aim to contribute to the semiconductor industry with innovation and precision.
    </p>
  </section>

  <section id="projects" class="section projects">
    <h2>Projects</h2>
    <div class="project-grid">
      <div class="project-card">
        <img src="images/waveform1.png" alt="I2C Project" />
        <h3>I2C Master-Slave</h3>
        <p>Verilog-based I2C communication with multiple slave handling and waveform simulation.</p>
      </div>
      <div class="project-card">
        <img src="images/sobel_output.png" alt="Sobel Project" />
        <h3>Sobel Edge Detection</h3>
        <p>Real-time edge detection system using Artix-7 FPGA and OV5640 camera.</p>
      </div>
      <div class="project-card">
        <img src="images/uart_waveform.png" alt="UART Project" />
        <h3>UART Communication</h3>
        <p>Serial communication design with TX/RX modules and testbench verification.</p>
      </div>
    </div>
  </section>

  <footer class="footer">
    <p>&copy; 2025 Dhanasankar K | kdhanasankar7@gmail.com | ðŸ“ž +91 93843 20190</p>
  </footer>
</body>
</html>
