{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674637600692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674637600693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 17:06:40 2023 " "Processing started: Wed Jan 25 17:06:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674637600693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674637600693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674637600693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1674637601224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/sobel_algorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/sobel_algorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_algorithm " "Found entity 1: sobel_algorithm" {  } { { "../Rtl/sobel_algorithm.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/sobel_algorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../Rtl/uart_rs232/uart_tx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../Rtl/vga_display/vga_pic.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/sel_seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/sel_seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_seg_ctrl " "Found entity 1: sel_seg_ctrl" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../Rtl/dynamic_display_rtl/hc595_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/dynamic_scanning_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/dynamic_scanning_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning_display " "Found entity 1: dynamic_scanning_display" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/binary_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/binary_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "../Rtl/dynamic_display_rtl/binary_bcd.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/binary_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/key_filter/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/key_filter/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../Rtl/key_filter/key_filter.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/key_filter/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ip " "Found entity 1: fifo_ip" {  } { { "ip_core/fifo/fifo_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram/ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ram/ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ip_core/ram/ram_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll/pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip " "Found entity 1: pll_ip" {  } { { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "edge_detection " "Elaborating entity \"edge_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674637601436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip pll_ip:u0 " "Elaborating entity \"pll_ip\" for hierarchy \"pll_ip:u0\"" {  } { { "../Rtl/edge_detection.v" "u0" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_ip:u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_ip:u0\|altpll:altpll_component\"" {  } { { "ip_core/pll/pll_ip.v" "altpll_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_ip:u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_ip:u0\|altpll:altpll_component\"" {  } { { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674637601485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_ip:u0\|altpll:altpll_component " "Instantiated megafunction \"pll_ip:u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601486 ""}  } { { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674637601486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip_altpll " "Found entity 1: pll_ip_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip_altpll pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated " "Elaborating entity \"pll_ip_altpll\" for hierarchy \"pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u1 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u1\"" {  } { { "../Rtl/edge_detection.v" "u1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_algorithm sobel_algorithm:u2 " "Elaborating entity \"sobel_algorithm\" for hierarchy \"sobel_algorithm:u2\"" {  } { { "../Rtl/edge_detection.v" "u2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ip sobel_algorithm:u2\|fifo_ip:fifo_1 " "Elaborating entity \"fifo_ip\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\"" {  } { { "../Rtl/sobel_algorithm.v" "fifo_1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/sobel_algorithm.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo/fifo_ip.v" "scfifo_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo/fifo_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component " "Instantiated megafunction \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601638 ""}  } { { "ip_core/fifo/fifo_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674637601638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m521.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m521.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m521 " "Found entity 1: scfifo_m521" {  } { { "db/scfifo_m521.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/scfifo_m521.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m521 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated " "Elaborating entity \"scfifo_m521\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tb21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tb21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tb21 " "Found entity 1: a_dpfifo_tb21" {  } { { "db/a_dpfifo_tb21.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tb21 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo " "Elaborating entity \"a_dpfifo_tb21\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\"" {  } { { "db/scfifo_m521.tdf" "dpfifo" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/scfifo_m521.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_kae " "Found entity 1: a_fefifo_kae" {  } { { "db/a_fefifo_kae.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_fefifo_kae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_kae sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state " "Elaborating entity \"a_fefifo_kae\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state\"" {  } { { "db/a_dpfifo_tb21.tdf" "fifo_state" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_kae.tdf" "count_usedw" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_fefifo_kae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d811 " "Found entity 1: dpram_d811" {  } { { "db/dpram_d811.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/dpram_d811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d811 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram " "Elaborating entity \"dpram_d811\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram\"" {  } { { "db/a_dpfifo_tb21.tdf" "FIFOram" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3k1 " "Found entity 1: altsyncram_c3k1" {  } { { "db/altsyncram_c3k1.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_c3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3k1 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram\|altsyncram_c3k1:altsyncram1 " "Elaborating entity \"altsyncram_c3k1\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram\|altsyncram_c3k1:altsyncram1\"" {  } { { "db/dpram_d811.tdf" "altsyncram1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/dpram_d811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637601942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637601942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_tb21.tdf" "rd_ptr_count" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter sobel_algorithm:u2\|key_filter:key1 " "Elaborating entity \"key_filter\" for hierarchy \"sobel_algorithm:u2\|key_filter:key1\"" {  } { { "../Rtl/sobel_algorithm.v" "key1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/sobel_algorithm.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:u3 " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:u3\"" {  } { { "../Rtl/edge_detection.v" "u3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601995 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[0\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[0\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[1\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[1\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[2\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[2\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[3\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[3\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[4\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[4\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[5\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[5\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[6\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[6\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[7\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[7\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[8\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[8\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[9\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[9\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[0\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[0\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[1\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[1\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[2\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[2\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[3\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[3\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[4\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[4\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[5\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[5\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[6\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[6\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[7\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[7\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[8\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[8\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601996 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[9\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[9\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674637601997 "|edge_detection|vga_ctrl:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic vga_pic:u4 " "Elaborating entity \"vga_pic\" for hierarchy \"vga_pic:u4\"" {  } { { "../Rtl/edge_detection.v" "u4" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637601999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip vga_pic:u4\|ram_ip:u0 " "Elaborating entity \"ram_ip\" for hierarchy \"vga_pic:u4\|ram_ip:u0\"" {  } { { "../Rtl/vga_display/vga_pic.v" "u0" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_pic.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram/ram_ip.v" "altsyncram_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram/ram_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674637602047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602048 ""}  } { { "ip_core/ram/ram_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674637602048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ico1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ico1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ico1 " "Found entity 1: altsyncram_ico1" {  } { { "db/altsyncram_ico1.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_ico1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637602108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637602108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ico1 vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated " "Elaborating entity \"altsyncram_ico1\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637602164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637602164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_ico1.tdf" "decode2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_ico1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674637602218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674637602218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|mux_6nb:mux3 " "Elaborating entity \"mux_6nb\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|mux_6nb:mux3\"" {  } { { "db/altsyncram_ico1.tdf" "mux3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_ico1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u5 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u5\"" {  } { { "../Rtl/edge_detection.v" "u5" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_scanning_display dynamic_scanning_display:u6 " "Elaborating entity \"dynamic_scanning_display\" for hierarchy \"dynamic_scanning_display:u6\"" {  } { { "../Rtl/edge_detection.v" "u6" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd dynamic_scanning_display:u6\|binary_bcd:u1 " "Elaborating entity \"binary_bcd\" for hierarchy \"dynamic_scanning_display:u6\|binary_bcd:u1\"" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "u1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_seg_ctrl dynamic_scanning_display:u6\|sel_seg_ctrl:u2 " "Elaborating entity \"sel_seg_ctrl\" for hierarchy \"dynamic_scanning_display:u6\|sel_seg_ctrl:u2\"" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "u2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 sel_seg_ctrl.v(35) " "Verilog HDL assignment warning at sel_seg_ctrl.v(35): truncated value with size 16 to match size of target (1)" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674637602231 "|edge_detection|dynamic_scanning_display:u6|sel_seg_ctrl:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sel_seg_ctrl.v(56) " "Verilog HDL Case Statement information at sel_seg_ctrl.v(56): all case item expressions in this case statement are onehot" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1674637602231 "|edge_detection|dynamic_scanning_display:u6|sel_seg_ctrl:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl dynamic_scanning_display:u6\|hc595_ctrl:u3 " "Elaborating entity \"hc595_ctrl\" for hierarchy \"dynamic_scanning_display:u6\|hc595_ctrl:u3\"" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "u3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674637602233 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1674637603192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_ctrl:u3\|pix_y\[0\] " "Latch vga_ctrl:u3\|pix_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_ctrl:u3\|v_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal vga_ctrl:u3\|v_cnt\[0\]" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674637603212 ""}  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674637603212 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Rtl/uart_rs232/uart_tx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_tx.v" 12 -1 0 } } { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 74 -1 0 } } { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 45 -1 0 } } { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 14 -1 0 } } { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 13 -1 0 } } { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1674637603215 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1674637603215 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_red\[0\] GND " "Pin \"rgb_red\[0\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_red\[1\] GND " "Pin \"rgb_red\[1\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_green\[0\] GND " "Pin \"rgb_green\[0\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_green\[1\] GND " "Pin \"rgb_green\[1\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_green\[2\] GND " "Pin \"rgb_green\[2\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_blue\[0\] GND " "Pin \"rgb_blue\[0\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_blue\[1\] GND " "Pin \"rgb_blue\[1\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_blue\[2\] GND " "Pin \"rgb_blue\[2\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|rgb_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674637603713 "|edge_detection|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674637603713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674637603850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674637604503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674637604503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1039 " "Implemented 1039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674637604679 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674637604679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "960 " "Implemented 960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674637604679 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1674637604679 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1674637604679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674637604679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674637604707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 17:06:44 2023 " "Processing ended: Wed Jan 25 17:06:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674637604707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674637604707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674637604707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674637604707 ""}
