
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: gray_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.52    0.02    0.09    0.09 ^ gray_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net12 (net)
                  0.02    0.00    0.09 ^ _099_/A2 (NOR2_X1)
     1    1.52    0.01    0.01    0.10 v _099_/ZN (NOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.10 v _100_/C1 (AOI221_X1)
     1    1.46    0.02    0.03    0.14 ^ _100_/ZN (AOI221_X1)
                                         _007_ (net)
                  0.02    0.00    0.14 ^ gray_out[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    2.89    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ input5/A (CLKBUF_X3)
     6   20.82    0.02    0.04    0.24 ^ input5/Z (CLKBUF_X3)
                                         net5 (net)
                  0.02    0.00    0.24 ^ _103_/B (HA_X1)
     3    9.96    0.06    0.09    0.33 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.06    0.00    0.33 ^ _072_/A1 (NAND3_X1)
     3    5.46    0.03    0.04    0.38 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.03    0.00    0.38 v _075_/A3 (AND4_X1)
     2    2.67    0.01    0.05    0.42 v _075_/ZN (AND4_X1)
                                         _023_ (net)
                  0.01    0.00    0.42 v _076_/A4 (OR4_X1)
     1    1.10    0.02    0.11    0.54 v _076_/ZN (OR4_X1)
                                         _024_ (net)
                  0.02    0.00    0.54 v _080_/A2 (AND4_X1)
     1    1.16    0.01    0.04    0.57 v _080_/ZN (AND4_X1)
                                         _004_ (net)
                  0.01    0.00    0.57 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    2.89    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ input5/A (CLKBUF_X3)
     6   20.82    0.02    0.04    0.24 ^ input5/Z (CLKBUF_X3)
                                         net5 (net)
                  0.02    0.00    0.24 ^ _103_/B (HA_X1)
     3    9.96    0.06    0.09    0.33 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.06    0.00    0.33 ^ _072_/A1 (NAND3_X1)
     3    5.46    0.03    0.04    0.38 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.03    0.00    0.38 v _075_/A3 (AND4_X1)
     2    2.67    0.01    0.05    0.42 v _075_/ZN (AND4_X1)
                                         _023_ (net)
                  0.01    0.00    0.42 v _076_/A4 (OR4_X1)
     1    1.10    0.02    0.11    0.54 v _076_/ZN (OR4_X1)
                                         _024_ (net)
                  0.02    0.00    0.54 v _080_/A2 (AND4_X1)
     1    1.16    0.01    0.04    0.57 v _080_/ZN (AND4_X1)
                                         _004_ (net)
                  0.01    0.00    0.57 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.13975933194160461

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7040

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
12.351045608520508

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8944

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ binary_count[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ binary_count[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.09    0.21 ^ _103_/S (HA_X1)
   0.04    0.25 v _072_/ZN (NAND3_X1)
   0.05    0.30 v _075_/ZN (AND4_X1)
   0.11    0.41 v _076_/ZN (OR4_X1)
   0.04    0.45 v _080_/ZN (AND4_X1)
   0.00    0.45 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X2)
           0.45   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.45   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gray_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ gray_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.10 v _099_/ZN (NOR2_X1)
   0.03    0.14 ^ _100_/ZN (AOI221_X1)
   0.00    0.14 ^ gray_out[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.14   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.14   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.5748

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.3838

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
66.771051

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.92e-05   7.03e-06   6.91e-07   5.70e-05  44.0%
Combinational          4.41e-05   2.63e-05   1.93e-06   7.24e-05  56.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.34e-05   3.34e-05   2.62e-06   1.29e-04 100.0%
                          72.2%      25.8%       2.0%
