// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/21/2021 17:40:12"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	pc,
	dataWriteReg,
	ctrlWriteReg);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] pc;
output 	[31:0] dataWriteReg;
output 	[4:0] ctrlWriteReg;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \pc[8]~output_o ;
wire \pc[9]~output_o ;
wire \pc[10]~output_o ;
wire \pc[11]~output_o ;
wire \dataWriteReg[0]~output_o ;
wire \dataWriteReg[1]~output_o ;
wire \dataWriteReg[2]~output_o ;
wire \dataWriteReg[3]~output_o ;
wire \dataWriteReg[4]~output_o ;
wire \dataWriteReg[5]~output_o ;
wire \dataWriteReg[6]~output_o ;
wire \dataWriteReg[7]~output_o ;
wire \dataWriteReg[8]~output_o ;
wire \dataWriteReg[9]~output_o ;
wire \dataWriteReg[10]~output_o ;
wire \dataWriteReg[11]~output_o ;
wire \dataWriteReg[12]~output_o ;
wire \dataWriteReg[13]~output_o ;
wire \dataWriteReg[14]~output_o ;
wire \dataWriteReg[15]~output_o ;
wire \dataWriteReg[16]~output_o ;
wire \dataWriteReg[17]~output_o ;
wire \dataWriteReg[18]~output_o ;
wire \dataWriteReg[19]~output_o ;
wire \dataWriteReg[20]~output_o ;
wire \dataWriteReg[21]~output_o ;
wire \dataWriteReg[22]~output_o ;
wire \dataWriteReg[23]~output_o ;
wire \dataWriteReg[24]~output_o ;
wire \dataWriteReg[25]~output_o ;
wire \dataWriteReg[26]~output_o ;
wire \dataWriteReg[27]~output_o ;
wire \dataWriteReg[28]~output_o ;
wire \dataWriteReg[29]~output_o ;
wire \dataWriteReg[30]~output_o ;
wire \dataWriteReg[31]~output_o ;
wire \ctrlWriteReg[0]~output_o ;
wire \ctrlWriteReg[1]~output_o ;
wire \ctrlWriteReg[2]~output_o ;
wire \ctrlWriteReg[3]~output_o ;
wire \ctrlWriteReg[4]~output_o ;
wire \clock~input_o ;
wire \reset~input_o ;
wire \f1|clock_out~0_combout ;
wire \f1|clock_out~q ;
wire \c1|r_reg[0]~2_combout ;
wire \c1|r_reg~0_combout ;
wire \c1|clk_track~0_combout ;
wire \c1|clk_track~q ;
wire \my_processor|Add2~0_combout ;
wire \my_processor|Add2~1 ;
wire \my_processor|Add2~3 ;
wire \my_processor|Add2~5 ;
wire \my_processor|Add2~7 ;
wire \my_processor|Add2~9 ;
wire \my_processor|Add2~11 ;
wire \my_processor|Add2~12_combout ;
wire \my_processor|Add2~13 ;
wire \my_processor|Add2~15 ;
wire \my_processor|Add2~16_combout ;
wire \my_processor|Add2~17 ;
wire \my_processor|Add2~19 ;
wire \my_processor|Add2~20_combout ;
wire \my_processor|ctrl_readRegB~5_combout ;
wire \my_processor|pc[6]~13_combout ;
wire \my_processor|is_jiType~0_combout ;
wire \my_processor|is_jiType~1_combout ;
wire \my_processor|data_writeReg[27]~180_combout ;
wire \my_processor|is_blt~0_combout ;
wire \my_processor|is_rType~combout ;
wire \my_processor|alu1|Decoder0~2_combout ;
wire \my_processor|is_sub~0_combout ;
wire \my_processor|addiOverflow~0_combout ;
wire \my_processor|wren~combout ;
wire \my_processor|ctrl_writeReg~0_combout ;
wire \my_processor|ctrl_writeReg~1_combout ;
wire \my_processor|is_jal~combout ;
wire \my_processor|data_writeReg[7]~211_combout ;
wire \my_processor|ctrl_readRegB[2]~1_combout ;
wire \my_processor|ctrl_writeReg[4]~7_combout ;
wire \my_regfile|always0~5_combout ;
wire \my_regfile|always0~2_combout ;
wire \my_regfile|always0~3_combout ;
wire \my_regfile|always0~4_combout ;
wire \my_processor|ctrl_writeReg[0]~3_combout ;
wire \my_processor|ctrl_writeReg[1]~4_combout ;
wire \my_processor|ctrl_writeReg[2]~5_combout ;
wire \my_regfile|Decoder0~0_combout ;
wire \my_regfile|Decoder0~1_combout ;
wire \my_regfile|registers[26][31]~q ;
wire \my_processor|ctrl_readRegB[3]~0_combout ;
wire \my_regfile|Decoder0~4_combout ;
wire \my_regfile|registers[18][31]~q ;
wire \my_processor|data_operandB[31]~23_combout ;
wire \my_regfile|Decoder0~2_combout ;
wire \my_regfile|Decoder0~5_combout ;
wire \my_regfile|registers[30][31]~q ;
wire \my_processor|data_operandB[31]~24_combout ;
wire \my_processor|ctrl_readRegB[1]~2_combout ;
wire \my_regfile|Decoder0~8_combout ;
wire \my_regfile|Decoder0~9_combout ;
wire \my_regfile|registers[25][31]~q ;
wire \my_regfile|Decoder0~6_combout ;
wire \my_regfile|Decoder0~7_combout ;
wire \my_regfile|registers[21][31]~q ;
wire \my_regfile|Decoder0~10_combout ;
wire \my_regfile|registers[17][31]~q ;
wire \my_processor|data_operandB[31]~25_combout ;
wire \my_regfile|Decoder0~11_combout ;
wire \my_regfile|registers[29][31]~q ;
wire \my_processor|data_operandB[31]~26_combout ;
wire \my_processor|ctrl_readRegB[0]~3_combout ;
wire \my_regfile|Decoder0~14_combout ;
wire \my_regfile|Decoder0~15_combout ;
wire \my_regfile|registers[20][31]~q ;
wire \my_regfile|Decoder0~12_combout ;
wire \my_regfile|Decoder0~13_combout ;
wire \my_regfile|registers[24][31]~q ;
wire \my_regfile|Decoder0~16_combout ;
wire \my_regfile|registers[16][31]~q ;
wire \my_processor|data_operandB[31]~27_combout ;
wire \my_regfile|Decoder0~17_combout ;
wire \my_regfile|registers[28][31]~q ;
wire \my_processor|data_operandB[31]~28_combout ;
wire \my_processor|data_operandB[31]~29_combout ;
wire \my_regfile|Decoder0~20_combout ;
wire \my_regfile|Decoder0~21_combout ;
wire \my_regfile|registers[27][31]~q ;
wire \my_regfile|Decoder0~18_combout ;
wire \my_regfile|Decoder0~19_combout ;
wire \my_regfile|registers[23][31]~q ;
wire \my_regfile|Decoder0~22_combout ;
wire \my_regfile|registers[19][31]~q ;
wire \my_processor|data_operandB[31]~30_combout ;
wire \my_regfile|Decoder0~23_combout ;
wire \my_regfile|registers[31][31]~q ;
wire \my_processor|data_operandB[31]~31_combout ;
wire \my_processor|data_operandB[31]~32_combout ;
wire \my_regfile|Decoder0~33_combout ;
wire \my_regfile|registers[9][31]~q ;
wire \my_regfile|Decoder0~34_combout ;
wire \my_regfile|registers[8][31]~q ;
wire \my_processor|data_operandB[31]~33_combout ;
wire \my_regfile|Decoder0~32_combout ;
wire \my_regfile|registers[11][31]~q ;
wire \my_processor|data_operandB[31]~34_combout ;
wire \my_processor|ALU_op[2]~2_combout ;
wire \my_processor|ALU_op[1]~1_combout ;
wire \my_processor|alu1|Selector0~7_combout ;
wire \my_processor|ALU_op[0]~0_combout ;
wire \my_processor|alu1|ShiftLeft0~4_combout ;
wire \my_processor|alu1|Selector26~0_combout ;
wire \my_processor|alu1|Selector0~0_combout ;
wire \my_processor|is_setx~0_combout ;
wire \my_processor|data_writeReg[16]~59_combout ;
wire \my_regfile|registers[5][24]~q ;
wire \my_processor|ctrl_readRegA~0_combout ;
wire \my_processor|ctrl_readRegA[0]~4_combout ;
wire \my_regfile|Decoder0~25_combout ;
wire \my_regfile|registers[6][24]~q ;
wire \my_processor|ctrl_readRegA[1]~3_combout ;
wire \my_regfile|Decoder0~26_combout ;
wire \my_regfile|registers[4][24]~q ;
wire \my_regfile|Mux7~10_combout ;
wire \my_regfile|Decoder0~27_combout ;
wire \my_regfile|registers[7][24]~q ;
wire \my_regfile|Mux7~11_combout ;
wire \my_processor|ctrl_readRegA[2]~2_combout ;
wire \my_regfile|registers[10][24]~q ;
wire \my_regfile|registers[9][24]~q ;
wire \my_regfile|registers[8][24]~q ;
wire \my_regfile|Mux7~12_combout ;
wire \my_regfile|registers[11][24]~q ;
wire \my_regfile|Mux7~13_combout ;
wire \my_processor|ctrl_readRegA[3]~1_combout ;
wire \my_regfile|Decoder0~30_combout ;
wire \my_regfile|registers[3][24]~q ;
wire \my_regfile|Decoder0~28_combout ;
wire \my_regfile|registers[1][24]~q ;
wire \my_regfile|Mux7~14_combout ;
wire \my_regfile|Decoder0~29_combout ;
wire \my_regfile|registers[2][24]~q ;
wire \my_regfile|Mux7~15_combout ;
wire \my_regfile|Mux7~16_combout ;
wire \my_regfile|Decoder0~35_combout ;
wire \my_regfile|registers[13][24]~q ;
wire \my_regfile|Decoder0~36_combout ;
wire \my_regfile|registers[14][24]~q ;
wire \my_regfile|Decoder0~37_combout ;
wire \my_regfile|registers[12][24]~q ;
wire \my_regfile|Mux7~17_combout ;
wire \my_regfile|Decoder0~38_combout ;
wire \my_regfile|registers[15][24]~q ;
wire \my_regfile|Mux7~18_combout ;
wire \my_regfile|Mux7~19_combout ;
wire \my_processor|ctrl_readRegA[4]~5_combout ;
wire \my_processor|data[24]~24_combout ;
wire \my_processor|is_lw~0_combout ;
wire \my_regfile|registers[5][0]~q ;
wire \my_regfile|registers[6][0]~q ;
wire \my_regfile|registers[4][0]~q ;
wire \my_regfile|Mux31~16_combout ;
wire \my_regfile|registers[7][0]~q ;
wire \my_regfile|Mux31~17_combout ;
wire \my_regfile|registers[1][0]~q ;
wire \my_regfile|Mux31~18_combout ;
wire \my_regfile|registers[2][0]~q ;
wire \my_regfile|registers[3][0]~q ;
wire \my_regfile|Mux31~19_combout ;
wire \my_regfile|registers[10][0]~q ;
wire \my_regfile|registers[11][0]~q ;
wire \my_regfile|registers[9][0]~q ;
wire \my_regfile|registers[8][0]~q ;
wire \my_regfile|Mux31~20_combout ;
wire \my_regfile|Mux31~21_combout ;
wire \my_regfile|Mux31~22_combout ;
wire \my_regfile|registers[13][0]~q ;
wire \my_regfile|registers[14][0]~q ;
wire \my_regfile|registers[12][0]~q ;
wire \my_regfile|Mux31~23_combout ;
wire \my_regfile|registers[15][0]~q ;
wire \my_regfile|Mux31~24_combout ;
wire \my_regfile|Mux31~25_combout ;
wire \my_processor|data[0]~0_combout ;
wire \my_processor|data_writeReg[1]~22_combout ;
wire \my_regfile|registers[10][1]~q ;
wire \my_regfile|registers[9][1]~q ;
wire \my_regfile|registers[8][1]~q ;
wire \my_regfile|Mux30~14_combout ;
wire \my_regfile|registers[11][1]~q ;
wire \my_regfile|Mux30~15_combout ;
wire \my_regfile|registers[5][1]~q ;
wire \my_regfile|registers[6][1]~q ;
wire \my_regfile|registers[4][1]~q ;
wire \my_regfile|Mux30~16_combout ;
wire \my_regfile|registers[7][1]~q ;
wire \my_regfile|Mux30~17_combout ;
wire \my_regfile|registers[2][1]~q ;
wire \my_regfile|registers[1][1]~q ;
wire \my_regfile|Decoder0~39_combout ;
wire \my_regfile|registers[0][1]~q ;
wire \my_regfile|Mux30~18_combout ;
wire \my_regfile|Mux30~19_combout ;
wire \my_regfile|Mux30~20_combout ;
wire \my_regfile|registers[3][1]~q ;
wire \my_regfile|Mux30~21_combout ;
wire \my_regfile|Mux30~22_combout ;
wire \my_regfile|registers[13][1]~q ;
wire \my_regfile|registers[14][1]~q ;
wire \my_regfile|registers[12][1]~q ;
wire \my_regfile|Mux30~23_combout ;
wire \my_regfile|registers[15][1]~q ;
wire \my_regfile|Mux30~24_combout ;
wire \my_regfile|Mux30~25_combout ;
wire \my_processor|data[1]~1_combout ;
wire \my_regfile|registers[6][30]~q ;
wire \my_regfile|registers[5][30]~q ;
wire \my_regfile|registers[4][30]~q ;
wire \my_regfile|Mux1~10_combout ;
wire \my_regfile|registers[7][30]~q ;
wire \my_regfile|Mux1~11_combout ;
wire \my_regfile|registers[9][30]~q ;
wire \my_regfile|registers[10][30]~q ;
wire \my_regfile|registers[8][30]~q ;
wire \my_regfile|Mux1~12_combout ;
wire \my_regfile|registers[11][30]~q ;
wire \my_regfile|Mux1~13_combout ;
wire \my_regfile|registers[1][30]~q ;
wire \my_regfile|registers[2][30]~q ;
wire \my_regfile|registers[0][30]~q ;
wire \my_regfile|Mux1~14_combout ;
wire \my_regfile|registers[3][30]~q ;
wire \my_regfile|Mux1~15_combout ;
wire \my_regfile|Mux1~16_combout ;
wire \my_regfile|registers[14][30]~q ;
wire \my_regfile|registers[13][30]~q ;
wire \my_regfile|registers[12][30]~q ;
wire \my_regfile|Mux1~17_combout ;
wire \my_regfile|registers[15][30]~q ;
wire \my_regfile|Mux1~18_combout ;
wire \my_regfile|Mux1~19_combout ;
wire \my_processor|data[30]~30_combout ;
wire \my_processor|data_writeReg[2]~29_combout ;
wire \my_regfile|registers[9][3]~q ;
wire \my_regfile|registers[10][3]~q ;
wire \my_regfile|registers[8][3]~q ;
wire \my_regfile|Mux28~10_combout ;
wire \my_regfile|registers[11][3]~q ;
wire \my_regfile|Mux28~11_combout ;
wire \my_regfile|registers[6][3]~q ;
wire \my_regfile|registers[5][3]~q ;
wire \my_regfile|registers[4][3]~q ;
wire \my_regfile|Mux28~12_combout ;
wire \my_regfile|registers[7][3]~q ;
wire \my_regfile|Mux28~13_combout ;
wire \my_regfile|registers[3][3]~q ;
wire \my_regfile|registers[1][3]~q ;
wire \my_regfile|Mux28~14_combout ;
wire \my_regfile|registers[2][3]~q ;
wire \my_regfile|Mux28~15_combout ;
wire \my_regfile|Mux28~16_combout ;
wire \my_regfile|registers[14][3]~q ;
wire \my_regfile|registers[13][3]~q ;
wire \my_regfile|registers[12][3]~q ;
wire \my_regfile|Mux28~17_combout ;
wire \my_regfile|registers[15][3]~q ;
wire \my_regfile|Mux28~18_combout ;
wire \my_regfile|Mux28~19_combout ;
wire \my_processor|data[3]~3_combout ;
wire \my_processor|data_writeReg[19]~116_combout ;
wire \my_processor|is_lw~combout ;
wire \my_processor|data_writeReg[21]~89_combout ;
wire \my_processor|alu1|Selector30~7_combout ;
wire \my_processor|alu1|Selector30~8_combout ;
wire \my_processor|alu1|Selector30~9_combout ;
wire \my_processor|data_writeReg[21]~90_combout ;
wire \my_regfile|registers[21][19]~q ;
wire \my_regfile|registers[17][19]~q ;
wire \my_processor|data_operandB[19]~287_combout ;
wire \my_regfile|registers[29][19]~q ;
wire \my_processor|data_operandB[19]~288_combout ;
wire \my_regfile|Decoder0~3_combout ;
wire \my_regfile|registers[22][19]~q ;
wire \my_regfile|registers[26][19]~q ;
wire \my_regfile|registers[18][19]~q ;
wire \my_processor|data_operandB[19]~289_combout ;
wire \my_regfile|registers[30][19]~q ;
wire \my_processor|data_operandB[19]~290_combout ;
wire \my_regfile|registers[20][19]~q ;
wire \my_regfile|registers[24][19]~q ;
wire \my_regfile|registers[16][19]~q ;
wire \my_processor|data_operandB[19]~291_combout ;
wire \my_regfile|registers[28][19]~q ;
wire \my_processor|data_operandB[19]~292_combout ;
wire \my_processor|data_operandB[19]~293_combout ;
wire \my_regfile|registers[27][19]~q ;
wire \my_regfile|registers[23][19]~q ;
wire \my_regfile|registers[19][19]~q ;
wire \my_processor|data_operandB[19]~294_combout ;
wire \my_regfile|registers[31][19]~q ;
wire \my_processor|data_operandB[19]~295_combout ;
wire \my_processor|data_operandB[19]~296_combout ;
wire \my_regfile|registers[9][19]~q ;
wire \my_regfile|registers[10][19]~q ;
wire \my_regfile|registers[8][19]~q ;
wire \my_processor|data_operandB[19]~297_combout ;
wire \my_regfile|registers[11][19]~q ;
wire \my_processor|data_operandB[19]~298_combout ;
wire \my_regfile|registers[6][19]~q ;
wire \my_regfile|registers[5][19]~q ;
wire \my_regfile|registers[4][19]~q ;
wire \my_processor|data_operandB[19]~299_combout ;
wire \my_regfile|registers[7][19]~q ;
wire \my_processor|data_operandB[19]~300_combout ;
wire \my_regfile|registers[1][19]~q ;
wire \my_regfile|registers[2][19]~q ;
wire \my_regfile|registers[0][19]~q ;
wire \my_processor|data_operandB[19]~301_combout ;
wire \my_regfile|registers[3][19]~q ;
wire \my_processor|data_operandB[19]~302_combout ;
wire \my_processor|data_operandB[19]~303_combout ;
wire \my_regfile|registers[14][19]~q ;
wire \my_regfile|registers[13][19]~q ;
wire \my_regfile|registers[12][19]~q ;
wire \my_processor|data_operandB[19]~304_combout ;
wire \my_regfile|registers[15][19]~q ;
wire \my_processor|data_operandB[19]~305_combout ;
wire \my_processor|data_operandB[19]~306_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_processor|data_operandB~20_combout ;
wire \my_processor|data_operandB[19]~307_combout ;
wire \my_processor|data_operandB[19]~308_combout ;
wire \my_processor|data_writeReg[18]~108_combout ;
wire \my_regfile|registers[22][18]~q ;
wire \my_regfile|registers[18][18]~q ;
wire \my_processor|data_operandB[18]~309_combout ;
wire \my_regfile|registers[30][18]~q ;
wire \my_processor|data_operandB[18]~310_combout ;
wire \my_regfile|registers[21][18]~q ;
wire \my_regfile|registers[25][18]~q ;
wire \my_regfile|registers[17][18]~q ;
wire \my_processor|data_operandB[18]~311_combout ;
wire \my_regfile|registers[29][18]~q ;
wire \my_processor|data_operandB[18]~312_combout ;
wire \my_regfile|registers[24][18]~q ;
wire \my_regfile|registers[20][18]~q ;
wire \my_regfile|registers[16][18]~q ;
wire \my_processor|data_operandB[18]~313_combout ;
wire \my_regfile|registers[28][18]~q ;
wire \my_processor|data_operandB[18]~314_combout ;
wire \my_processor|data_operandB[18]~315_combout ;
wire \my_regfile|registers[23][18]~q ;
wire \my_regfile|registers[27][18]~q ;
wire \my_regfile|registers[19][18]~q ;
wire \my_processor|data_operandB[18]~316_combout ;
wire \my_regfile|registers[31][18]~q ;
wire \my_processor|data_operandB[18]~317_combout ;
wire \my_processor|data_operandB[18]~318_combout ;
wire \my_regfile|registers[5][18]~q ;
wire \my_regfile|registers[6][18]~q ;
wire \my_regfile|registers[4][18]~q ;
wire \my_processor|data_operandB[18]~319_combout ;
wire \my_regfile|registers[7][18]~q ;
wire \my_processor|data_operandB[18]~320_combout ;
wire \my_regfile|registers[10][18]~q ;
wire \my_regfile|registers[9][18]~q ;
wire \my_regfile|registers[8][18]~q ;
wire \my_processor|data_operandB[18]~321_combout ;
wire \my_regfile|registers[11][18]~q ;
wire \my_processor|data_operandB[18]~322_combout ;
wire \my_regfile|registers[2][18]~q ;
wire \my_regfile|registers[1][18]~q ;
wire \my_regfile|registers[0][18]~q ;
wire \my_processor|data_operandB[18]~323_combout ;
wire \my_regfile|registers[3][18]~q ;
wire \my_processor|data_operandB[18]~324_combout ;
wire \my_processor|data_operandB[18]~325_combout ;
wire \my_regfile|registers[13][18]~q ;
wire \my_regfile|registers[14][18]~q ;
wire \my_regfile|registers[12][18]~q ;
wire \my_processor|data_operandB[18]~326_combout ;
wire \my_regfile|registers[15][18]~q ;
wire \my_processor|data_operandB[18]~327_combout ;
wire \my_processor|data_operandB[18]~328_combout ;
wire \my_processor|data_operandB[18]~329_combout ;
wire \my_processor|data_operandB[18]~330_combout ;
wire \my_processor|data_writeReg[17]~100_combout ;
wire \my_regfile|registers[21][17]~q ;
wire \my_regfile|registers[17][17]~q ;
wire \my_processor|data_operandB[17]~331_combout ;
wire \my_regfile|registers[29][17]~q ;
wire \my_processor|data_operandB[17]~332_combout ;
wire \my_regfile|registers[22][17]~q ;
wire \my_regfile|registers[26][17]~q ;
wire \my_regfile|registers[18][17]~q ;
wire \my_processor|data_operandB[17]~333_combout ;
wire \my_regfile|registers[30][17]~q ;
wire \my_processor|data_operandB[17]~334_combout ;
wire \my_regfile|registers[20][17]~q ;
wire \my_regfile|registers[24][17]~q ;
wire \my_regfile|registers[16][17]~q ;
wire \my_processor|data_operandB[17]~335_combout ;
wire \my_regfile|registers[28][17]~q ;
wire \my_processor|data_operandB[17]~336_combout ;
wire \my_processor|data_operandB[17]~337_combout ;
wire \my_regfile|registers[27][17]~q ;
wire \my_regfile|registers[23][17]~q ;
wire \my_regfile|registers[19][17]~q ;
wire \my_processor|data_operandB[17]~338_combout ;
wire \my_regfile|registers[31][17]~q ;
wire \my_processor|data_operandB[17]~339_combout ;
wire \my_processor|data_operandB[17]~340_combout ;
wire \my_regfile|registers[9][17]~q ;
wire \my_regfile|registers[10][17]~q ;
wire \my_regfile|registers[8][17]~q ;
wire \my_processor|data_operandB[17]~341_combout ;
wire \my_regfile|registers[11][17]~q ;
wire \my_processor|data_operandB[17]~342_combout ;
wire \my_regfile|registers[6][17]~q ;
wire \my_regfile|registers[5][17]~q ;
wire \my_regfile|registers[4][17]~q ;
wire \my_processor|data_operandB[17]~343_combout ;
wire \my_regfile|registers[7][17]~q ;
wire \my_processor|data_operandB[17]~344_combout ;
wire \my_regfile|registers[1][17]~q ;
wire \my_regfile|registers[2][17]~q ;
wire \my_regfile|registers[0][17]~q ;
wire \my_processor|data_operandB[17]~345_combout ;
wire \my_regfile|registers[3][17]~q ;
wire \my_processor|data_operandB[17]~346_combout ;
wire \my_processor|data_operandB[17]~347_combout ;
wire \my_regfile|registers[14][17]~q ;
wire \my_regfile|registers[13][17]~q ;
wire \my_regfile|registers[12][17]~q ;
wire \my_processor|data_operandB[17]~348_combout ;
wire \my_regfile|registers[15][17]~q ;
wire \my_processor|data_operandB[17]~349_combout ;
wire \my_processor|data_operandB[17]~350_combout ;
wire \my_processor|data_operandB[17]~351_combout ;
wire \my_processor|data_operandB[17]~352_combout ;
wire \my_processor|data_writeReg[16]~87_combout ;
wire \my_regfile|registers[22][16]~q ;
wire \my_regfile|registers[18][16]~q ;
wire \my_processor|data_operandB[16]~353_combout ;
wire \my_regfile|registers[30][16]~q ;
wire \my_processor|data_operandB[16]~354_combout ;
wire \my_regfile|registers[21][16]~q ;
wire \my_regfile|registers[25][16]~q ;
wire \my_regfile|registers[17][16]~q ;
wire \my_processor|data_operandB[16]~355_combout ;
wire \my_regfile|registers[29][16]~q ;
wire \my_processor|data_operandB[16]~356_combout ;
wire \my_regfile|registers[24][16]~q ;
wire \my_regfile|registers[20][16]~q ;
wire \my_regfile|registers[16][16]~q ;
wire \my_processor|data_operandB[16]~357_combout ;
wire \my_regfile|registers[28][16]~q ;
wire \my_processor|data_operandB[16]~358_combout ;
wire \my_processor|data_operandB[16]~359_combout ;
wire \my_regfile|registers[23][16]~q ;
wire \my_regfile|registers[27][16]~q ;
wire \my_regfile|registers[19][16]~q ;
wire \my_processor|data_operandB[16]~360_combout ;
wire \my_regfile|registers[31][16]~q ;
wire \my_processor|data_operandB[16]~361_combout ;
wire \my_processor|data_operandB[16]~362_combout ;
wire \my_regfile|registers[5][16]~q ;
wire \my_regfile|registers[6][16]~q ;
wire \my_regfile|registers[4][16]~q ;
wire \my_processor|data_operandB[16]~363_combout ;
wire \my_regfile|registers[7][16]~q ;
wire \my_processor|data_operandB[16]~364_combout ;
wire \my_regfile|registers[10][16]~q ;
wire \my_regfile|registers[9][16]~q ;
wire \my_regfile|registers[8][16]~q ;
wire \my_processor|data_operandB[16]~365_combout ;
wire \my_regfile|registers[11][16]~q ;
wire \my_processor|data_operandB[16]~366_combout ;
wire \my_regfile|registers[2][16]~q ;
wire \my_regfile|registers[1][16]~q ;
wire \my_regfile|registers[0][16]~q ;
wire \my_processor|data_operandB[16]~367_combout ;
wire \my_regfile|registers[3][16]~q ;
wire \my_processor|data_operandB[16]~368_combout ;
wire \my_processor|data_operandB[16]~369_combout ;
wire \my_regfile|registers[13][16]~q ;
wire \my_regfile|registers[14][16]~q ;
wire \my_regfile|registers[12][16]~q ;
wire \my_processor|data_operandB[16]~370_combout ;
wire \my_regfile|registers[15][16]~q ;
wire \my_processor|data_operandB[16]~371_combout ;
wire \my_processor|data_operandB[16]~372_combout ;
wire \my_processor|data_operandB[16]~373_combout ;
wire \my_processor|data_operandB[16]~374_combout ;
wire \my_regfile|registers[21][15]~q ;
wire \my_regfile|registers[17][15]~q ;
wire \my_processor|data_operandB[15]~375_combout ;
wire \my_regfile|registers[29][15]~q ;
wire \my_processor|data_operandB[15]~376_combout ;
wire \my_regfile|registers[22][15]~q ;
wire \my_regfile|registers[26][15]~q ;
wire \my_regfile|registers[18][15]~q ;
wire \my_processor|data_operandB[15]~377_combout ;
wire \my_regfile|registers[30][15]~q ;
wire \my_processor|data_operandB[15]~378_combout ;
wire \my_regfile|registers[20][15]~q ;
wire \my_regfile|registers[24][15]~q ;
wire \my_regfile|registers[16][15]~q ;
wire \my_processor|data_operandB[15]~379_combout ;
wire \my_regfile|registers[28][15]~q ;
wire \my_processor|data_operandB[15]~380_combout ;
wire \my_processor|data_operandB[15]~381_combout ;
wire \my_regfile|registers[27][15]~q ;
wire \my_regfile|registers[23][15]~q ;
wire \my_regfile|registers[19][15]~q ;
wire \my_processor|data_operandB[15]~382_combout ;
wire \my_regfile|registers[31][15]~q ;
wire \my_processor|data_operandB[15]~383_combout ;
wire \my_processor|data_operandB[15]~384_combout ;
wire \my_regfile|registers[9][15]~q ;
wire \my_regfile|registers[10][15]~q ;
wire \my_regfile|registers[8][15]~q ;
wire \my_processor|data_operandB[15]~385_combout ;
wire \my_regfile|registers[11][15]~q ;
wire \my_processor|data_operandB[15]~386_combout ;
wire \my_regfile|registers[6][15]~q ;
wire \my_regfile|registers[5][15]~q ;
wire \my_regfile|registers[4][15]~q ;
wire \my_processor|data_operandB[15]~387_combout ;
wire \my_regfile|registers[7][15]~q ;
wire \my_processor|data_operandB[15]~388_combout ;
wire \my_regfile|registers[1][15]~q ;
wire \my_regfile|registers[2][15]~q ;
wire \my_regfile|registers[0][15]~q ;
wire \my_processor|data_operandB[15]~389_combout ;
wire \my_regfile|registers[3][15]~q ;
wire \my_processor|data_operandB[15]~390_combout ;
wire \my_processor|data_operandB[15]~391_combout ;
wire \my_regfile|registers[14][15]~q ;
wire \my_regfile|registers[13][15]~q ;
wire \my_regfile|registers[12][15]~q ;
wire \my_processor|data_operandB[15]~392_combout ;
wire \my_regfile|registers[15][15]~q ;
wire \my_processor|data_operandB[15]~393_combout ;
wire \my_processor|data_operandB[15]~394_combout ;
wire \my_processor|data_operandB[15]~395_combout ;
wire \my_processor|data_operandB[15]~396_combout ;
wire \my_regfile|registers[22][14]~q ;
wire \my_regfile|registers[18][14]~q ;
wire \my_processor|data_operandB[14]~397_combout ;
wire \my_regfile|registers[30][14]~q ;
wire \my_processor|data_operandB[14]~398_combout ;
wire \my_regfile|registers[21][14]~q ;
wire \my_regfile|registers[25][14]~q ;
wire \my_regfile|registers[17][14]~q ;
wire \my_processor|data_operandB[14]~399_combout ;
wire \my_regfile|registers[29][14]~q ;
wire \my_processor|data_operandB[14]~400_combout ;
wire \my_regfile|registers[24][14]~q ;
wire \my_regfile|registers[20][14]~q ;
wire \my_regfile|registers[16][14]~q ;
wire \my_processor|data_operandB[14]~401_combout ;
wire \my_regfile|registers[28][14]~q ;
wire \my_processor|data_operandB[14]~402_combout ;
wire \my_processor|data_operandB[14]~403_combout ;
wire \my_regfile|registers[23][14]~q ;
wire \my_regfile|registers[27][14]~q ;
wire \my_regfile|registers[19][14]~q ;
wire \my_processor|data_operandB[14]~404_combout ;
wire \my_regfile|registers[31][14]~q ;
wire \my_processor|data_operandB[14]~405_combout ;
wire \my_processor|data_operandB[14]~406_combout ;
wire \my_regfile|registers[5][14]~q ;
wire \my_regfile|registers[6][14]~q ;
wire \my_regfile|registers[4][14]~q ;
wire \my_processor|data_operandB[14]~407_combout ;
wire \my_regfile|registers[7][14]~q ;
wire \my_processor|data_operandB[14]~408_combout ;
wire \my_regfile|registers[10][14]~q ;
wire \my_regfile|registers[9][14]~q ;
wire \my_regfile|registers[8][14]~q ;
wire \my_processor|data_operandB[14]~409_combout ;
wire \my_regfile|registers[11][14]~q ;
wire \my_processor|data_operandB[14]~410_combout ;
wire \my_regfile|registers[2][14]~q ;
wire \my_regfile|registers[1][14]~q ;
wire \my_regfile|registers[0][14]~q ;
wire \my_processor|data_operandB[14]~411_combout ;
wire \my_regfile|registers[3][14]~q ;
wire \my_processor|data_operandB[14]~412_combout ;
wire \my_processor|data_operandB[14]~413_combout ;
wire \my_regfile|registers[13][14]~q ;
wire \my_regfile|registers[14][14]~q ;
wire \my_regfile|registers[12][14]~q ;
wire \my_processor|data_operandB[14]~414_combout ;
wire \my_regfile|registers[15][14]~q ;
wire \my_processor|data_operandB[14]~415_combout ;
wire \my_processor|data_operandB[14]~416_combout ;
wire \my_processor|data_operandB[14]~417_combout ;
wire \my_processor|data_operandB[14]~418_combout ;
wire \my_processor|alu1|Selector30~5_combout ;
wire \my_processor|data_writeReg[20]~124_combout ;
wire \my_regfile|registers[22][20]~q ;
wire \my_regfile|registers[18][20]~q ;
wire \my_processor|data_operandB[20]~265_combout ;
wire \my_regfile|registers[30][20]~q ;
wire \my_processor|data_operandB[20]~266_combout ;
wire \my_regfile|registers[21][20]~q ;
wire \my_regfile|registers[25][20]~q ;
wire \my_regfile|registers[17][20]~q ;
wire \my_processor|data_operandB[20]~267_combout ;
wire \my_regfile|registers[29][20]~q ;
wire \my_processor|data_operandB[20]~268_combout ;
wire \my_regfile|registers[24][20]~q ;
wire \my_regfile|registers[20][20]~q ;
wire \my_regfile|registers[16][20]~q ;
wire \my_processor|data_operandB[20]~269_combout ;
wire \my_regfile|registers[28][20]~q ;
wire \my_processor|data_operandB[20]~270_combout ;
wire \my_processor|data_operandB[20]~271_combout ;
wire \my_regfile|registers[23][20]~q ;
wire \my_regfile|registers[27][20]~q ;
wire \my_regfile|registers[19][20]~q ;
wire \my_processor|data_operandB[20]~272_combout ;
wire \my_regfile|registers[31][20]~q ;
wire \my_processor|data_operandB[20]~273_combout ;
wire \my_processor|data_operandB[20]~274_combout ;
wire \my_regfile|registers[5][20]~q ;
wire \my_regfile|registers[6][20]~q ;
wire \my_regfile|registers[4][20]~q ;
wire \my_processor|data_operandB[20]~275_combout ;
wire \my_regfile|registers[7][20]~q ;
wire \my_processor|data_operandB[20]~276_combout ;
wire \my_regfile|registers[10][20]~q ;
wire \my_regfile|registers[9][20]~q ;
wire \my_regfile|registers[8][20]~q ;
wire \my_processor|data_operandB[20]~277_combout ;
wire \my_regfile|registers[11][20]~q ;
wire \my_processor|data_operandB[20]~278_combout ;
wire \my_regfile|registers[2][20]~q ;
wire \my_regfile|registers[1][20]~q ;
wire \my_regfile|registers[0][20]~q ;
wire \my_processor|data_operandB[20]~279_combout ;
wire \my_regfile|registers[3][20]~q ;
wire \my_processor|data_operandB[20]~280_combout ;
wire \my_processor|data_operandB[20]~281_combout ;
wire \my_regfile|registers[13][20]~q ;
wire \my_regfile|registers[14][20]~q ;
wire \my_regfile|registers[12][20]~q ;
wire \my_processor|data_operandB[20]~282_combout ;
wire \my_regfile|registers[15][20]~q ;
wire \my_processor|data_operandB[20]~283_combout ;
wire \my_processor|data_operandB[20]~284_combout ;
wire \my_processor|data_operandB[20]~285_combout ;
wire \my_processor|data_operandB[20]~286_combout ;
wire \my_processor|alu1|Add0~39 ;
wire \my_processor|alu1|Add0~40_combout ;
wire \my_processor|data_writeReg[21]~88_combout ;
wire \my_processor|alu1|ShiftLeft0~35_combout ;
wire \my_processor|alu1|ShiftLeft0~36_combout ;
wire \my_regfile|registers[6][2]~q ;
wire \my_regfile|registers[5][2]~q ;
wire \my_regfile|registers[4][2]~q ;
wire \my_regfile|Mux29~10_combout ;
wire \my_regfile|registers[7][2]~q ;
wire \my_regfile|Mux29~11_combout ;
wire \my_regfile|registers[9][2]~q ;
wire \my_regfile|registers[10][2]~q ;
wire \my_regfile|registers[8][2]~q ;
wire \my_regfile|Mux29~12_combout ;
wire \my_regfile|registers[11][2]~q ;
wire \my_regfile|Mux29~13_combout ;
wire \my_regfile|registers[3][2]~q ;
wire \my_regfile|registers[1][2]~q ;
wire \my_regfile|Mux29~14_combout ;
wire \my_regfile|registers[2][2]~q ;
wire \my_regfile|Mux29~15_combout ;
wire \my_regfile|Mux29~16_combout ;
wire \my_regfile|registers[14][2]~q ;
wire \my_regfile|registers[13][2]~q ;
wire \my_regfile|registers[12][2]~q ;
wire \my_regfile|Mux29~17_combout ;
wire \my_regfile|registers[15][2]~q ;
wire \my_regfile|Mux29~18_combout ;
wire \my_regfile|Mux29~19_combout ;
wire \my_processor|data[2]~2_combout ;
wire \my_processor|Add2~21 ;
wire \my_processor|Add2~23 ;
wire \my_processor|Add2~24_combout ;
wire \my_processor|data_writeReg[12]~58_combout ;
wire \my_regfile|registers[6][12]~q ;
wire \my_regfile|registers[5][12]~q ;
wire \my_regfile|registers[4][12]~q ;
wire \my_regfile|Mux19~10_combout ;
wire \my_regfile|registers[7][12]~q ;
wire \my_regfile|Mux19~11_combout ;
wire \my_regfile|registers[9][12]~q ;
wire \my_regfile|registers[10][12]~q ;
wire \my_regfile|registers[8][12]~q ;
wire \my_regfile|Mux19~12_combout ;
wire \my_regfile|registers[11][12]~q ;
wire \my_regfile|Mux19~13_combout ;
wire \my_regfile|registers[3][12]~q ;
wire \my_regfile|registers[1][12]~q ;
wire \my_regfile|Mux19~14_combout ;
wire \my_regfile|registers[2][12]~q ;
wire \my_regfile|Mux19~15_combout ;
wire \my_regfile|Mux19~16_combout ;
wire \my_regfile|registers[14][12]~q ;
wire \my_regfile|registers[13][12]~q ;
wire \my_regfile|registers[12][12]~q ;
wire \my_regfile|Mux19~17_combout ;
wire \my_regfile|registers[15][12]~q ;
wire \my_regfile|Mux19~18_combout ;
wire \my_regfile|Mux19~19_combout ;
wire \my_processor|data[12]~12_combout ;
wire \my_regfile|registers[21][13]~q ;
wire \my_regfile|registers[17][13]~q ;
wire \my_processor|data_operandB[13]~419_combout ;
wire \my_regfile|registers[29][13]~q ;
wire \my_processor|data_operandB[13]~420_combout ;
wire \my_regfile|registers[22][13]~q ;
wire \my_regfile|registers[26][13]~q ;
wire \my_regfile|registers[18][13]~q ;
wire \my_processor|data_operandB[13]~421_combout ;
wire \my_regfile|registers[30][13]~q ;
wire \my_processor|data_operandB[13]~422_combout ;
wire \my_regfile|registers[20][13]~q ;
wire \my_regfile|registers[24][13]~q ;
wire \my_regfile|registers[16][13]~q ;
wire \my_processor|data_operandB[13]~423_combout ;
wire \my_regfile|registers[28][13]~q ;
wire \my_processor|data_operandB[13]~424_combout ;
wire \my_processor|data_operandB[13]~425_combout ;
wire \my_regfile|registers[27][13]~q ;
wire \my_regfile|registers[23][13]~q ;
wire \my_regfile|registers[19][13]~q ;
wire \my_processor|data_operandB[13]~426_combout ;
wire \my_regfile|registers[31][13]~q ;
wire \my_processor|data_operandB[13]~427_combout ;
wire \my_processor|data_operandB[13]~428_combout ;
wire \my_regfile|registers[9][13]~q ;
wire \my_regfile|registers[10][13]~q ;
wire \my_regfile|registers[8][13]~q ;
wire \my_processor|data_operandB[13]~429_combout ;
wire \my_regfile|registers[11][13]~q ;
wire \my_processor|data_operandB[13]~430_combout ;
wire \my_regfile|registers[6][13]~q ;
wire \my_regfile|registers[5][13]~q ;
wire \my_regfile|registers[4][13]~q ;
wire \my_processor|data_operandB[13]~431_combout ;
wire \my_regfile|registers[7][13]~q ;
wire \my_processor|data_operandB[13]~432_combout ;
wire \my_regfile|registers[1][13]~q ;
wire \my_regfile|registers[2][13]~q ;
wire \my_regfile|registers[0][13]~q ;
wire \my_processor|data_operandB[13]~433_combout ;
wire \my_regfile|registers[3][13]~q ;
wire \my_processor|data_operandB[13]~434_combout ;
wire \my_processor|data_operandB[13]~435_combout ;
wire \my_regfile|registers[14][13]~q ;
wire \my_regfile|registers[13][13]~q ;
wire \my_regfile|registers[12][13]~q ;
wire \my_processor|data_operandB[13]~436_combout ;
wire \my_regfile|registers[15][13]~q ;
wire \my_processor|data_operandB[13]~437_combout ;
wire \my_processor|data_operandB[13]~438_combout ;
wire \my_processor|data_operandB[13]~439_combout ;
wire \my_processor|data_operandB[13]~440_combout ;
wire \my_regfile|registers[25][12]~q ;
wire \my_regfile|registers[17][12]~q ;
wire \my_processor|data_operandB[12]~441_combout ;
wire \my_regfile|registers[29][12]~q ;
wire \my_processor|data_operandB[12]~442_combout ;
wire \my_regfile|registers[26][12]~q ;
wire \my_regfile|registers[22][12]~q ;
wire \my_regfile|registers[18][12]~q ;
wire \my_processor|data_operandB[12]~443_combout ;
wire \my_regfile|registers[30][12]~q ;
wire \my_processor|data_operandB[12]~444_combout ;
wire \my_regfile|registers[24][12]~q ;
wire \my_regfile|registers[20][12]~q ;
wire \my_regfile|registers[16][12]~q ;
wire \my_processor|data_operandB[12]~445_combout ;
wire \my_regfile|registers[28][12]~q ;
wire \my_processor|data_operandB[12]~446_combout ;
wire \my_processor|data_operandB[12]~447_combout ;
wire \my_regfile|registers[23][12]~q ;
wire \my_regfile|registers[27][12]~q ;
wire \my_regfile|registers[19][12]~q ;
wire \my_processor|data_operandB[12]~448_combout ;
wire \my_regfile|registers[31][12]~q ;
wire \my_processor|data_operandB[12]~449_combout ;
wire \my_processor|data_operandB[12]~450_combout ;
wire \my_processor|data_operandB[12]~451_combout ;
wire \my_processor|data_operandB[12]~452_combout ;
wire \my_processor|data_operandB[12]~453_combout ;
wire \my_processor|data_operandB[12]~454_combout ;
wire \my_processor|data_operandB[12]~455_combout ;
wire \my_processor|data_operandB[12]~456_combout ;
wire \my_processor|data_operandB[12]~457_combout ;
wire \my_processor|data_operandB[12]~458_combout ;
wire \my_processor|data_operandB[12]~459_combout ;
wire \my_processor|data_operandB[12]~460_combout ;
wire \my_processor|data_operandB[12]~461_combout ;
wire \my_processor|data_operandB[12]~462_combout ;
wire \my_regfile|registers[26][11]~q ;
wire \my_regfile|registers[18][11]~q ;
wire \my_processor|data_operandB[11]~463_combout ;
wire \my_regfile|registers[30][11]~q ;
wire \my_processor|data_operandB[11]~464_combout ;
wire \my_regfile|registers[25][11]~q ;
wire \my_regfile|registers[21][11]~q ;
wire \my_regfile|registers[17][11]~q ;
wire \my_processor|data_operandB[11]~465_combout ;
wire \my_regfile|registers[29][11]~q ;
wire \my_processor|data_operandB[11]~466_combout ;
wire \my_regfile|registers[20][11]~q ;
wire \my_regfile|registers[24][11]~q ;
wire \my_regfile|registers[16][11]~q ;
wire \my_processor|data_operandB[11]~467_combout ;
wire \my_regfile|registers[28][11]~q ;
wire \my_processor|data_operandB[11]~468_combout ;
wire \my_processor|data_operandB[11]~469_combout ;
wire \my_regfile|registers[27][11]~q ;
wire \my_regfile|registers[23][11]~q ;
wire \my_regfile|registers[19][11]~q ;
wire \my_processor|data_operandB[11]~470_combout ;
wire \my_regfile|registers[31][11]~q ;
wire \my_processor|data_operandB[11]~471_combout ;
wire \my_processor|data_operandB[11]~472_combout ;
wire \my_regfile|registers[10][11]~q ;
wire \my_regfile|registers[9][11]~q ;
wire \my_regfile|registers[8][11]~q ;
wire \my_processor|data_operandB[11]~473_combout ;
wire \my_regfile|registers[11][11]~q ;
wire \my_processor|data_operandB[11]~474_combout ;
wire \my_regfile|registers[5][11]~q ;
wire \my_regfile|registers[6][11]~q ;
wire \my_regfile|registers[4][11]~q ;
wire \my_processor|data_operandB[11]~475_combout ;
wire \my_regfile|registers[7][11]~q ;
wire \my_processor|data_operandB[11]~476_combout ;
wire \my_regfile|registers[2][11]~q ;
wire \my_regfile|registers[1][11]~q ;
wire \my_regfile|registers[0][11]~q ;
wire \my_processor|data_operandB[11]~477_combout ;
wire \my_regfile|registers[3][11]~q ;
wire \my_processor|data_operandB[11]~478_combout ;
wire \my_processor|data_operandB[11]~479_combout ;
wire \my_regfile|registers[13][11]~q ;
wire \my_regfile|registers[14][11]~q ;
wire \my_regfile|registers[12][11]~q ;
wire \my_processor|data_operandB[11]~480_combout ;
wire \my_regfile|registers[15][11]~q ;
wire \my_processor|data_operandB[11]~481_combout ;
wire \my_processor|data_operandB[11]~482_combout ;
wire \my_processor|data_operandB[11]~483_combout ;
wire \my_processor|data_operandB[11]~484_combout ;
wire \my_processor|data_writeReg[7]~210_combout ;
wire \my_regfile|registers[6][10]~q ;
wire \my_regfile|registers[5][10]~q ;
wire \my_regfile|registers[4][10]~q ;
wire \my_regfile|Mux21~10_combout ;
wire \my_regfile|registers[7][10]~q ;
wire \my_regfile|Mux21~11_combout ;
wire \my_regfile|registers[9][10]~q ;
wire \my_regfile|registers[10][10]~q ;
wire \my_regfile|registers[8][10]~q ;
wire \my_regfile|Mux21~12_combout ;
wire \my_regfile|registers[11][10]~q ;
wire \my_regfile|Mux21~13_combout ;
wire \my_regfile|registers[1][10]~q ;
wire \my_regfile|registers[2][10]~q ;
wire \my_regfile|registers[0][10]~q ;
wire \my_regfile|Mux21~14_combout ;
wire \my_regfile|registers[3][10]~q ;
wire \my_regfile|Mux21~15_combout ;
wire \my_regfile|Mux21~16_combout ;
wire \my_regfile|registers[14][10]~q ;
wire \my_regfile|registers[13][10]~q ;
wire \my_regfile|registers[12][10]~q ;
wire \my_regfile|Mux21~17_combout ;
wire \my_regfile|registers[15][10]~q ;
wire \my_regfile|Mux21~18_combout ;
wire \my_regfile|Mux21~19_combout ;
wire \my_processor|data[10]~10_combout ;
wire \my_processor|alu1|ShiftRight0~5_combout ;
wire \my_processor|alu1|ShiftRight0~74_combout ;
wire \my_processor|alu1|Selector26~1_combout ;
wire \my_processor|data_writeReg[22]~140_combout ;
wire \my_regfile|registers[22][22]~q ;
wire \my_regfile|registers[18][22]~q ;
wire \my_processor|data_operandB[22]~221_combout ;
wire \my_regfile|registers[30][22]~q ;
wire \my_processor|data_operandB[22]~222_combout ;
wire \my_regfile|registers[21][22]~q ;
wire \my_regfile|registers[25][22]~q ;
wire \my_regfile|registers[17][22]~q ;
wire \my_processor|data_operandB[22]~223_combout ;
wire \my_regfile|registers[29][22]~q ;
wire \my_processor|data_operandB[22]~224_combout ;
wire \my_regfile|registers[24][22]~q ;
wire \my_regfile|registers[20][22]~q ;
wire \my_regfile|registers[16][22]~q ;
wire \my_processor|data_operandB[22]~225_combout ;
wire \my_regfile|registers[28][22]~q ;
wire \my_processor|data_operandB[22]~226_combout ;
wire \my_processor|data_operandB[22]~227_combout ;
wire \my_regfile|registers[23][22]~q ;
wire \my_regfile|registers[27][22]~q ;
wire \my_regfile|registers[19][22]~q ;
wire \my_processor|data_operandB[22]~228_combout ;
wire \my_regfile|registers[31][22]~q ;
wire \my_processor|data_operandB[22]~229_combout ;
wire \my_processor|data_operandB[22]~230_combout ;
wire \my_regfile|registers[5][22]~q ;
wire \my_regfile|registers[6][22]~q ;
wire \my_regfile|registers[4][22]~q ;
wire \my_processor|data_operandB[22]~231_combout ;
wire \my_regfile|registers[7][22]~q ;
wire \my_processor|data_operandB[22]~232_combout ;
wire \my_regfile|registers[10][22]~q ;
wire \my_regfile|registers[9][22]~q ;
wire \my_regfile|registers[8][22]~q ;
wire \my_processor|data_operandB[22]~233_combout ;
wire \my_regfile|registers[11][22]~q ;
wire \my_processor|data_operandB[22]~234_combout ;
wire \my_regfile|registers[2][22]~q ;
wire \my_regfile|registers[1][22]~q ;
wire \my_regfile|registers[0][22]~q ;
wire \my_processor|data_operandB[22]~235_combout ;
wire \my_regfile|registers[3][22]~q ;
wire \my_processor|data_operandB[22]~236_combout ;
wire \my_processor|data_operandB[22]~237_combout ;
wire \my_regfile|registers[13][22]~q ;
wire \my_regfile|registers[14][22]~q ;
wire \my_regfile|registers[12][22]~q ;
wire \my_processor|data_operandB[22]~238_combout ;
wire \my_regfile|registers[15][22]~q ;
wire \my_processor|data_operandB[22]~239_combout ;
wire \my_processor|data_operandB[22]~240_combout ;
wire \my_processor|data_operandB[22]~241_combout ;
wire \my_processor|data_operandB[22]~242_combout ;
wire \my_processor|data_writeReg[21]~132_combout ;
wire \my_regfile|registers[21][21]~q ;
wire \my_regfile|registers[17][21]~q ;
wire \my_processor|data_operandB[21]~243_combout ;
wire \my_regfile|registers[29][21]~q ;
wire \my_processor|data_operandB[21]~244_combout ;
wire \my_regfile|registers[22][21]~q ;
wire \my_regfile|registers[26][21]~q ;
wire \my_regfile|registers[18][21]~q ;
wire \my_processor|data_operandB[21]~245_combout ;
wire \my_regfile|registers[30][21]~q ;
wire \my_processor|data_operandB[21]~246_combout ;
wire \my_regfile|registers[20][21]~q ;
wire \my_regfile|registers[24][21]~q ;
wire \my_regfile|registers[16][21]~q ;
wire \my_processor|data_operandB[21]~247_combout ;
wire \my_regfile|registers[28][21]~q ;
wire \my_processor|data_operandB[21]~248_combout ;
wire \my_processor|data_operandB[21]~249_combout ;
wire \my_regfile|registers[27][21]~q ;
wire \my_regfile|registers[23][21]~q ;
wire \my_regfile|registers[19][21]~q ;
wire \my_processor|data_operandB[21]~250_combout ;
wire \my_regfile|registers[31][21]~q ;
wire \my_processor|data_operandB[21]~251_combout ;
wire \my_processor|data_operandB[21]~252_combout ;
wire \my_regfile|registers[9][21]~q ;
wire \my_regfile|registers[10][21]~q ;
wire \my_regfile|registers[8][21]~q ;
wire \my_processor|data_operandB[21]~253_combout ;
wire \my_regfile|registers[11][21]~q ;
wire \my_processor|data_operandB[21]~254_combout ;
wire \my_regfile|registers[6][21]~q ;
wire \my_regfile|registers[5][21]~q ;
wire \my_regfile|registers[4][21]~q ;
wire \my_processor|data_operandB[21]~255_combout ;
wire \my_regfile|registers[7][21]~q ;
wire \my_processor|data_operandB[21]~256_combout ;
wire \my_regfile|registers[1][21]~q ;
wire \my_regfile|registers[2][21]~q ;
wire \my_regfile|registers[0][21]~q ;
wire \my_processor|data_operandB[21]~257_combout ;
wire \my_regfile|registers[3][21]~q ;
wire \my_processor|data_operandB[21]~258_combout ;
wire \my_processor|data_operandB[21]~259_combout ;
wire \my_regfile|registers[14][21]~q ;
wire \my_regfile|registers[13][21]~q ;
wire \my_regfile|registers[12][21]~q ;
wire \my_processor|data_operandB[21]~260_combout ;
wire \my_regfile|registers[15][21]~q ;
wire \my_processor|data_operandB[21]~261_combout ;
wire \my_processor|data_operandB[21]~262_combout ;
wire \my_processor|data_operandB[21]~263_combout ;
wire \my_processor|data_operandB[21]~264_combout ;
wire \my_processor|alu1|Add0~41 ;
wire \my_processor|alu1|Add0~42_combout ;
wire \my_regfile|registers[25][10]~q ;
wire \my_regfile|registers[17][10]~q ;
wire \my_processor|data_operandB[10]~485_combout ;
wire \my_regfile|registers[29][10]~q ;
wire \my_processor|data_operandB[10]~486_combout ;
wire \my_regfile|registers[26][10]~q ;
wire \my_regfile|registers[22][10]~q ;
wire \my_regfile|registers[18][10]~q ;
wire \my_processor|data_operandB[10]~487_combout ;
wire \my_regfile|registers[30][10]~q ;
wire \my_processor|data_operandB[10]~488_combout ;
wire \my_regfile|registers[24][10]~q ;
wire \my_regfile|registers[20][10]~q ;
wire \my_regfile|registers[16][10]~q ;
wire \my_processor|data_operandB[10]~489_combout ;
wire \my_regfile|registers[28][10]~q ;
wire \my_processor|data_operandB[10]~490_combout ;
wire \my_processor|data_operandB[10]~491_combout ;
wire \my_regfile|registers[23][10]~q ;
wire \my_regfile|registers[27][10]~q ;
wire \my_regfile|registers[19][10]~q ;
wire \my_processor|data_operandB[10]~492_combout ;
wire \my_regfile|registers[31][10]~q ;
wire \my_processor|data_operandB[10]~493_combout ;
wire \my_processor|data_operandB[10]~494_combout ;
wire \my_processor|data_operandB[10]~495_combout ;
wire \my_processor|data_operandB[10]~496_combout ;
wire \my_processor|data_operandB[10]~497_combout ;
wire \my_processor|data_operandB[10]~498_combout ;
wire \my_processor|data_operandB[10]~499_combout ;
wire \my_processor|data_operandB[10]~500_combout ;
wire \my_processor|data_operandB[10]~501_combout ;
wire \my_processor|data_operandB[10]~502_combout ;
wire \my_processor|data_operandB[10]~503_combout ;
wire \my_processor|data_operandB[10]~504_combout ;
wire \my_processor|data_operandB[10]~505_combout ;
wire \my_processor|data_operandB[10]~506_combout ;
wire \my_regfile|registers[10][9]~q ;
wire \my_regfile|registers[9][9]~q ;
wire \my_regfile|registers[8][9]~q ;
wire \my_regfile|Mux22~10_combout ;
wire \my_regfile|registers[11][9]~q ;
wire \my_regfile|Mux22~11_combout ;
wire \my_regfile|registers[5][9]~q ;
wire \my_regfile|registers[6][9]~q ;
wire \my_regfile|registers[4][9]~q ;
wire \my_regfile|Mux22~12_combout ;
wire \my_regfile|registers[7][9]~q ;
wire \my_regfile|Mux22~13_combout ;
wire \my_regfile|registers[2][9]~q ;
wire \my_regfile|registers[1][9]~q ;
wire \my_regfile|registers[0][9]~q ;
wire \my_regfile|Mux22~14_combout ;
wire \my_regfile|registers[3][9]~q ;
wire \my_regfile|Mux22~15_combout ;
wire \my_regfile|Mux22~16_combout ;
wire \my_regfile|registers[13][9]~q ;
wire \my_regfile|registers[14][9]~q ;
wire \my_regfile|registers[12][9]~q ;
wire \my_regfile|Mux22~17_combout ;
wire \my_regfile|registers[15][9]~q ;
wire \my_regfile|Mux22~18_combout ;
wire \my_regfile|Mux22~19_combout ;
wire \my_processor|data[9]~9_combout ;
wire \my_regfile|registers[6][8]~q ;
wire \my_regfile|registers[5][8]~q ;
wire \my_regfile|registers[4][8]~q ;
wire \my_regfile|Mux23~10_combout ;
wire \my_regfile|registers[7][8]~q ;
wire \my_regfile|Mux23~11_combout ;
wire \my_regfile|registers[9][8]~q ;
wire \my_regfile|registers[10][8]~q ;
wire \my_regfile|registers[8][8]~q ;
wire \my_regfile|Mux23~12_combout ;
wire \my_regfile|registers[11][8]~q ;
wire \my_regfile|Mux23~13_combout ;
wire \my_regfile|registers[1][8]~q ;
wire \my_regfile|registers[2][8]~q ;
wire \my_regfile|registers[0][8]~q ;
wire \my_regfile|Mux23~14_combout ;
wire \my_regfile|registers[3][8]~q ;
wire \my_regfile|Mux23~15_combout ;
wire \my_regfile|Mux23~16_combout ;
wire \my_regfile|registers[14][8]~q ;
wire \my_regfile|registers[13][8]~q ;
wire \my_regfile|registers[12][8]~q ;
wire \my_regfile|Mux23~17_combout ;
wire \my_regfile|registers[15][8]~q ;
wire \my_regfile|Mux23~18_combout ;
wire \my_regfile|Mux23~19_combout ;
wire \my_processor|data[8]~8_combout ;
wire \my_regfile|registers[26][9]~q ;
wire \my_regfile|registers[18][9]~q ;
wire \my_processor|data_operandB[9]~507_combout ;
wire \my_regfile|registers[30][9]~q ;
wire \my_processor|data_operandB[9]~508_combout ;
wire \my_regfile|registers[25][9]~q ;
wire \my_regfile|registers[21][9]~q ;
wire \my_regfile|registers[17][9]~q ;
wire \my_processor|data_operandB[9]~509_combout ;
wire \my_regfile|registers[29][9]~q ;
wire \my_processor|data_operandB[9]~510_combout ;
wire \my_regfile|registers[20][9]~q ;
wire \my_regfile|registers[24][9]~q ;
wire \my_regfile|registers[16][9]~q ;
wire \my_processor|data_operandB[9]~511_combout ;
wire \my_regfile|registers[28][9]~q ;
wire \my_processor|data_operandB[9]~512_combout ;
wire \my_processor|data_operandB[9]~513_combout ;
wire \my_regfile|registers[27][9]~q ;
wire \my_regfile|registers[23][9]~q ;
wire \my_regfile|registers[19][9]~q ;
wire \my_processor|data_operandB[9]~514_combout ;
wire \my_regfile|registers[31][9]~q ;
wire \my_processor|data_operandB[9]~515_combout ;
wire \my_processor|data_operandB[9]~516_combout ;
wire \my_processor|data_operandB[9]~517_combout ;
wire \my_processor|data_operandB[9]~518_combout ;
wire \my_processor|data_operandB[9]~519_combout ;
wire \my_processor|data_operandB[9]~520_combout ;
wire \my_processor|data_operandB[9]~521_combout ;
wire \my_processor|data_operandB[9]~522_combout ;
wire \my_processor|data_operandB[9]~523_combout ;
wire \my_processor|data_operandB[9]~524_combout ;
wire \my_processor|data_operandB[9]~525_combout ;
wire \my_processor|data_operandB[9]~526_combout ;
wire \my_processor|data_operandB[9]~527_combout ;
wire \my_processor|data_operandB[9]~528_combout ;
wire \my_regfile|registers[25][8]~q ;
wire \my_regfile|registers[17][8]~q ;
wire \my_processor|data_operandB[8]~529_combout ;
wire \my_regfile|registers[29][8]~q ;
wire \my_processor|data_operandB[8]~530_combout ;
wire \my_regfile|registers[26][8]~q ;
wire \my_regfile|registers[22][8]~q ;
wire \my_regfile|registers[18][8]~q ;
wire \my_processor|data_operandB[8]~531_combout ;
wire \my_regfile|registers[30][8]~q ;
wire \my_processor|data_operandB[8]~532_combout ;
wire \my_regfile|registers[24][8]~q ;
wire \my_regfile|registers[20][8]~q ;
wire \my_regfile|registers[16][8]~q ;
wire \my_processor|data_operandB[8]~533_combout ;
wire \my_regfile|registers[28][8]~q ;
wire \my_processor|data_operandB[8]~534_combout ;
wire \my_processor|data_operandB[8]~535_combout ;
wire \my_regfile|registers[23][8]~q ;
wire \my_regfile|registers[27][8]~q ;
wire \my_regfile|registers[19][8]~q ;
wire \my_processor|data_operandB[8]~536_combout ;
wire \my_regfile|registers[31][8]~q ;
wire \my_processor|data_operandB[8]~537_combout ;
wire \my_processor|data_operandB[8]~538_combout ;
wire \my_processor|data_operandB[8]~539_combout ;
wire \my_processor|data_operandB[8]~540_combout ;
wire \my_processor|data_operandB[8]~541_combout ;
wire \my_processor|data_operandB[8]~542_combout ;
wire \my_processor|data_operandB[8]~543_combout ;
wire \my_processor|data_operandB[8]~544_combout ;
wire \my_processor|data_operandB[8]~545_combout ;
wire \my_processor|data_operandB[8]~546_combout ;
wire \my_processor|data_operandB[8]~547_combout ;
wire \my_processor|data_operandB[8]~548_combout ;
wire \my_processor|data_operandB[8]~549_combout ;
wire \my_processor|data_operandB[8]~550_combout ;
wire \my_regfile|registers[9][7]~q ;
wire \my_regfile|registers[10][7]~q ;
wire \my_regfile|registers[8][7]~q ;
wire \my_regfile|Mux24~10_combout ;
wire \my_regfile|registers[11][7]~q ;
wire \my_regfile|Mux24~11_combout ;
wire \my_regfile|registers[6][7]~q ;
wire \my_regfile|registers[5][7]~q ;
wire \my_regfile|registers[4][7]~q ;
wire \my_regfile|Mux24~12_combout ;
wire \my_regfile|registers[7][7]~q ;
wire \my_regfile|Mux24~13_combout ;
wire \my_regfile|registers[3][7]~q ;
wire \my_regfile|registers[1][7]~q ;
wire \my_regfile|Mux24~14_combout ;
wire \my_regfile|registers[2][7]~q ;
wire \my_regfile|Mux24~15_combout ;
wire \my_regfile|Mux24~16_combout ;
wire \my_regfile|registers[14][7]~q ;
wire \my_regfile|registers[13][7]~q ;
wire \my_regfile|registers[12][7]~q ;
wire \my_regfile|Mux24~17_combout ;
wire \my_regfile|registers[15][7]~q ;
wire \my_regfile|Mux24~18_combout ;
wire \my_regfile|Mux24~19_combout ;
wire \my_processor|data[7]~7_combout ;
wire \my_processor|alu1|Add0~19 ;
wire \my_processor|alu1|Add0~20_combout ;
wire \my_processor|alu1|Add1~20_combout ;
wire \my_processor|alu1|ShiftRight0~60_combout ;
wire \my_processor|alu1|ShiftRight0~29_combout ;
wire \my_processor|alu1|ShiftRight0~61_combout ;
wire \my_processor|alu1|ShiftRight0~64_combout ;
wire \my_processor|alu1|ShiftRight0~49_combout ;
wire \my_regfile|registers[10][25]~q ;
wire \my_regfile|registers[9][25]~q ;
wire \my_regfile|registers[8][25]~q ;
wire \my_regfile|Mux6~10_combout ;
wire \my_regfile|registers[11][25]~q ;
wire \my_regfile|Mux6~11_combout ;
wire \my_regfile|registers[5][25]~q ;
wire \my_regfile|registers[6][25]~q ;
wire \my_regfile|registers[4][25]~q ;
wire \my_regfile|Mux6~12_combout ;
wire \my_regfile|registers[7][25]~q ;
wire \my_regfile|Mux6~13_combout ;
wire \my_regfile|registers[3][25]~q ;
wire \my_regfile|registers[1][25]~q ;
wire \my_regfile|Mux6~14_combout ;
wire \my_regfile|registers[2][25]~q ;
wire \my_regfile|Mux6~15_combout ;
wire \my_regfile|Mux6~16_combout ;
wire \my_regfile|registers[13][25]~q ;
wire \my_regfile|registers[14][25]~q ;
wire \my_regfile|registers[12][25]~q ;
wire \my_regfile|Mux6~17_combout ;
wire \my_regfile|registers[15][25]~q ;
wire \my_regfile|Mux6~18_combout ;
wire \my_regfile|Mux6~19_combout ;
wire \my_processor|data[25]~25_combout ;
wire \my_processor|address_dmem[11]~35_combout ;
wire \my_regfile|registers[26][25]~q ;
wire \my_regfile|registers[18][25]~q ;
wire \my_processor|data_operandB[25]~155_combout ;
wire \my_regfile|registers[30][25]~q ;
wire \my_processor|data_operandB[25]~156_combout ;
wire \my_regfile|registers[25][25]~q ;
wire \my_regfile|registers[21][25]~q ;
wire \my_regfile|registers[17][25]~q ;
wire \my_processor|data_operandB[25]~157_combout ;
wire \my_regfile|registers[29][25]~q ;
wire \my_processor|data_operandB[25]~158_combout ;
wire \my_regfile|registers[20][25]~q ;
wire \my_regfile|registers[24][25]~q ;
wire \my_regfile|registers[16][25]~q ;
wire \my_processor|data_operandB[25]~159_combout ;
wire \my_regfile|registers[28][25]~q ;
wire \my_processor|data_operandB[25]~160_combout ;
wire \my_processor|data_operandB[25]~161_combout ;
wire \my_regfile|registers[27][25]~q ;
wire \my_regfile|registers[23][25]~q ;
wire \my_regfile|registers[19][25]~q ;
wire \my_processor|data_operandB[25]~162_combout ;
wire \my_regfile|registers[31][25]~q ;
wire \my_processor|data_operandB[25]~163_combout ;
wire \my_processor|data_operandB[25]~164_combout ;
wire \my_processor|data_operandB[25]~165_combout ;
wire \my_processor|data_operandB[25]~166_combout ;
wire \my_processor|data_operandB[25]~167_combout ;
wire \my_processor|data_operandB[25]~168_combout ;
wire \my_processor|data_operandB[25]~169_combout ;
wire \my_processor|data_operandB[25]~170_combout ;
wire \my_processor|data_operandB[25]~171_combout ;
wire \my_processor|data_operandB[25]~172_combout ;
wire \my_processor|data_operandB[25]~173_combout ;
wire \my_processor|data_operandB[25]~174_combout ;
wire \my_processor|data_operandB[25]~175_combout ;
wire \my_processor|data_operandB[25]~176_combout ;
wire \my_processor|alu1|Selector29~14_combout ;
wire \my_regfile|registers[22][24]~q ;
wire \my_regfile|registers[18][24]~q ;
wire \my_processor|data_operandB[24]~177_combout ;
wire \my_regfile|registers[30][24]~q ;
wire \my_processor|data_operandB[24]~178_combout ;
wire \my_regfile|registers[21][24]~q ;
wire \my_regfile|registers[25][24]~q ;
wire \my_regfile|registers[17][24]~q ;
wire \my_processor|data_operandB[24]~179_combout ;
wire \my_regfile|registers[29][24]~q ;
wire \my_processor|data_operandB[24]~180_combout ;
wire \my_regfile|registers[24][24]~q ;
wire \my_regfile|registers[20][24]~q ;
wire \my_regfile|registers[16][24]~q ;
wire \my_processor|data_operandB[24]~181_combout ;
wire \my_regfile|registers[28][24]~q ;
wire \my_processor|data_operandB[24]~182_combout ;
wire \my_processor|data_operandB[24]~183_combout ;
wire \my_regfile|registers[23][24]~q ;
wire \my_regfile|registers[27][24]~q ;
wire \my_regfile|registers[19][24]~q ;
wire \my_processor|data_operandB[24]~184_combout ;
wire \my_regfile|registers[31][24]~q ;
wire \my_processor|data_operandB[24]~185_combout ;
wire \my_processor|data_operandB[24]~186_combout ;
wire \my_processor|data_operandB[24]~187_combout ;
wire \my_processor|data_operandB[24]~188_combout ;
wire \my_processor|data_operandB[24]~189_combout ;
wire \my_processor|data_operandB[24]~190_combout ;
wire \my_processor|data_operandB[24]~191_combout ;
wire \my_processor|data_operandB[24]~192_combout ;
wire \my_processor|data_operandB[24]~193_combout ;
wire \my_processor|data_operandB[24]~194_combout ;
wire \my_processor|data_operandB[24]~195_combout ;
wire \my_processor|data_operandB[24]~196_combout ;
wire \my_processor|data_operandB[24]~197_combout ;
wire \my_processor|data_operandB[24]~198_combout ;
wire \my_processor|data_writeReg[23]~148_combout ;
wire \my_regfile|registers[21][23]~q ;
wire \my_regfile|registers[17][23]~q ;
wire \my_processor|data_operandB[23]~199_combout ;
wire \my_regfile|registers[29][23]~q ;
wire \my_processor|data_operandB[23]~200_combout ;
wire \my_regfile|registers[22][23]~q ;
wire \my_regfile|registers[26][23]~q ;
wire \my_regfile|registers[18][23]~q ;
wire \my_processor|data_operandB[23]~201_combout ;
wire \my_regfile|registers[30][23]~q ;
wire \my_processor|data_operandB[23]~202_combout ;
wire \my_regfile|registers[20][23]~q ;
wire \my_regfile|registers[24][23]~q ;
wire \my_regfile|registers[16][23]~q ;
wire \my_processor|data_operandB[23]~203_combout ;
wire \my_regfile|registers[28][23]~q ;
wire \my_processor|data_operandB[23]~204_combout ;
wire \my_processor|data_operandB[23]~205_combout ;
wire \my_regfile|registers[27][23]~q ;
wire \my_regfile|registers[23][23]~q ;
wire \my_regfile|registers[19][23]~q ;
wire \my_processor|data_operandB[23]~206_combout ;
wire \my_regfile|registers[31][23]~q ;
wire \my_processor|data_operandB[23]~207_combout ;
wire \my_processor|data_operandB[23]~208_combout ;
wire \my_regfile|registers[9][23]~q ;
wire \my_regfile|registers[10][23]~q ;
wire \my_regfile|registers[8][23]~q ;
wire \my_processor|data_operandB[23]~209_combout ;
wire \my_regfile|registers[11][23]~q ;
wire \my_processor|data_operandB[23]~210_combout ;
wire \my_regfile|registers[6][23]~q ;
wire \my_regfile|registers[5][23]~q ;
wire \my_regfile|registers[4][23]~q ;
wire \my_processor|data_operandB[23]~211_combout ;
wire \my_regfile|registers[7][23]~q ;
wire \my_processor|data_operandB[23]~212_combout ;
wire \my_regfile|registers[1][23]~q ;
wire \my_regfile|registers[2][23]~q ;
wire \my_regfile|registers[0][23]~q ;
wire \my_processor|data_operandB[23]~213_combout ;
wire \my_regfile|registers[3][23]~q ;
wire \my_processor|data_operandB[23]~214_combout ;
wire \my_processor|data_operandB[23]~215_combout ;
wire \my_regfile|registers[14][23]~q ;
wire \my_regfile|registers[13][23]~q ;
wire \my_regfile|registers[12][23]~q ;
wire \my_processor|data_operandB[23]~216_combout ;
wire \my_regfile|registers[15][23]~q ;
wire \my_processor|data_operandB[23]~217_combout ;
wire \my_processor|data_operandB[23]~218_combout ;
wire \my_processor|data_operandB[23]~219_combout ;
wire \my_processor|data_operandB[23]~220_combout ;
wire \my_processor|alu1|Add0~45 ;
wire \my_processor|alu1|Add0~46_combout ;
wire \my_processor|alu1|Add1~43 ;
wire \my_processor|alu1|Add1~45 ;
wire \my_processor|alu1|Add1~46_combout ;
wire \my_processor|alu1|ShiftLeft0~24_combout ;
wire \my_processor|alu1|ShiftLeft0~25_combout ;
wire \my_processor|alu1|ShiftLeft0~26_combout ;
wire \my_processor|alu1|ShiftLeft0~27_combout ;
wire \my_processor|alu1|ShiftLeft0~28_combout ;
wire \my_processor|alu1|ShiftLeft0~29_combout ;
wire \my_processor|alu1|ShiftLeft0~30_combout ;
wire \my_processor|data_writeReg[21]~92_combout ;
wire \my_processor|alu1|ShiftLeft0~17_combout ;
wire \my_processor|alu1|ShiftLeft0~18_combout ;
wire \my_processor|alu1|ShiftLeft0~19_combout ;
wire \my_regfile|registers[6][4]~q ;
wire \my_regfile|registers[5][4]~q ;
wire \my_regfile|registers[4][4]~q ;
wire \my_regfile|Mux27~10_combout ;
wire \my_regfile|registers[7][4]~q ;
wire \my_regfile|Mux27~11_combout ;
wire \my_regfile|registers[9][4]~q ;
wire \my_regfile|registers[10][4]~q ;
wire \my_regfile|registers[8][4]~q ;
wire \my_regfile|Mux27~12_combout ;
wire \my_regfile|registers[11][4]~q ;
wire \my_regfile|Mux27~13_combout ;
wire \my_regfile|registers[3][4]~q ;
wire \my_regfile|registers[1][4]~q ;
wire \my_regfile|Mux27~14_combout ;
wire \my_regfile|registers[2][4]~q ;
wire \my_regfile|Mux27~15_combout ;
wire \my_regfile|Mux27~16_combout ;
wire \my_regfile|registers[14][4]~q ;
wire \my_regfile|registers[13][4]~q ;
wire \my_regfile|registers[12][4]~q ;
wire \my_regfile|Mux27~17_combout ;
wire \my_regfile|registers[15][4]~q ;
wire \my_regfile|Mux27~18_combout ;
wire \my_regfile|Mux27~19_combout ;
wire \my_processor|data[4]~4_combout ;
wire \my_processor|data_writeReg[4]~34_combout ;
wire \my_processor|Add2~8_combout ;
wire \my_processor|data_writeReg[4]~35_combout ;
wire \my_processor|data_writeReg[4]~36_combout ;
wire \my_regfile|registers[21][4]~q ;
wire \my_regfile|registers[25][4]~q ;
wire \my_regfile|registers[17][4]~q ;
wire \my_regfile|Mux27~0_combout ;
wire \my_regfile|registers[29][4]~q ;
wire \my_regfile|Mux27~1_combout ;
wire \my_regfile|registers[26][4]~q ;
wire \my_regfile|registers[22][4]~q ;
wire \my_regfile|registers[18][4]~q ;
wire \my_regfile|Mux27~2_combout ;
wire \my_regfile|registers[30][4]~q ;
wire \my_regfile|Mux27~3_combout ;
wire \my_regfile|registers[24][4]~q ;
wire \my_regfile|registers[20][4]~q ;
wire \my_regfile|registers[16][4]~q ;
wire \my_regfile|Mux27~4_combout ;
wire \my_regfile|registers[28][4]~q ;
wire \my_regfile|Mux27~5_combout ;
wire \my_regfile|Mux27~6_combout ;
wire \my_regfile|registers[23][4]~q ;
wire \my_regfile|registers[27][4]~q ;
wire \my_regfile|registers[19][4]~q ;
wire \my_regfile|Mux27~7_combout ;
wire \my_regfile|registers[31][4]~q ;
wire \my_regfile|Mux27~8_combout ;
wire \my_regfile|Mux27~9_combout ;
wire \my_regfile|Mux27~20_combout ;
wire \my_regfile|registers[6][6]~q ;
wire \my_regfile|registers[5][6]~q ;
wire \my_regfile|registers[4][6]~q ;
wire \my_regfile|Mux25~10_combout ;
wire \my_regfile|registers[7][6]~q ;
wire \my_regfile|Mux25~11_combout ;
wire \my_regfile|registers[9][6]~q ;
wire \my_regfile|registers[10][6]~q ;
wire \my_regfile|registers[8][6]~q ;
wire \my_regfile|Mux25~12_combout ;
wire \my_regfile|registers[11][6]~q ;
wire \my_regfile|Mux25~13_combout ;
wire \my_regfile|registers[3][6]~q ;
wire \my_regfile|registers[1][6]~q ;
wire \my_regfile|Mux25~14_combout ;
wire \my_regfile|registers[2][6]~q ;
wire \my_regfile|Mux25~15_combout ;
wire \my_regfile|Mux25~16_combout ;
wire \my_regfile|registers[14][6]~q ;
wire \my_regfile|registers[13][6]~q ;
wire \my_regfile|registers[12][6]~q ;
wire \my_regfile|Mux25~17_combout ;
wire \my_regfile|registers[15][6]~q ;
wire \my_regfile|Mux25~18_combout ;
wire \my_regfile|Mux25~19_combout ;
wire \my_processor|data[6]~6_combout ;
wire \my_processor|data_writeReg[6]~40_combout ;
wire \my_processor|data_writeReg[6]~41_combout ;
wire \my_processor|data_writeReg[6]~42_combout ;
wire \my_regfile|registers[21][6]~q ;
wire \my_regfile|registers[25][6]~q ;
wire \my_regfile|registers[17][6]~q ;
wire \my_regfile|Mux25~0_combout ;
wire \my_regfile|registers[29][6]~q ;
wire \my_regfile|Mux25~1_combout ;
wire \my_regfile|registers[26][6]~q ;
wire \my_regfile|registers[22][6]~q ;
wire \my_regfile|registers[18][6]~q ;
wire \my_regfile|Mux25~2_combout ;
wire \my_regfile|registers[30][6]~q ;
wire \my_regfile|Mux25~3_combout ;
wire \my_regfile|registers[24][6]~q ;
wire \my_regfile|registers[20][6]~q ;
wire \my_regfile|registers[16][6]~q ;
wire \my_regfile|Mux25~4_combout ;
wire \my_regfile|registers[28][6]~q ;
wire \my_regfile|Mux25~5_combout ;
wire \my_regfile|Mux25~6_combout ;
wire \my_regfile|registers[23][6]~q ;
wire \my_regfile|registers[27][6]~q ;
wire \my_regfile|registers[19][6]~q ;
wire \my_regfile|Mux25~7_combout ;
wire \my_regfile|registers[31][6]~q ;
wire \my_regfile|Mux25~8_combout ;
wire \my_regfile|Mux25~9_combout ;
wire \my_regfile|Mux25~20_combout ;
wire \my_processor|alu1|ShiftLeft0~20_combout ;
wire \my_regfile|registers[9][5]~q ;
wire \my_regfile|registers[10][5]~q ;
wire \my_regfile|registers[8][5]~q ;
wire \my_regfile|Mux26~10_combout ;
wire \my_regfile|registers[11][5]~q ;
wire \my_regfile|Mux26~11_combout ;
wire \my_regfile|registers[6][5]~q ;
wire \my_regfile|registers[5][5]~q ;
wire \my_regfile|registers[4][5]~q ;
wire \my_regfile|Mux26~12_combout ;
wire \my_regfile|registers[7][5]~q ;
wire \my_regfile|Mux26~13_combout ;
wire \my_regfile|registers[3][5]~q ;
wire \my_regfile|registers[1][5]~q ;
wire \my_regfile|Mux26~14_combout ;
wire \my_regfile|registers[2][5]~q ;
wire \my_regfile|Mux26~15_combout ;
wire \my_regfile|Mux26~16_combout ;
wire \my_regfile|registers[14][5]~q ;
wire \my_regfile|registers[13][5]~q ;
wire \my_regfile|registers[12][5]~q ;
wire \my_regfile|Mux26~17_combout ;
wire \my_regfile|registers[15][5]~q ;
wire \my_regfile|Mux26~18_combout ;
wire \my_regfile|Mux26~19_combout ;
wire \my_processor|data[5]~5_combout ;
wire \my_processor|data_writeReg[5]~37_combout ;
wire \my_processor|Add2~10_combout ;
wire \my_processor|data_writeReg[5]~38_combout ;
wire \my_processor|data_writeReg[5]~39_combout ;
wire \my_regfile|registers[25][5]~q ;
wire \my_regfile|registers[21][5]~q ;
wire \my_regfile|registers[17][5]~q ;
wire \my_regfile|Mux26~0_combout ;
wire \my_regfile|registers[29][5]~q ;
wire \my_regfile|Mux26~1_combout ;
wire \my_regfile|registers[22][5]~q ;
wire \my_regfile|registers[26][5]~q ;
wire \my_regfile|registers[18][5]~q ;
wire \my_regfile|Mux26~2_combout ;
wire \my_regfile|registers[30][5]~q ;
wire \my_regfile|Mux26~3_combout ;
wire \my_regfile|registers[20][5]~q ;
wire \my_regfile|registers[24][5]~q ;
wire \my_regfile|registers[16][5]~q ;
wire \my_regfile|Mux26~4_combout ;
wire \my_regfile|registers[28][5]~q ;
wire \my_regfile|Mux26~5_combout ;
wire \my_regfile|Mux26~6_combout ;
wire \my_regfile|registers[27][5]~q ;
wire \my_regfile|registers[23][5]~q ;
wire \my_regfile|registers[19][5]~q ;
wire \my_regfile|Mux26~7_combout ;
wire \my_regfile|registers[31][5]~q ;
wire \my_regfile|Mux26~8_combout ;
wire \my_regfile|Mux26~9_combout ;
wire \my_regfile|Mux26~20_combout ;
wire \my_processor|alu1|ShiftLeft0~21_combout ;
wire \my_processor|alu1|ShiftLeft0~22_combout ;
wire \my_processor|alu1|ShiftLeft0~47_combout ;
wire \my_processor|data_writeReg[21]~91_combout ;
wire \my_processor|alu1|ShiftLeft0~10_combout ;
wire \my_processor|alu1|ShiftLeft0~11_combout ;
wire \my_processor|alu1|ShiftLeft0~12_combout ;
wire \my_processor|alu1|ShiftLeft0~13_combout ;
wire \my_processor|alu1|ShiftLeft0~14_combout ;
wire \my_processor|alu1|ShiftLeft0~15_combout ;
wire \my_processor|alu1|ShiftLeft0~16_combout ;
wire \my_processor|data_writeReg[23]~149_combout ;
wire \my_regfile|registers[25][28]~q ;
wire \my_regfile|registers[17][28]~q ;
wire \my_processor|data_operandB[28]~89_combout ;
wire \my_regfile|registers[29][28]~q ;
wire \my_processor|data_operandB[28]~90_combout ;
wire \my_regfile|registers[26][28]~q ;
wire \my_regfile|registers[22][28]~q ;
wire \my_regfile|registers[18][28]~q ;
wire \my_processor|data_operandB[28]~91_combout ;
wire \my_regfile|registers[30][28]~q ;
wire \my_processor|data_operandB[28]~92_combout ;
wire \my_regfile|registers[24][28]~q ;
wire \my_regfile|registers[20][28]~q ;
wire \my_regfile|registers[16][28]~q ;
wire \my_processor|data_operandB[28]~93_combout ;
wire \my_regfile|registers[28][28]~q ;
wire \my_processor|data_operandB[28]~94_combout ;
wire \my_processor|data_operandB[28]~95_combout ;
wire \my_regfile|registers[23][28]~q ;
wire \my_regfile|registers[27][28]~q ;
wire \my_regfile|registers[19][28]~q ;
wire \my_processor|data_operandB[28]~96_combout ;
wire \my_regfile|registers[31][28]~q ;
wire \my_processor|data_operandB[28]~97_combout ;
wire \my_processor|data_operandB[28]~98_combout ;
wire \my_regfile|registers[6][28]~q ;
wire \my_regfile|registers[5][28]~q ;
wire \my_regfile|registers[4][28]~q ;
wire \my_processor|data_operandB[28]~99_combout ;
wire \my_regfile|registers[7][28]~q ;
wire \my_processor|data_operandB[28]~100_combout ;
wire \my_regfile|registers[9][28]~q ;
wire \my_regfile|registers[10][28]~q ;
wire \my_regfile|registers[8][28]~q ;
wire \my_processor|data_operandB[28]~101_combout ;
wire \my_regfile|registers[11][28]~q ;
wire \my_processor|data_operandB[28]~102_combout ;
wire \my_regfile|registers[1][28]~q ;
wire \my_regfile|registers[2][28]~q ;
wire \my_regfile|registers[0][28]~q ;
wire \my_processor|data_operandB[28]~103_combout ;
wire \my_regfile|registers[3][28]~q ;
wire \my_processor|data_operandB[28]~104_combout ;
wire \my_processor|data_operandB[28]~105_combout ;
wire \my_regfile|registers[14][28]~q ;
wire \my_regfile|registers[13][28]~q ;
wire \my_regfile|registers[12][28]~q ;
wire \my_processor|data_operandB[28]~106_combout ;
wire \my_regfile|registers[15][28]~q ;
wire \my_processor|data_operandB[28]~107_combout ;
wire \my_processor|data_operandB[28]~108_combout ;
wire \my_processor|data_operandB[28]~109_combout ;
wire \my_processor|data_operandB[28]~110_combout ;
wire \my_regfile|registers[10][27]~q ;
wire \my_regfile|registers[9][27]~q ;
wire \my_regfile|registers[8][27]~q ;
wire \my_regfile|Mux4~10_combout ;
wire \my_regfile|registers[11][27]~q ;
wire \my_regfile|Mux4~11_combout ;
wire \my_regfile|registers[5][27]~q ;
wire \my_regfile|registers[6][27]~q ;
wire \my_regfile|registers[4][27]~q ;
wire \my_regfile|Mux4~12_combout ;
wire \my_regfile|registers[7][27]~q ;
wire \my_regfile|Mux4~13_combout ;
wire \my_regfile|registers[2][27]~q ;
wire \my_regfile|registers[1][27]~q ;
wire \my_regfile|registers[0][27]~q ;
wire \my_regfile|Mux4~14_combout ;
wire \my_regfile|registers[3][27]~q ;
wire \my_regfile|Mux4~15_combout ;
wire \my_regfile|Mux4~16_combout ;
wire \my_regfile|registers[13][27]~q ;
wire \my_regfile|registers[14][27]~q ;
wire \my_regfile|registers[12][27]~q ;
wire \my_regfile|Mux4~17_combout ;
wire \my_regfile|registers[15][27]~q ;
wire \my_regfile|Mux4~18_combout ;
wire \my_regfile|Mux4~19_combout ;
wire \my_processor|data[27]~27_combout ;
wire \my_regfile|registers[26][27]~q ;
wire \my_regfile|registers[18][27]~q ;
wire \my_processor|data_operandB[27]~111_combout ;
wire \my_regfile|registers[30][27]~q ;
wire \my_processor|data_operandB[27]~112_combout ;
wire \my_regfile|registers[25][27]~q ;
wire \my_regfile|registers[21][27]~q ;
wire \my_regfile|registers[17][27]~q ;
wire \my_processor|data_operandB[27]~113_combout ;
wire \my_regfile|registers[29][27]~q ;
wire \my_processor|data_operandB[27]~114_combout ;
wire \my_regfile|registers[20][27]~q ;
wire \my_regfile|registers[24][27]~q ;
wire \my_regfile|registers[16][27]~q ;
wire \my_processor|data_operandB[27]~115_combout ;
wire \my_regfile|registers[28][27]~q ;
wire \my_processor|data_operandB[27]~116_combout ;
wire \my_processor|data_operandB[27]~117_combout ;
wire \my_regfile|registers[27][27]~q ;
wire \my_regfile|registers[23][27]~q ;
wire \my_regfile|registers[19][27]~q ;
wire \my_processor|data_operandB[27]~118_combout ;
wire \my_regfile|registers[31][27]~q ;
wire \my_processor|data_operandB[27]~119_combout ;
wire \my_processor|data_operandB[27]~120_combout ;
wire \my_processor|data_operandB[27]~121_combout ;
wire \my_processor|data_operandB[27]~122_combout ;
wire \my_processor|data_operandB[27]~123_combout ;
wire \my_processor|data_operandB[27]~124_combout ;
wire \my_processor|data_operandB[27]~125_combout ;
wire \my_processor|data_operandB[27]~126_combout ;
wire \my_processor|data_operandB[27]~127_combout ;
wire \my_processor|data_operandB[27]~128_combout ;
wire \my_processor|data_operandB[27]~129_combout ;
wire \my_processor|data_operandB[27]~130_combout ;
wire \my_processor|data_operandB[27]~131_combout ;
wire \my_processor|data_operandB[27]~132_combout ;
wire \my_regfile|registers[5][26]~q ;
wire \my_regfile|registers[6][26]~q ;
wire \my_regfile|registers[4][26]~q ;
wire \my_regfile|Mux5~10_combout ;
wire \my_regfile|registers[7][26]~q ;
wire \my_regfile|Mux5~11_combout ;
wire \my_regfile|registers[10][26]~q ;
wire \my_regfile|registers[9][26]~q ;
wire \my_regfile|registers[8][26]~q ;
wire \my_regfile|Mux5~12_combout ;
wire \my_regfile|registers[11][26]~q ;
wire \my_regfile|Mux5~13_combout ;
wire \my_regfile|registers[3][26]~q ;
wire \my_regfile|registers[1][26]~q ;
wire \my_regfile|Mux5~14_combout ;
wire \my_regfile|registers[2][26]~q ;
wire \my_regfile|Mux5~15_combout ;
wire \my_regfile|Mux5~16_combout ;
wire \my_regfile|registers[13][26]~q ;
wire \my_regfile|registers[14][26]~q ;
wire \my_regfile|registers[12][26]~q ;
wire \my_regfile|Mux5~17_combout ;
wire \my_regfile|registers[15][26]~q ;
wire \my_regfile|Mux5~18_combout ;
wire \my_regfile|Mux5~19_combout ;
wire \my_processor|data[26]~26_combout ;
wire \my_regfile|registers[22][26]~q ;
wire \my_regfile|registers[18][26]~q ;
wire \my_processor|data_operandB[26]~133_combout ;
wire \my_regfile|registers[30][26]~q ;
wire \my_processor|data_operandB[26]~134_combout ;
wire \my_regfile|registers[21][26]~q ;
wire \my_regfile|registers[25][26]~q ;
wire \my_regfile|registers[17][26]~q ;
wire \my_processor|data_operandB[26]~135_combout ;
wire \my_regfile|registers[29][26]~q ;
wire \my_processor|data_operandB[26]~136_combout ;
wire \my_regfile|registers[24][26]~q ;
wire \my_regfile|registers[20][26]~q ;
wire \my_regfile|registers[16][26]~q ;
wire \my_processor|data_operandB[26]~137_combout ;
wire \my_regfile|registers[28][26]~q ;
wire \my_processor|data_operandB[26]~138_combout ;
wire \my_processor|data_operandB[26]~139_combout ;
wire \my_regfile|registers[23][26]~q ;
wire \my_regfile|registers[27][26]~q ;
wire \my_regfile|registers[19][26]~q ;
wire \my_processor|data_operandB[26]~140_combout ;
wire \my_regfile|registers[31][26]~q ;
wire \my_processor|data_operandB[26]~141_combout ;
wire \my_processor|data_operandB[26]~142_combout ;
wire \my_processor|data_operandB[26]~143_combout ;
wire \my_processor|data_operandB[26]~144_combout ;
wire \my_processor|data_operandB[26]~145_combout ;
wire \my_processor|data_operandB[26]~146_combout ;
wire \my_processor|data_operandB[26]~147_combout ;
wire \my_processor|data_operandB[26]~148_combout ;
wire \my_processor|data_operandB[26]~149_combout ;
wire \my_processor|data_operandB[26]~150_combout ;
wire \my_processor|data_operandB[26]~151_combout ;
wire \my_processor|data_operandB[26]~152_combout ;
wire \my_processor|data_operandB[26]~153_combout ;
wire \my_processor|data_operandB[26]~154_combout ;
wire \my_processor|alu1|Add0~51 ;
wire \my_processor|alu1|Add0~52_combout ;
wire \my_processor|alu1|ShiftLeft0~65_combout ;
wire \my_processor|alu1|ShiftLeft0~70_combout ;
wire \my_processor|alu1|ShiftLeft0~76_combout ;
wire \my_processor|alu1|ShiftLeft0~79_combout ;
wire \my_processor|alu1|ShiftLeft0~80_combout ;
wire \my_processor|alu1|ShiftLeft0~85_combout ;
wire \my_processor|alu1|ShiftLeft0~88_combout ;
wire \my_processor|alu1|ShiftLeft0~94_combout ;
wire \my_processor|alu1|ShiftLeft0~95_combout ;
wire \my_processor|alu1|ShiftLeft0~96_combout ;
wire \my_processor|data_writeReg[26]~172_combout ;
wire \my_processor|alu1|ShiftLeft0~41_combout ;
wire \my_processor|alu1|ShiftLeft0~45_combout ;
wire \my_processor|alu1|ShiftLeft0~52_combout ;
wire \my_processor|alu1|ShiftLeft0~56_combout ;
wire \my_processor|alu1|ShiftLeft0~57_combout ;
wire \my_processor|alu1|ShiftLeft0~32_combout ;
wire \my_processor|alu1|ShiftLeft0~33_combout ;
wire \my_processor|alu1|ShiftLeft0~58_combout ;
wire \my_processor|data_writeReg[26]~173_combout ;
wire \my_processor|alu1|Selector29~8_combout ;
wire \my_processor|alu1|ShiftRight0~93_combout ;
wire \my_processor|alu1|Selector29~6_combout ;
wire \my_processor|alu1|Add1~47 ;
wire \my_processor|alu1|Add1~49 ;
wire \my_processor|alu1|Add1~51 ;
wire \my_processor|alu1|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~174_combout ;
wire \my_processor|data_writeReg[26]~175_combout ;
wire \my_processor|alu1|Selector29~11_combout ;
wire \my_processor|data_writeReg[26]~176_combout ;
wire \my_processor|data_writeReg[26]~177_combout ;
wire \my_processor|data_writeReg[26]~178_combout ;
wire \my_processor|data_writeReg[26]~179_combout ;
wire \my_regfile|registers[26][26]~q ;
wire \my_regfile|Mux5~0_combout ;
wire \my_regfile|Mux5~1_combout ;
wire \my_regfile|Mux5~2_combout ;
wire \my_regfile|Mux5~3_combout ;
wire \my_regfile|Mux5~4_combout ;
wire \my_regfile|Mux5~5_combout ;
wire \my_regfile|Mux5~6_combout ;
wire \my_regfile|Mux5~7_combout ;
wire \my_regfile|Mux5~8_combout ;
wire \my_regfile|Mux5~9_combout ;
wire \my_regfile|Mux5~20_combout ;
wire \my_processor|alu1|Add0~53 ;
wire \my_processor|alu1|Add0~54_combout ;
wire \my_processor|data_writeReg~214_combout ;
wire \my_processor|alu1|Add1~53 ;
wire \my_processor|alu1|Add1~54_combout ;
wire \my_processor|alu1|Selector4~0_combout ;
wire \my_processor|alu1|Selector4~1_combout ;
wire \my_processor|alu1|Selector29~3_combout ;
wire \my_processor|data_writeReg[27]~182_combout ;
wire \my_processor|alu1|ShiftLeft0~59_combout ;
wire \my_processor|alu1|ShiftLeft0~60_combout ;
wire \my_processor|data_writeReg[27]~183_combout ;
wire \my_processor|data_writeReg[27]~184_combout ;
wire \my_processor|data_writeReg[27]~185_combout ;
wire \my_processor|data_writeReg[27]~213_combout ;
wire \my_processor|data_writeReg[27]~186_combout ;
wire \my_processor|data_writeReg[27]~187_combout ;
wire \my_processor|data_writeReg[27]~188_combout ;
wire \my_regfile|registers[22][27]~q ;
wire \my_regfile|Mux4~0_combout ;
wire \my_regfile|Mux4~1_combout ;
wire \my_regfile|Mux4~2_combout ;
wire \my_regfile|Mux4~3_combout ;
wire \my_regfile|Mux4~4_combout ;
wire \my_regfile|Mux4~5_combout ;
wire \my_regfile|Mux4~6_combout ;
wire \my_regfile|Mux4~7_combout ;
wire \my_regfile|Mux4~8_combout ;
wire \my_regfile|Mux4~9_combout ;
wire \my_regfile|Mux4~20_combout ;
wire \my_processor|alu1|Add0~55 ;
wire \my_processor|alu1|Add0~56_combout ;
wire \my_processor|alu1|ShiftRight0~14_combout ;
wire \my_processor|alu1|ShiftRight0~15_combout ;
wire \my_processor|alu1|ShiftRight0~95_combout ;
wire \my_processor|alu1|ShiftLeft0~48_combout ;
wire \my_processor|alu1|ShiftLeft0~49_combout ;
wire \my_processor|alu1|ShiftLeft0~61_combout ;
wire \my_processor|alu1|ShiftLeft0~62_combout ;
wire \my_processor|alu1|ShiftLeft0~63_combout ;
wire \my_processor|alu1|ShiftLeft0~64_combout ;
wire \my_processor|alu1|Selector29~2_combout ;
wire \my_processor|alu1|ShiftLeft0~90_combout ;
wire \my_processor|alu1|ShiftLeft0~91_combout ;
wire \my_processor|alu1|ShiftLeft0~97_combout ;
wire \my_processor|data_writeReg[28]~189_combout ;
wire \my_processor|alu1|ShiftLeft0~73_combout ;
wire \my_processor|alu1|ShiftLeft0~74_combout ;
wire \my_processor|alu1|ShiftLeft0~82_combout ;
wire \my_processor|alu1|ShiftLeft0~83_combout ;
wire \my_processor|alu1|ShiftLeft0~84_combout ;
wire \my_processor|data_writeReg[28]~190_combout ;
wire \my_processor|data_writeReg[28]~191_combout ;
wire \my_processor|data_writeReg[28]~192_combout ;
wire \my_processor|alu1|Selector30~6_combout ;
wire \my_processor|alu1|Add1~55 ;
wire \my_processor|alu1|Add1~56_combout ;
wire \my_processor|data_writeReg[28]~193_combout ;
wire \my_processor|data_writeReg[28]~194_combout ;
wire \my_processor|data_writeReg[28]~195_combout ;
wire \my_regfile|Mux3~10_combout ;
wire \my_regfile|Mux3~11_combout ;
wire \my_regfile|Mux3~12_combout ;
wire \my_regfile|Mux3~13_combout ;
wire \my_regfile|Mux3~14_combout ;
wire \my_regfile|Mux3~15_combout ;
wire \my_regfile|Mux3~16_combout ;
wire \my_regfile|Mux3~17_combout ;
wire \my_regfile|Mux3~18_combout ;
wire \my_regfile|Mux3~19_combout ;
wire \my_processor|data[28]~28_combout ;
wire \my_processor|data_writeReg[28]~196_combout ;
wire \my_regfile|registers[21][28]~q ;
wire \my_regfile|Mux3~0_combout ;
wire \my_regfile|Mux3~1_combout ;
wire \my_regfile|Mux3~2_combout ;
wire \my_regfile|Mux3~3_combout ;
wire \my_regfile|Mux3~4_combout ;
wire \my_regfile|Mux3~5_combout ;
wire \my_regfile|Mux3~6_combout ;
wire \my_regfile|Mux3~7_combout ;
wire \my_regfile|Mux3~8_combout ;
wire \my_regfile|Mux3~9_combout ;
wire \my_regfile|Mux3~20_combout ;
wire \my_processor|alu1|ShiftRight0~65_combout ;
wire \my_processor|alu1|ShiftRight0~34_combout ;
wire \my_processor|alu1|ShiftRight0~66_combout ;
wire \my_processor|alu1|ShiftRight0~12_combout ;
wire \my_processor|alu1|ShiftRight0~68_combout ;
wire \my_processor|alu1|ShiftRight0~89_combout ;
wire \my_processor|alu1|ShiftRight0~90_combout ;
wire \my_processor|data_writeReg[23]~150_combout ;
wire \my_processor|data_writeReg[23]~151_combout ;
wire \my_processor|data_writeReg[23]~152_combout ;
wire \my_processor|data_writeReg[23]~153_combout ;
wire \my_regfile|Mux8~10_combout ;
wire \my_regfile|Mux8~11_combout ;
wire \my_regfile|Mux8~12_combout ;
wire \my_regfile|Mux8~13_combout ;
wire \my_regfile|Mux8~14_combout ;
wire \my_regfile|Mux8~15_combout ;
wire \my_regfile|Mux8~16_combout ;
wire \my_regfile|Mux8~17_combout ;
wire \my_regfile|Mux8~18_combout ;
wire \my_regfile|Mux8~19_combout ;
wire \my_processor|data[23]~23_combout ;
wire \my_processor|data_writeReg[23]~154_combout ;
wire \my_processor|data_writeReg[23]~155_combout ;
wire \my_regfile|registers[25][23]~q ;
wire \my_regfile|Mux8~0_combout ;
wire \my_regfile|Mux8~1_combout ;
wire \my_regfile|Mux8~2_combout ;
wire \my_regfile|Mux8~3_combout ;
wire \my_regfile|Mux8~4_combout ;
wire \my_regfile|Mux8~5_combout ;
wire \my_regfile|Mux8~6_combout ;
wire \my_regfile|Mux8~7_combout ;
wire \my_regfile|Mux8~8_combout ;
wire \my_regfile|Mux8~9_combout ;
wire \my_regfile|Mux8~20_combout ;
wire \my_processor|alu1|Add0~47 ;
wire \my_processor|alu1|Add0~49 ;
wire \my_processor|alu1|Add0~50_combout ;
wire \my_processor|alu1|ShiftLeft0~86_combout ;
wire \my_processor|alu1|ShiftLeft0~66_combout ;
wire \my_processor|alu1|ShiftLeft0~77_combout ;
wire \my_processor|alu1|ShiftLeft0~78_combout ;
wire \my_processor|alu1|ShiftLeft0~92_combout ;
wire \my_processor|alu1|ShiftLeft0~93_combout ;
wire \my_processor|data_writeReg[25]~164_combout ;
wire \my_processor|alu1|ShiftLeft0~42_combout ;
wire \my_processor|alu1|ShiftLeft0~53_combout ;
wire \my_processor|alu1|ShiftLeft0~54_combout ;
wire \my_processor|alu1|Selector30~1_combout ;
wire \my_processor|alu1|ShiftLeft0~55_combout ;
wire \my_processor|data_writeReg[25]~165_combout ;
wire \my_processor|alu1|ShiftRight0~35_combout ;
wire \my_processor|alu1|ShiftRight0~36_combout ;
wire \my_processor|alu1|ShiftRight0~37_combout ;
wire \my_processor|alu1|ShiftRight0~38_combout ;
wire \my_processor|alu1|ShiftRight0~92_combout ;
wire \my_processor|alu1|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~166_combout ;
wire \my_processor|data_writeReg[25]~167_combout ;
wire \my_processor|data_writeReg[25]~168_combout ;
wire \my_processor|data_writeReg[25]~169_combout ;
wire \my_processor|data_writeReg[25]~170_combout ;
wire \my_processor|data_writeReg[25]~171_combout ;
wire \my_regfile|registers[22][25]~q ;
wire \my_regfile|Mux6~0_combout ;
wire \my_regfile|Mux6~1_combout ;
wire \my_regfile|Mux6~2_combout ;
wire \my_regfile|Mux6~3_combout ;
wire \my_regfile|Mux6~4_combout ;
wire \my_regfile|Mux6~5_combout ;
wire \my_regfile|Mux6~6_combout ;
wire \my_regfile|Mux6~7_combout ;
wire \my_regfile|Mux6~8_combout ;
wire \my_regfile|Mux6~9_combout ;
wire \my_regfile|Mux6~20_combout ;
wire \my_processor|alu1|ShiftRight0~50_combout ;
wire \my_processor|alu1|ShiftRight0~51_combout ;
wire \my_processor|alu1|ShiftRight0~55_combout ;
wire \my_processor|alu1|Selector30~2_combout ;
wire \my_processor|alu1|Selector30~3_combout ;
wire \my_processor|alu1|Selector30~4_combout ;
wire \my_processor|alu1|Selector21~0_combout ;
wire \my_processor|alu1|Selector21~1_combout ;
wire \my_processor|alu1|Selector21~2_combout ;
wire \my_processor|alu1|Selector21~3_combout ;
wire \my_processor|alu1|Selector21~4_combout ;
wire \my_processor|address_dmem[10]~34_combout ;
wire \my_processor|data_writeReg[7]~43_combout ;
wire \my_processor|Add2~14_combout ;
wire \my_processor|data_writeReg[7]~44_combout ;
wire \my_processor|data_writeReg[7]~45_combout ;
wire \my_regfile|registers[25][7]~q ;
wire \my_regfile|registers[21][7]~q ;
wire \my_regfile|registers[17][7]~q ;
wire \my_regfile|Mux24~0_combout ;
wire \my_regfile|registers[29][7]~q ;
wire \my_regfile|Mux24~1_combout ;
wire \my_regfile|registers[22][7]~q ;
wire \my_regfile|registers[26][7]~q ;
wire \my_regfile|registers[18][7]~q ;
wire \my_regfile|Mux24~2_combout ;
wire \my_regfile|registers[30][7]~q ;
wire \my_regfile|Mux24~3_combout ;
wire \my_regfile|registers[20][7]~q ;
wire \my_regfile|registers[24][7]~q ;
wire \my_regfile|registers[16][7]~q ;
wire \my_regfile|Mux24~4_combout ;
wire \my_regfile|registers[28][7]~q ;
wire \my_regfile|Mux24~5_combout ;
wire \my_regfile|Mux24~6_combout ;
wire \my_regfile|registers[27][7]~q ;
wire \my_regfile|registers[23][7]~q ;
wire \my_regfile|registers[19][7]~q ;
wire \my_regfile|Mux24~7_combout ;
wire \my_regfile|registers[31][7]~q ;
wire \my_regfile|Mux24~8_combout ;
wire \my_regfile|Mux24~9_combout ;
wire \my_regfile|Mux24~20_combout ;
wire \my_processor|data_operandB[7]~551_combout ;
wire \my_processor|data_operandB[7]~552_combout ;
wire \my_processor|data_operandB[7]~553_combout ;
wire \my_processor|data_operandB[7]~554_combout ;
wire \my_processor|data_operandB[7]~555_combout ;
wire \my_processor|data_operandB[7]~556_combout ;
wire \my_processor|data_operandB[7]~557_combout ;
wire \my_processor|data_operandB[7]~558_combout ;
wire \my_processor|data_operandB[7]~559_combout ;
wire \my_processor|data_operandB[7]~560_combout ;
wire \my_processor|data_operandB[7]~561_combout ;
wire \my_processor|data_operandB[7]~562_combout ;
wire \my_processor|data_operandB[7]~563_combout ;
wire \my_processor|data_operandB[7]~564_combout ;
wire \my_processor|data_operandB[7]~565_combout ;
wire \my_processor|data_operandB[7]~566_combout ;
wire \my_processor|data_operandB[7]~567_combout ;
wire \my_processor|data_operandB[7]~568_combout ;
wire \my_processor|data_operandB[7]~569_combout ;
wire \my_processor|data_operandB[7]~570_combout ;
wire \my_processor|data_operandB[7]~571_combout ;
wire \my_processor|data_operandB[7]~572_combout ;
wire \my_processor|data_operandB[6]~573_combout ;
wire \my_processor|data_operandB[6]~574_combout ;
wire \my_processor|data_operandB[6]~575_combout ;
wire \my_processor|data_operandB[6]~576_combout ;
wire \my_processor|data_operandB[6]~577_combout ;
wire \my_processor|data_operandB[6]~578_combout ;
wire \my_processor|data_operandB[6]~579_combout ;
wire \my_processor|data_operandB[6]~580_combout ;
wire \my_processor|data_operandB[6]~581_combout ;
wire \my_processor|data_operandB[6]~582_combout ;
wire \my_processor|data_operandB[6]~583_combout ;
wire \my_processor|data_operandB[6]~584_combout ;
wire \my_processor|data_operandB[6]~585_combout ;
wire \my_processor|data_operandB[6]~586_combout ;
wire \my_processor|data_operandB[6]~587_combout ;
wire \my_processor|data_operandB[6]~588_combout ;
wire \my_processor|data_operandB[6]~589_combout ;
wire \my_processor|data_operandB[6]~590_combout ;
wire \my_processor|data_operandB[6]~591_combout ;
wire \my_processor|data_operandB[6]~592_combout ;
wire \my_processor|data_operandB[6]~593_combout ;
wire \my_processor|data_operandB[6]~594_combout ;
wire \my_processor|data_operandB[5]~595_combout ;
wire \my_processor|data_operandB[5]~596_combout ;
wire \my_processor|data_operandB[5]~597_combout ;
wire \my_processor|data_operandB[5]~598_combout ;
wire \my_processor|data_operandB[5]~599_combout ;
wire \my_processor|data_operandB[5]~600_combout ;
wire \my_processor|data_operandB[5]~601_combout ;
wire \my_processor|data_operandB[5]~602_combout ;
wire \my_processor|data_operandB[5]~603_combout ;
wire \my_processor|data_operandB[5]~604_combout ;
wire \my_processor|data_operandB[5]~605_combout ;
wire \my_processor|data_operandB[5]~606_combout ;
wire \my_processor|data_operandB[5]~607_combout ;
wire \my_processor|data_operandB[5]~608_combout ;
wire \my_processor|data_operandB[5]~609_combout ;
wire \my_processor|data_operandB[5]~610_combout ;
wire \my_processor|data_operandB[5]~611_combout ;
wire \my_processor|data_operandB[5]~612_combout ;
wire \my_processor|data_operandB[5]~613_combout ;
wire \my_processor|data_operandB[5]~614_combout ;
wire \my_processor|data_operandB[5]~615_combout ;
wire \my_processor|data_operandB[5]~616_combout ;
wire \my_processor|data_operandB[4]~617_combout ;
wire \my_processor|data_operandB[4]~618_combout ;
wire \my_processor|data_operandB[4]~619_combout ;
wire \my_processor|data_operandB[4]~620_combout ;
wire \my_processor|data_operandB[4]~621_combout ;
wire \my_processor|data_operandB[4]~622_combout ;
wire \my_processor|data_operandB[4]~623_combout ;
wire \my_processor|data_operandB[4]~624_combout ;
wire \my_processor|data_operandB[4]~625_combout ;
wire \my_processor|data_operandB[4]~626_combout ;
wire \my_processor|data_operandB[4]~627_combout ;
wire \my_processor|data_operandB[4]~628_combout ;
wire \my_processor|data_operandB[4]~629_combout ;
wire \my_processor|data_operandB[4]~630_combout ;
wire \my_processor|data_operandB[4]~631_combout ;
wire \my_processor|data_operandB[4]~632_combout ;
wire \my_processor|data_operandB[4]~633_combout ;
wire \my_processor|data_operandB[4]~634_combout ;
wire \my_processor|data_operandB[4]~635_combout ;
wire \my_processor|data_operandB[4]~636_combout ;
wire \my_processor|data_operandB[4]~637_combout ;
wire \my_processor|data_operandB[4]~638_combout ;
wire \my_regfile|registers[21][3]~q ;
wire \my_regfile|registers[17][3]~q ;
wire \my_processor|data_operandB[3]~639_combout ;
wire \my_regfile|registers[29][3]~q ;
wire \my_processor|data_operandB[3]~640_combout ;
wire \my_regfile|registers[22][3]~q ;
wire \my_regfile|registers[26][3]~q ;
wire \my_regfile|registers[18][3]~q ;
wire \my_processor|data_operandB[3]~641_combout ;
wire \my_regfile|registers[30][3]~q ;
wire \my_processor|data_operandB[3]~642_combout ;
wire \my_regfile|registers[20][3]~q ;
wire \my_regfile|registers[24][3]~q ;
wire \my_regfile|registers[16][3]~q ;
wire \my_processor|data_operandB[3]~643_combout ;
wire \my_regfile|registers[28][3]~q ;
wire \my_processor|data_operandB[3]~644_combout ;
wire \my_processor|data_operandB[3]~645_combout ;
wire \my_regfile|registers[27][3]~q ;
wire \my_regfile|registers[23][3]~q ;
wire \my_regfile|registers[19][3]~q ;
wire \my_processor|data_operandB[3]~646_combout ;
wire \my_regfile|registers[31][3]~q ;
wire \my_processor|data_operandB[3]~647_combout ;
wire \my_processor|data_operandB[3]~648_combout ;
wire \my_processor|data_operandB[3]~649_combout ;
wire \my_processor|data_operandB[3]~650_combout ;
wire \my_processor|data_operandB[3]~651_combout ;
wire \my_processor|data_operandB[3]~652_combout ;
wire \my_processor|data_operandB[3]~653_combout ;
wire \my_processor|data_operandB[3]~654_combout ;
wire \my_processor|data_operandB[3]~655_combout ;
wire \my_processor|data_operandB[3]~656_combout ;
wire \my_processor|data_operandB[3]~657_combout ;
wire \my_processor|data_operandB[3]~658_combout ;
wire \my_processor|data_operandB[3]~659_combout ;
wire \my_processor|data_operandB[3]~660_combout ;
wire \my_regfile|registers[25][2]~q ;
wire \my_regfile|registers[17][2]~q ;
wire \my_processor|data_operandB[2]~661_combout ;
wire \my_regfile|registers[29][2]~q ;
wire \my_processor|data_operandB[2]~662_combout ;
wire \my_regfile|registers[26][2]~q ;
wire \my_regfile|registers[22][2]~q ;
wire \my_regfile|registers[18][2]~q ;
wire \my_processor|data_operandB[2]~663_combout ;
wire \my_regfile|registers[30][2]~q ;
wire \my_processor|data_operandB[2]~664_combout ;
wire \my_regfile|registers[24][2]~q ;
wire \my_regfile|registers[20][2]~q ;
wire \my_regfile|registers[16][2]~q ;
wire \my_processor|data_operandB[2]~665_combout ;
wire \my_regfile|registers[28][2]~q ;
wire \my_processor|data_operandB[2]~666_combout ;
wire \my_processor|data_operandB[2]~667_combout ;
wire \my_regfile|registers[23][2]~q ;
wire \my_regfile|registers[27][2]~q ;
wire \my_regfile|registers[19][2]~q ;
wire \my_processor|data_operandB[2]~668_combout ;
wire \my_regfile|registers[31][2]~q ;
wire \my_processor|data_operandB[2]~669_combout ;
wire \my_processor|data_operandB[2]~670_combout ;
wire \my_processor|data_operandB[2]~671_combout ;
wire \my_processor|data_operandB[2]~672_combout ;
wire \my_processor|data_operandB[2]~673_combout ;
wire \my_processor|data_operandB[2]~674_combout ;
wire \my_processor|data_operandB[2]~675_combout ;
wire \my_processor|data_operandB[2]~676_combout ;
wire \my_processor|data_operandB[2]~677_combout ;
wire \my_processor|data_operandB[2]~678_combout ;
wire \my_processor|data_operandB[2]~679_combout ;
wire \my_processor|data_operandB[2]~680_combout ;
wire \my_processor|data_operandB[2]~681_combout ;
wire \my_processor|data_operandB[2]~682_combout ;
wire \my_regfile|registers[26][1]~q ;
wire \my_regfile|registers[18][1]~q ;
wire \my_processor|data_operandB[1]~683_combout ;
wire \my_regfile|registers[30][1]~q ;
wire \my_processor|data_operandB[1]~684_combout ;
wire \my_regfile|registers[25][1]~q ;
wire \my_regfile|registers[21][1]~q ;
wire \my_regfile|registers[17][1]~q ;
wire \my_processor|data_operandB[1]~685_combout ;
wire \my_regfile|registers[29][1]~q ;
wire \my_processor|data_operandB[1]~686_combout ;
wire \my_regfile|registers[20][1]~q ;
wire \my_regfile|registers[16][1]~q ;
wire \my_regfile|registers[28][1]~q ;
wire \my_regfile|registers[24][1]~q ;
wire \my_processor|data_operandB[1]~687_combout ;
wire \my_processor|data_operandB[1]~688_combout ;
wire \my_processor|data_operandB[1]~689_combout ;
wire \my_regfile|registers[27][1]~q ;
wire \my_regfile|registers[23][1]~q ;
wire \my_regfile|registers[19][1]~q ;
wire \my_processor|data_operandB[1]~690_combout ;
wire \my_regfile|registers[31][1]~q ;
wire \my_processor|data_operandB[1]~691_combout ;
wire \my_processor|data_operandB[1]~692_combout ;
wire \my_processor|data_operandB[1]~693_combout ;
wire \my_processor|data_operandB[1]~694_combout ;
wire \my_processor|data_operandB[1]~695_combout ;
wire \my_processor|data_operandB[1]~696_combout ;
wire \my_processor|data_operandB[1]~697_combout ;
wire \my_processor|data_operandB[1]~698_combout ;
wire \my_processor|data_operandB[1]~699_combout ;
wire \my_processor|data_operandB[1]~700_combout ;
wire \my_processor|data_operandB[1]~701_combout ;
wire \my_processor|data_operandB[1]~702_combout ;
wire \my_processor|data_operandB[1]~703_combout ;
wire \my_processor|data_operandB[1]~704_combout ;
wire \my_processor|data_operandB[1]~705_combout ;
wire \my_processor|data_operandB[1]~706_combout ;
wire \my_regfile|registers[22][0]~q ;
wire \my_regfile|registers[18][0]~q ;
wire \my_processor|data_operandB[0]~0_combout ;
wire \my_regfile|registers[30][0]~q ;
wire \my_processor|data_operandB[0]~1_combout ;
wire \my_regfile|registers[21][0]~q ;
wire \my_regfile|registers[17][0]~q ;
wire \my_regfile|registers[29][0]~q ;
wire \my_regfile|registers[25][0]~q ;
wire \my_processor|data_operandB[0]~2_combout ;
wire \my_processor|data_operandB[0]~3_combout ;
wire \my_regfile|registers[20][0]~q ;
wire \my_regfile|registers[16][0]~q ;
wire \my_regfile|registers[24][0]~q ;
wire \my_regfile|registers[28][0]~q ;
wire \my_processor|data_operandB[0]~4_combout ;
wire \my_processor|data_operandB[0]~5_combout ;
wire \my_processor|data_operandB[0]~6_combout ;
wire \my_regfile|registers[23][0]~q ;
wire \my_regfile|registers[27][0]~q ;
wire \my_regfile|registers[19][0]~q ;
wire \my_processor|data_operandB[0]~7_combout ;
wire \my_regfile|registers[31][0]~q ;
wire \my_processor|data_operandB[0]~8_combout ;
wire \my_processor|data_operandB[0]~9_combout ;
wire \my_processor|data_operandB[0]~10_combout ;
wire \my_processor|data_operandB[0]~11_combout ;
wire \my_processor|data_operandB[0]~12_combout ;
wire \my_processor|data_operandB[0]~13_combout ;
wire \my_processor|data_operandB[0]~14_combout ;
wire \my_processor|data_operandB[0]~15_combout ;
wire \my_processor|data_operandB[0]~16_combout ;
wire \my_processor|data_operandB[0]~17_combout ;
wire \my_processor|data_operandB[0]~18_combout ;
wire \my_processor|data_operandB[0]~19_combout ;
wire \my_processor|data_operandB[0]~21_combout ;
wire \my_processor|data_operandB[0]~22_combout ;
wire \my_processor|alu1|Add0~1 ;
wire \my_processor|alu1|Add0~3 ;
wire \my_processor|alu1|Add0~5 ;
wire \my_processor|alu1|Add0~7 ;
wire \my_processor|alu1|Add0~9 ;
wire \my_processor|alu1|Add0~11 ;
wire \my_processor|alu1|Add0~13 ;
wire \my_processor|alu1|Add0~15 ;
wire \my_processor|alu1|Add0~17 ;
wire \my_processor|alu1|Add0~18_combout ;
wire \my_processor|alu1|ShiftRight0~4_combout ;
wire \my_processor|alu1|ShiftRight0~30_combout ;
wire \my_processor|alu1|ShiftRight0~33_combout ;
wire \my_processor|alu1|ShiftRight0~39_combout ;
wire \my_processor|alu1|ShiftRight0~40_combout ;
wire \my_processor|alu1|ShiftRight0~41_combout ;
wire \my_processor|alu1|ShiftRight0~42_combout ;
wire \my_processor|alu1|ShiftRight0~43_combout ;
wire \my_processor|alu1|Selector22~0_combout ;
wire \my_processor|alu1|Selector22~1_combout ;
wire \my_processor|alu1|Add1~1 ;
wire \my_processor|alu1|Add1~3 ;
wire \my_processor|alu1|Add1~5 ;
wire \my_processor|alu1|Add1~7 ;
wire \my_processor|alu1|Add1~9 ;
wire \my_processor|alu1|Add1~11 ;
wire \my_processor|alu1|Add1~13 ;
wire \my_processor|alu1|Add1~15 ;
wire \my_processor|alu1|Add1~17 ;
wire \my_processor|alu1|Add1~18_combout ;
wire \my_processor|alu1|Selector22~2_combout ;
wire \my_processor|alu1|Selector22~3_combout ;
wire \my_processor|alu1|Selector22~4_combout ;
wire \my_processor|address_dmem[9]~33_combout ;
wire \my_processor|data_writeReg[8]~46_combout ;
wire \my_processor|data_writeReg[8]~47_combout ;
wire \my_processor|data_writeReg[8]~48_combout ;
wire \my_regfile|registers[21][8]~q ;
wire \my_regfile|Mux23~0_combout ;
wire \my_regfile|Mux23~1_combout ;
wire \my_regfile|Mux23~2_combout ;
wire \my_regfile|Mux23~3_combout ;
wire \my_regfile|Mux23~4_combout ;
wire \my_regfile|Mux23~5_combout ;
wire \my_regfile|Mux23~6_combout ;
wire \my_regfile|Mux23~7_combout ;
wire \my_regfile|Mux23~8_combout ;
wire \my_regfile|Mux23~9_combout ;
wire \my_regfile|Mux23~20_combout ;
wire \my_processor|alu1|Add0~16_combout ;
wire \my_processor|alu1|Add1~16_combout ;
wire \my_processor|alu1|ShiftRight0~6_combout ;
wire \my_processor|alu1|ShiftRight0~7_combout ;
wire \my_processor|alu1|ShiftRight0~8_combout ;
wire \my_processor|alu1|ShiftRight0~9_combout ;
wire \my_processor|alu1|ShiftRight0~10_combout ;
wire \my_processor|alu1|ShiftRight0~17_combout ;
wire \my_processor|alu1|ShiftRight0~19_combout ;
wire \my_processor|alu1|ShiftRight0~23_combout ;
wire \my_processor|alu1|ShiftLeft0~50_combout ;
wire \my_processor|alu1|ShiftLeft0~51_combout ;
wire \my_processor|alu1|ShiftRight0~11_combout ;
wire \my_processor|alu1|ShiftRight0~13_combout ;
wire \my_processor|alu1|ShiftRight0~16_combout ;
wire \my_processor|alu1|ShiftRight0~91_combout ;
wire \my_processor|alu1|Selector23~0_combout ;
wire \my_processor|alu1|Selector23~1_combout ;
wire \my_processor|alu1|Selector23~2_combout ;
wire \my_processor|alu1|Selector23~3_combout ;
wire \my_processor|alu1|Selector23~4_combout ;
wire \my_processor|address_dmem[8]~32_combout ;
wire \my_processor|data_writeReg[9]~49_combout ;
wire \my_processor|Add2~18_combout ;
wire \my_processor|data_writeReg[9]~50_combout ;
wire \my_processor|data_writeReg[9]~51_combout ;
wire \my_regfile|registers[22][9]~q ;
wire \my_regfile|Mux22~0_combout ;
wire \my_regfile|Mux22~1_combout ;
wire \my_regfile|Mux22~2_combout ;
wire \my_regfile|Mux22~3_combout ;
wire \my_regfile|Mux22~4_combout ;
wire \my_regfile|Mux22~5_combout ;
wire \my_regfile|Mux22~6_combout ;
wire \my_regfile|Mux22~7_combout ;
wire \my_regfile|Mux22~8_combout ;
wire \my_regfile|Mux22~9_combout ;
wire \my_regfile|Mux22~20_combout ;
wire \my_processor|alu1|Add1~19 ;
wire \my_processor|alu1|Add1~21 ;
wire \my_processor|alu1|Add1~23 ;
wire \my_processor|alu1|Add1~25 ;
wire \my_processor|alu1|Add1~27 ;
wire \my_processor|alu1|Add1~29 ;
wire \my_processor|alu1|Add1~31 ;
wire \my_processor|alu1|Add1~33 ;
wire \my_processor|alu1|Add1~35 ;
wire \my_processor|alu1|Add1~37 ;
wire \my_processor|alu1|Add1~39 ;
wire \my_processor|alu1|Add1~41 ;
wire \my_processor|alu1|Add1~42_combout ;
wire \my_processor|alu1|ShiftLeft0~67_combout ;
wire \my_processor|alu1|ShiftLeft0~43_combout ;
wire \my_processor|alu1|ShiftLeft0~44_combout ;
wire \my_processor|alu1|ShiftLeft0~87_combout ;
wire \my_processor|data_writeReg[21]~133_combout ;
wire \my_processor|alu1|ShiftRight0~81_combout ;
wire \my_processor|alu1|ShiftRight0~82_combout ;
wire \my_processor|alu1|ShiftRight0~83_combout ;
wire \my_processor|data_writeReg[21]~134_combout ;
wire \my_processor|data_writeReg[21]~135_combout ;
wire \my_processor|data_writeReg[21]~136_combout ;
wire \my_processor|data_writeReg[21]~137_combout ;
wire \my_regfile|Mux10~10_combout ;
wire \my_regfile|Mux10~11_combout ;
wire \my_regfile|Mux10~12_combout ;
wire \my_regfile|Mux10~13_combout ;
wire \my_regfile|Mux10~14_combout ;
wire \my_regfile|Mux10~15_combout ;
wire \my_regfile|Mux10~16_combout ;
wire \my_regfile|Mux10~17_combout ;
wire \my_regfile|Mux10~18_combout ;
wire \my_regfile|Mux10~19_combout ;
wire \my_processor|data[21]~21_combout ;
wire \my_processor|data_writeReg[21]~138_combout ;
wire \my_processor|data_writeReg[21]~139_combout ;
wire \my_regfile|registers[25][21]~q ;
wire \my_regfile|Mux10~0_combout ;
wire \my_regfile|Mux10~1_combout ;
wire \my_regfile|Mux10~2_combout ;
wire \my_regfile|Mux10~3_combout ;
wire \my_regfile|Mux10~4_combout ;
wire \my_regfile|Mux10~5_combout ;
wire \my_regfile|Mux10~6_combout ;
wire \my_regfile|Mux10~7_combout ;
wire \my_regfile|Mux10~8_combout ;
wire \my_regfile|Mux10~9_combout ;
wire \my_regfile|Mux10~20_combout ;
wire \my_processor|alu1|Add0~43 ;
wire \my_processor|alu1|Add0~44_combout ;
wire \my_processor|alu1|ShiftLeft0~46_combout ;
wire \my_processor|alu1|ShiftLeft0~71_combout ;
wire \my_processor|alu1|ShiftLeft0~89_combout ;
wire \my_processor|data_writeReg[22]~141_combout ;
wire \my_processor|alu1|ShiftRight0~85_combout ;
wire \my_processor|alu1|ShiftRight0~46_combout ;
wire \my_processor|alu1|ShiftRight0~47_combout ;
wire \my_processor|alu1|ShiftRight0~86_combout ;
wire \my_processor|alu1|ShiftRight0~87_combout ;
wire \my_processor|data_writeReg[22]~142_combout ;
wire \my_processor|alu1|Add1~44_combout ;
wire \my_processor|data_writeReg[22]~143_combout ;
wire \my_processor|data_writeReg[22]~144_combout ;
wire \my_processor|data_writeReg[22]~145_combout ;
wire \my_regfile|Mux9~10_combout ;
wire \my_regfile|Mux9~11_combout ;
wire \my_regfile|Mux9~12_combout ;
wire \my_regfile|Mux9~13_combout ;
wire \my_regfile|Mux9~14_combout ;
wire \my_regfile|Mux9~15_combout ;
wire \my_regfile|Mux9~16_combout ;
wire \my_regfile|Mux9~17_combout ;
wire \my_regfile|Mux9~18_combout ;
wire \my_regfile|Mux9~19_combout ;
wire \my_processor|data[22]~22_combout ;
wire \my_processor|data_writeReg[22]~146_combout ;
wire \my_processor|data_writeReg[22]~147_combout ;
wire \my_regfile|registers[26][22]~q ;
wire \my_regfile|Mux9~0_combout ;
wire \my_regfile|Mux9~1_combout ;
wire \my_regfile|Mux9~2_combout ;
wire \my_regfile|Mux9~3_combout ;
wire \my_regfile|Mux9~4_combout ;
wire \my_regfile|Mux9~5_combout ;
wire \my_regfile|Mux9~6_combout ;
wire \my_regfile|Mux9~7_combout ;
wire \my_regfile|Mux9~8_combout ;
wire \my_regfile|Mux9~9_combout ;
wire \my_regfile|Mux9~20_combout ;
wire \my_processor|alu1|ShiftRight0~18_combout ;
wire \my_processor|alu1|ShiftRight0~53_combout ;
wire \my_processor|alu1|ShiftRight0~69_combout ;
wire \my_processor|alu1|ShiftRight0~21_combout ;
wire \my_processor|alu1|ShiftRight0~73_combout ;
wire \my_processor|alu1|ShiftRight0~88_combout ;
wire \my_processor|alu1|ShiftRight0~58_combout ;
wire \my_processor|alu1|ShiftRight0~72_combout ;
wire \my_processor|alu1|Selector24~0_combout ;
wire \my_processor|alu1|Selector24~1_combout ;
wire \my_processor|alu1|Add1~14_combout ;
wire \my_processor|alu1|Selector26~2_combout ;
wire \my_processor|alu1|Selector24~2_combout ;
wire \my_processor|alu1|Selector24~3_combout ;
wire \my_processor|alu1|Selector24~4_combout ;
wire \my_processor|alu1|Add0~14_combout ;
wire \my_processor|alu1|Selector24~5_combout ;
wire \my_processor|address_dmem[7]~31_combout ;
wire \my_processor|data_writeReg[10]~52_combout ;
wire \my_processor|data_writeReg[10]~53_combout ;
wire \my_processor|data_writeReg[10]~54_combout ;
wire \my_regfile|registers[21][10]~q ;
wire \my_regfile|Mux21~0_combout ;
wire \my_regfile|Mux21~1_combout ;
wire \my_regfile|Mux21~2_combout ;
wire \my_regfile|Mux21~3_combout ;
wire \my_regfile|Mux21~4_combout ;
wire \my_regfile|Mux21~5_combout ;
wire \my_regfile|Mux21~6_combout ;
wire \my_regfile|Mux21~7_combout ;
wire \my_regfile|Mux21~8_combout ;
wire \my_regfile|Mux21~9_combout ;
wire \my_regfile|Mux21~20_combout ;
wire \my_processor|alu1|Add0~21 ;
wire \my_processor|alu1|Add0~22_combout ;
wire \my_processor|alu1|ShiftRight0~75_combout ;
wire \my_processor|alu1|ShiftRight0~70_combout ;
wire \my_processor|alu1|ShiftRight0~94_combout ;
wire \my_processor|alu1|Selector20~0_combout ;
wire \my_processor|alu1|Selector20~1_combout ;
wire \my_processor|alu1|Add1~22_combout ;
wire \my_processor|alu1|Selector20~2_combout ;
wire \my_processor|alu1|Selector20~3_combout ;
wire \my_processor|alu1|Selector20~4_combout ;
wire \my_processor|Add2~22_combout ;
wire \my_processor|data_writeReg[11]~55_combout ;
wire \my_regfile|Mux20~10_combout ;
wire \my_regfile|Mux20~11_combout ;
wire \my_regfile|Mux20~12_combout ;
wire \my_regfile|Mux20~13_combout ;
wire \my_regfile|Mux20~14_combout ;
wire \my_regfile|Mux20~15_combout ;
wire \my_regfile|Mux20~16_combout ;
wire \my_regfile|Mux20~17_combout ;
wire \my_regfile|Mux20~18_combout ;
wire \my_regfile|Mux20~19_combout ;
wire \my_processor|data[11]~11_combout ;
wire \my_processor|data_writeReg[11]~56_combout ;
wire \my_processor|data_writeReg[11]~57_combout ;
wire \my_regfile|registers[22][11]~q ;
wire \my_regfile|Mux20~0_combout ;
wire \my_regfile|Mux20~1_combout ;
wire \my_regfile|Mux20~2_combout ;
wire \my_regfile|Mux20~3_combout ;
wire \my_regfile|Mux20~4_combout ;
wire \my_regfile|Mux20~5_combout ;
wire \my_regfile|Mux20~6_combout ;
wire \my_regfile|Mux20~7_combout ;
wire \my_regfile|Mux20~8_combout ;
wire \my_regfile|Mux20~9_combout ;
wire \my_regfile|Mux20~20_combout ;
wire \my_processor|alu1|Add0~23 ;
wire \my_processor|alu1|Add0~25 ;
wire \my_processor|alu1|Add0~26_combout ;
wire \my_processor|data_writeReg[14]~212_combout ;
wire \my_processor|data_writeReg[14]~62_combout ;
wire \my_regfile|Mux18~10_combout ;
wire \my_regfile|Mux18~11_combout ;
wire \my_regfile|Mux18~12_combout ;
wire \my_regfile|Mux18~13_combout ;
wire \my_regfile|Mux18~14_combout ;
wire \my_regfile|Mux18~15_combout ;
wire \my_regfile|Mux18~16_combout ;
wire \my_regfile|Mux18~17_combout ;
wire \my_regfile|Mux18~18_combout ;
wire \my_regfile|Mux18~19_combout ;
wire \my_processor|data[13]~13_combout ;
wire \my_processor|data_writeReg[7]~63_combout ;
wire \my_processor|data_writeReg[14]~64_combout ;
wire \my_processor|data_writeReg[14]~65_combout ;
wire \my_processor|data_writeReg[13]~66_combout ;
wire \my_processor|alu1|Add1~26_combout ;
wire \my_processor|alu1|ShiftRight0~80_combout ;
wire \my_processor|alu1|ShiftLeft0~68_combout ;
wire \my_processor|alu1|ShiftRight0~96_combout ;
wire \my_processor|data_writeReg[13]~67_combout ;
wire \my_processor|data_writeReg[13]~68_combout ;
wire \my_processor|data_writeReg[13]~69_combout ;
wire \my_processor|data_writeReg[13]~70_combout ;
wire \my_processor|data_writeReg[13]~71_combout ;
wire \my_processor|data_writeReg[13]~72_combout ;
wire \my_regfile|registers[25][13]~q ;
wire \my_regfile|Mux18~0_combout ;
wire \my_regfile|Mux18~1_combout ;
wire \my_regfile|Mux18~2_combout ;
wire \my_regfile|Mux18~3_combout ;
wire \my_regfile|Mux18~4_combout ;
wire \my_regfile|Mux18~5_combout ;
wire \my_regfile|Mux18~6_combout ;
wire \my_regfile|Mux18~7_combout ;
wire \my_regfile|Mux18~8_combout ;
wire \my_regfile|Mux18~9_combout ;
wire \my_regfile|Mux18~20_combout ;
wire \my_processor|alu1|ShiftRight0~62_combout ;
wire \my_processor|alu1|ShiftRight0~63_combout ;
wire \my_processor|alu1|ShiftRight0~57_combout ;
wire \my_processor|alu1|ShiftRight0~59_combout ;
wire \my_processor|alu1|Selector25~0_combout ;
wire \my_processor|alu1|Selector25~1_combout ;
wire \my_processor|alu1|Add1~12_combout ;
wire \my_processor|alu1|Selector25~2_combout ;
wire \my_processor|alu1|Selector25~3_combout ;
wire \my_processor|alu1|Selector25~4_combout ;
wire \my_processor|alu1|Add0~12_combout ;
wire \my_processor|alu1|Selector25~5_combout ;
wire \my_processor|address_dmem[6]~30_combout ;
wire \my_processor|alu1|Add0~24_combout ;
wire \my_processor|alu1|Add1~24_combout ;
wire \my_processor|alu1|Selector19~0_combout ;
wire \my_processor|alu1|Selector19~1_combout ;
wire \my_processor|alu1|Selector19~2_combout ;
wire \my_processor|alu1|Selector19~3_combout ;
wire \my_processor|alu1|Selector19~4_combout ;
wire \my_processor|alu1|Selector19~5_combout ;
wire \my_processor|alu1|Selector19~6_combout ;
wire \my_processor|alu1|Selector19~7_combout ;
wire \my_processor|data_writeReg[12]~60_combout ;
wire \my_processor|data_writeReg[12]~61_combout ;
wire \my_regfile|registers[21][12]~q ;
wire \my_regfile|Mux19~0_combout ;
wire \my_regfile|Mux19~1_combout ;
wire \my_regfile|Mux19~2_combout ;
wire \my_regfile|Mux19~3_combout ;
wire \my_regfile|Mux19~4_combout ;
wire \my_regfile|Mux19~5_combout ;
wire \my_regfile|Mux19~6_combout ;
wire \my_regfile|Mux19~7_combout ;
wire \my_regfile|Mux19~8_combout ;
wire \my_regfile|Mux19~9_combout ;
wire \my_regfile|Mux19~20_combout ;
wire \my_processor|alu1|ShiftRight0~31_combout ;
wire \my_processor|alu1|ShiftRight0~32_combout ;
wire \my_processor|alu1|ShiftRight0~26_combout ;
wire \my_processor|alu1|ShiftRight0~27_combout ;
wire \my_processor|alu1|ShiftRight0~28_combout ;
wire \my_processor|alu1|Selector26~3_combout ;
wire \my_processor|alu1|Selector26~4_combout ;
wire \my_processor|alu1|Add1~10_combout ;
wire \my_processor|alu1|Selector26~5_combout ;
wire \my_processor|alu1|Selector26~6_combout ;
wire \my_processor|alu1|Selector26~7_combout ;
wire \my_processor|alu1|Add0~10_combout ;
wire \my_processor|alu1|Selector26~8_combout ;
wire \my_processor|address_dmem[5]~29_combout ;
wire \my_processor|data_writeReg[2]~27_combout ;
wire \my_processor|Add2~4_combout ;
wire \my_processor|data_writeReg[2]~28_combout ;
wire \my_processor|data_writeReg[2]~30_combout ;
wire \my_regfile|registers[21][2]~q ;
wire \my_regfile|Mux29~0_combout ;
wire \my_regfile|Mux29~1_combout ;
wire \my_regfile|Mux29~2_combout ;
wire \my_regfile|Mux29~3_combout ;
wire \my_regfile|Mux29~4_combout ;
wire \my_regfile|Mux29~5_combout ;
wire \my_regfile|Mux29~6_combout ;
wire \my_regfile|Mux29~7_combout ;
wire \my_regfile|Mux29~8_combout ;
wire \my_regfile|Mux29~9_combout ;
wire \my_regfile|Mux29~20_combout ;
wire \my_processor|alu1|ShiftLeft0~37_combout ;
wire \my_processor|alu1|ShiftLeft0~38_combout ;
wire \my_processor|alu1|ShiftLeft0~39_combout ;
wire \my_processor|alu1|ShiftLeft0~40_combout ;
wire \my_processor|data_writeReg[20]~125_combout ;
wire \my_processor|alu1|ShiftRight0~77_combout ;
wire \my_processor|alu1|ShiftRight0~78_combout ;
wire \my_processor|alu1|ShiftRight0~79_combout ;
wire \my_processor|data_writeReg[20]~126_combout ;
wire \my_processor|alu1|Add1~40_combout ;
wire \my_processor|data_writeReg[20]~127_combout ;
wire \my_processor|data_writeReg[20]~128_combout ;
wire \my_processor|data_writeReg[20]~129_combout ;
wire \my_regfile|Mux11~10_combout ;
wire \my_regfile|Mux11~11_combout ;
wire \my_regfile|Mux11~12_combout ;
wire \my_regfile|Mux11~13_combout ;
wire \my_regfile|Mux11~14_combout ;
wire \my_regfile|Mux11~15_combout ;
wire \my_regfile|Mux11~16_combout ;
wire \my_regfile|Mux11~17_combout ;
wire \my_regfile|Mux11~18_combout ;
wire \my_regfile|Mux11~19_combout ;
wire \my_processor|data[20]~20_combout ;
wire \my_processor|data_writeReg[20]~130_combout ;
wire \my_processor|data_writeReg[20]~131_combout ;
wire \my_regfile|registers[26][20]~q ;
wire \my_regfile|Mux11~0_combout ;
wire \my_regfile|Mux11~1_combout ;
wire \my_regfile|Mux11~2_combout ;
wire \my_regfile|Mux11~3_combout ;
wire \my_regfile|Mux11~4_combout ;
wire \my_regfile|Mux11~5_combout ;
wire \my_regfile|Mux11~6_combout ;
wire \my_regfile|Mux11~7_combout ;
wire \my_regfile|Mux11~8_combout ;
wire \my_regfile|Mux11~9_combout ;
wire \my_regfile|Mux11~20_combout ;
wire \my_processor|alu1|ShiftRight0~52_combout ;
wire \my_processor|alu1|ShiftRight0~54_combout ;
wire \my_processor|alu1|ShiftRight0~84_combout ;
wire \my_processor|alu1|ShiftLeft0~69_combout ;
wire \my_processor|alu1|ShiftLeft0~72_combout ;
wire \my_processor|alu1|ShiftRight0~97_combout ;
wire \my_processor|data_writeReg[14]~73_combout ;
wire \my_processor|data_writeReg[14]~74_combout ;
wire \my_processor|alu1|Add1~28_combout ;
wire \my_processor|data_writeReg[14]~75_combout ;
wire \my_processor|data_writeReg[14]~76_combout ;
wire \my_processor|alu1|Add0~27 ;
wire \my_processor|alu1|Add0~28_combout ;
wire \my_regfile|Mux17~10_combout ;
wire \my_regfile|Mux17~11_combout ;
wire \my_regfile|Mux17~12_combout ;
wire \my_regfile|Mux17~13_combout ;
wire \my_regfile|Mux17~14_combout ;
wire \my_regfile|Mux17~15_combout ;
wire \my_regfile|Mux17~16_combout ;
wire \my_regfile|Mux17~17_combout ;
wire \my_regfile|Mux17~18_combout ;
wire \my_regfile|Mux17~19_combout ;
wire \my_processor|data[14]~14_combout ;
wire \my_processor|data_writeReg[14]~77_combout ;
wire \my_processor|data_writeReg[14]~78_combout ;
wire \my_processor|data_writeReg[14]~79_combout ;
wire \my_regfile|registers[26][14]~q ;
wire \my_regfile|Mux17~0_combout ;
wire \my_regfile|Mux17~1_combout ;
wire \my_regfile|Mux17~2_combout ;
wire \my_regfile|Mux17~3_combout ;
wire \my_regfile|Mux17~4_combout ;
wire \my_regfile|Mux17~5_combout ;
wire \my_regfile|Mux17~6_combout ;
wire \my_regfile|Mux17~7_combout ;
wire \my_regfile|Mux17~8_combout ;
wire \my_regfile|Mux17~9_combout ;
wire \my_regfile|Mux17~20_combout ;
wire \my_processor|alu1|Add0~29 ;
wire \my_processor|alu1|Add0~30_combout ;
wire \my_regfile|Mux16~10_combout ;
wire \my_regfile|Mux16~11_combout ;
wire \my_regfile|Mux16~12_combout ;
wire \my_regfile|Mux16~13_combout ;
wire \my_regfile|Mux16~14_combout ;
wire \my_regfile|Mux16~15_combout ;
wire \my_regfile|Mux16~16_combout ;
wire \my_regfile|Mux16~17_combout ;
wire \my_regfile|Mux16~18_combout ;
wire \my_regfile|Mux16~19_combout ;
wire \my_processor|data[15]~15_combout ;
wire \my_processor|data_writeReg[15]~80_combout ;
wire \my_processor|alu1|Add1~30_combout ;
wire \my_processor|alu1|ShiftLeft0~23_combout ;
wire \my_processor|alu1|ShiftLeft0~31_combout ;
wire \my_processor|data_writeReg[15]~81_combout ;
wire \my_processor|data_writeReg[15]~82_combout ;
wire \my_processor|data_writeReg[15]~83_combout ;
wire \my_processor|data_writeReg[15]~84_combout ;
wire \my_processor|data_writeReg[15]~85_combout ;
wire \my_processor|data_writeReg[15]~86_combout ;
wire \my_regfile|registers[25][15]~q ;
wire \my_regfile|Mux16~0_combout ;
wire \my_regfile|Mux16~1_combout ;
wire \my_regfile|Mux16~2_combout ;
wire \my_regfile|Mux16~3_combout ;
wire \my_regfile|Mux16~4_combout ;
wire \my_regfile|Mux16~5_combout ;
wire \my_regfile|Mux16~6_combout ;
wire \my_regfile|Mux16~7_combout ;
wire \my_regfile|Mux16~8_combout ;
wire \my_regfile|Mux16~9_combout ;
wire \my_regfile|Mux16~20_combout ;
wire \my_processor|alu1|Add0~31 ;
wire \my_processor|alu1|Add0~32_combout ;
wire \my_processor|alu1|ShiftLeft0~5_combout ;
wire \my_processor|alu1|ShiftLeft0~75_combout ;
wire \my_processor|data_writeReg[16]~93_combout ;
wire \my_processor|alu1|ShiftRight0~24_combout ;
wire \my_processor|data_writeReg[16]~94_combout ;
wire \my_processor|alu1|Add1~32_combout ;
wire \my_processor|data_writeReg[16]~95_combout ;
wire \my_processor|data_writeReg[16]~96_combout ;
wire \my_processor|data_writeReg[16]~97_combout ;
wire \my_regfile|Mux15~10_combout ;
wire \my_regfile|Mux15~11_combout ;
wire \my_regfile|Mux15~12_combout ;
wire \my_regfile|Mux15~13_combout ;
wire \my_regfile|Mux15~14_combout ;
wire \my_regfile|Mux15~15_combout ;
wire \my_regfile|Mux15~16_combout ;
wire \my_regfile|Mux15~17_combout ;
wire \my_regfile|Mux15~18_combout ;
wire \my_regfile|Mux15~19_combout ;
wire \my_processor|data[16]~16_combout ;
wire \my_processor|data_writeReg[16]~98_combout ;
wire \my_processor|data_writeReg[16]~99_combout ;
wire \my_regfile|registers[26][16]~q ;
wire \my_regfile|Mux15~0_combout ;
wire \my_regfile|Mux15~1_combout ;
wire \my_regfile|Mux15~2_combout ;
wire \my_regfile|Mux15~3_combout ;
wire \my_regfile|Mux15~4_combout ;
wire \my_regfile|Mux15~5_combout ;
wire \my_regfile|Mux15~6_combout ;
wire \my_regfile|Mux15~7_combout ;
wire \my_regfile|Mux15~8_combout ;
wire \my_regfile|Mux15~9_combout ;
wire \my_regfile|Mux15~20_combout ;
wire \my_processor|alu1|Add0~33 ;
wire \my_processor|alu1|Add0~34_combout ;
wire \my_processor|alu1|Add1~34_combout ;
wire \my_processor|alu1|ShiftLeft0~99_combout ;
wire \my_processor|data_writeReg[17]~101_combout ;
wire \my_processor|alu1|ShiftRight0~44_combout ;
wire \my_processor|data_writeReg[17]~102_combout ;
wire \my_processor|data_writeReg[17]~103_combout ;
wire \my_processor|data_writeReg[17]~104_combout ;
wire \my_processor|data_writeReg[17]~105_combout ;
wire \my_regfile|Mux14~10_combout ;
wire \my_regfile|Mux14~11_combout ;
wire \my_regfile|Mux14~12_combout ;
wire \my_regfile|Mux14~13_combout ;
wire \my_regfile|Mux14~14_combout ;
wire \my_regfile|Mux14~15_combout ;
wire \my_regfile|Mux14~16_combout ;
wire \my_regfile|Mux14~17_combout ;
wire \my_regfile|Mux14~18_combout ;
wire \my_regfile|Mux14~19_combout ;
wire \my_processor|data[17]~17_combout ;
wire \my_processor|data_writeReg[17]~106_combout ;
wire \my_processor|data_writeReg[17]~107_combout ;
wire \my_regfile|registers[25][17]~q ;
wire \my_regfile|Mux14~0_combout ;
wire \my_regfile|Mux14~1_combout ;
wire \my_regfile|Mux14~2_combout ;
wire \my_regfile|Mux14~3_combout ;
wire \my_regfile|Mux14~4_combout ;
wire \my_regfile|Mux14~5_combout ;
wire \my_regfile|Mux14~6_combout ;
wire \my_regfile|Mux14~7_combout ;
wire \my_regfile|Mux14~8_combout ;
wire \my_regfile|Mux14~9_combout ;
wire \my_regfile|Mux14~20_combout ;
wire \my_processor|alu1|Add0~35 ;
wire \my_processor|alu1|Add0~36_combout ;
wire \my_processor|alu1|ShiftLeft0~100_combout ;
wire \my_processor|data_writeReg[18]~109_combout ;
wire \my_processor|data_writeReg[18]~110_combout ;
wire \my_processor|alu1|Add1~36_combout ;
wire \my_processor|data_writeReg[18]~111_combout ;
wire \my_processor|data_writeReg[18]~112_combout ;
wire \my_processor|data_writeReg[18]~113_combout ;
wire \my_regfile|Mux13~10_combout ;
wire \my_regfile|Mux13~11_combout ;
wire \my_regfile|Mux13~12_combout ;
wire \my_regfile|Mux13~13_combout ;
wire \my_regfile|Mux13~14_combout ;
wire \my_regfile|Mux13~15_combout ;
wire \my_regfile|Mux13~16_combout ;
wire \my_regfile|Mux13~17_combout ;
wire \my_regfile|Mux13~18_combout ;
wire \my_regfile|Mux13~19_combout ;
wire \my_processor|data[18]~18_combout ;
wire \my_processor|data_writeReg[18]~114_combout ;
wire \my_processor|data_writeReg[18]~115_combout ;
wire \my_regfile|registers[26][18]~q ;
wire \my_regfile|Mux13~0_combout ;
wire \my_regfile|Mux13~1_combout ;
wire \my_regfile|Mux13~2_combout ;
wire \my_regfile|Mux13~3_combout ;
wire \my_regfile|Mux13~4_combout ;
wire \my_regfile|Mux13~5_combout ;
wire \my_regfile|Mux13~6_combout ;
wire \my_regfile|Mux13~7_combout ;
wire \my_regfile|Mux13~8_combout ;
wire \my_regfile|Mux13~9_combout ;
wire \my_regfile|Mux13~20_combout ;
wire \my_processor|alu1|Add0~37 ;
wire \my_processor|alu1|Add0~38_combout ;
wire \my_processor|alu1|Add1~38_combout ;
wire \my_processor|alu1|ShiftLeft0~34_combout ;
wire \my_processor|alu1|ShiftLeft0~81_combout ;
wire \my_processor|data_writeReg[19]~117_combout ;
wire \my_processor|alu1|ShiftRight0~67_combout ;
wire \my_processor|alu1|ShiftRight0~71_combout ;
wire \my_processor|data_writeReg[19]~118_combout ;
wire \my_processor|data_writeReg[19]~119_combout ;
wire \my_processor|data_writeReg[19]~120_combout ;
wire \my_processor|data_writeReg[19]~121_combout ;
wire \my_regfile|Mux12~10_combout ;
wire \my_regfile|Mux12~11_combout ;
wire \my_regfile|Mux12~12_combout ;
wire \my_regfile|Mux12~13_combout ;
wire \my_regfile|Mux12~14_combout ;
wire \my_regfile|Mux12~15_combout ;
wire \my_regfile|Mux12~16_combout ;
wire \my_regfile|Mux12~17_combout ;
wire \my_regfile|Mux12~18_combout ;
wire \my_regfile|Mux12~19_combout ;
wire \my_processor|data[19]~19_combout ;
wire \my_processor|data_writeReg[19]~122_combout ;
wire \my_processor|data_writeReg[19]~123_combout ;
wire \my_regfile|registers[25][19]~q ;
wire \my_regfile|Mux12~0_combout ;
wire \my_regfile|Mux12~1_combout ;
wire \my_regfile|Mux12~2_combout ;
wire \my_regfile|Mux12~3_combout ;
wire \my_regfile|Mux12~4_combout ;
wire \my_regfile|Mux12~5_combout ;
wire \my_regfile|Mux12~6_combout ;
wire \my_regfile|Mux12~7_combout ;
wire \my_regfile|Mux12~8_combout ;
wire \my_regfile|Mux12~9_combout ;
wire \my_regfile|Mux12~20_combout ;
wire \my_processor|alu1|ShiftRight0~20_combout ;
wire \my_processor|alu1|ShiftRight0~22_combout ;
wire \my_processor|alu1|ShiftRight0~76_combout ;
wire \my_processor|alu1|ShiftRight0~1_combout ;
wire \my_processor|alu1|ShiftRight0~2_combout ;
wire \my_processor|alu1|ShiftRight0~3_combout ;
wire \my_processor|alu1|Selector27~0_combout ;
wire \my_processor|alu1|Selector27~1_combout ;
wire \my_processor|alu1|Add1~8_combout ;
wire \my_processor|alu1|Selector27~2_combout ;
wire \my_processor|alu1|Selector27~3_combout ;
wire \my_processor|alu1|Selector27~4_combout ;
wire \my_processor|alu1|Add0~8_combout ;
wire \my_processor|alu1|Selector27~5_combout ;
wire \my_processor|address_dmem[4]~28_combout ;
wire \my_processor|data_writeReg[3]~31_combout ;
wire \my_processor|Add2~6_combout ;
wire \my_processor|data_writeReg[3]~32_combout ;
wire \my_processor|data_writeReg[3]~33_combout ;
wire \my_regfile|registers[25][3]~q ;
wire \my_regfile|Mux28~0_combout ;
wire \my_regfile|Mux28~1_combout ;
wire \my_regfile|Mux28~2_combout ;
wire \my_regfile|Mux28~3_combout ;
wire \my_regfile|Mux28~4_combout ;
wire \my_regfile|Mux28~5_combout ;
wire \my_regfile|Mux28~6_combout ;
wire \my_regfile|Mux28~7_combout ;
wire \my_regfile|Mux28~8_combout ;
wire \my_regfile|Mux28~9_combout ;
wire \my_regfile|Mux28~20_combout ;
wire \my_processor|alu1|Add0~6_combout ;
wire \my_processor|alu1|ShiftRight0~25_combout ;
wire \my_processor|alu1|Selector28~0_combout ;
wire \my_processor|alu1|Selector28~1_combout ;
wire \my_processor|alu1|Add1~6_combout ;
wire \my_processor|alu1|Selector29~7_combout ;
wire \my_processor|alu1|Selector28~2_combout ;
wire \my_processor|alu1|Selector28~3_combout ;
wire \my_processor|alu1|Selector28~4_combout ;
wire \my_processor|alu1|Selector28~5_combout ;
wire \my_processor|address_dmem[3]~27_combout ;
wire \my_regfile|registers[25][30]~q ;
wire \my_regfile|registers[17][30]~q ;
wire \my_processor|data_operandB[30]~45_combout ;
wire \my_regfile|registers[29][30]~q ;
wire \my_processor|data_operandB[30]~46_combout ;
wire \my_regfile|registers[26][30]~q ;
wire \my_regfile|registers[22][30]~q ;
wire \my_regfile|registers[18][30]~q ;
wire \my_processor|data_operandB[30]~47_combout ;
wire \my_regfile|registers[30][30]~q ;
wire \my_processor|data_operandB[30]~48_combout ;
wire \my_regfile|registers[24][30]~q ;
wire \my_regfile|registers[20][30]~q ;
wire \my_regfile|registers[16][30]~q ;
wire \my_processor|data_operandB[30]~49_combout ;
wire \my_regfile|registers[28][30]~q ;
wire \my_processor|data_operandB[30]~50_combout ;
wire \my_processor|data_operandB[30]~51_combout ;
wire \my_regfile|registers[23][30]~q ;
wire \my_regfile|registers[27][30]~q ;
wire \my_regfile|registers[19][30]~q ;
wire \my_processor|data_operandB[30]~52_combout ;
wire \my_regfile|registers[31][30]~q ;
wire \my_processor|data_operandB[30]~53_combout ;
wire \my_processor|data_operandB[30]~54_combout ;
wire \my_processor|data_operandB[30]~55_combout ;
wire \my_processor|data_operandB[30]~56_combout ;
wire \my_processor|data_operandB[30]~57_combout ;
wire \my_processor|data_operandB[30]~58_combout ;
wire \my_processor|data_operandB[30]~59_combout ;
wire \my_processor|data_operandB[30]~60_combout ;
wire \my_processor|data_operandB[30]~61_combout ;
wire \my_processor|data_operandB[30]~62_combout ;
wire \my_processor|data_operandB[30]~63_combout ;
wire \my_processor|data_operandB[30]~64_combout ;
wire \my_processor|data_operandB[30]~65_combout ;
wire \my_processor|data_operandB[30]~66_combout ;
wire \my_regfile|registers[26][29]~q ;
wire \my_regfile|registers[18][29]~q ;
wire \my_processor|data_operandB[29]~67_combout ;
wire \my_regfile|registers[30][29]~q ;
wire \my_processor|data_operandB[29]~68_combout ;
wire \my_regfile|registers[25][29]~q ;
wire \my_regfile|registers[21][29]~q ;
wire \my_regfile|registers[17][29]~q ;
wire \my_processor|data_operandB[29]~69_combout ;
wire \my_regfile|registers[29][29]~q ;
wire \my_processor|data_operandB[29]~70_combout ;
wire \my_regfile|registers[20][29]~q ;
wire \my_regfile|registers[24][29]~q ;
wire \my_regfile|registers[16][29]~q ;
wire \my_processor|data_operandB[29]~71_combout ;
wire \my_regfile|registers[28][29]~q ;
wire \my_processor|data_operandB[29]~72_combout ;
wire \my_processor|data_operandB[29]~73_combout ;
wire \my_regfile|registers[27][29]~q ;
wire \my_regfile|registers[23][29]~q ;
wire \my_regfile|registers[19][29]~q ;
wire \my_processor|data_operandB[29]~74_combout ;
wire \my_regfile|registers[31][29]~q ;
wire \my_processor|data_operandB[29]~75_combout ;
wire \my_processor|data_operandB[29]~76_combout ;
wire \my_regfile|registers[10][29]~q ;
wire \my_regfile|registers[9][29]~q ;
wire \my_regfile|registers[8][29]~q ;
wire \my_processor|data_operandB[29]~77_combout ;
wire \my_regfile|registers[11][29]~q ;
wire \my_processor|data_operandB[29]~78_combout ;
wire \my_regfile|registers[5][29]~q ;
wire \my_regfile|registers[6][29]~q ;
wire \my_regfile|registers[4][29]~q ;
wire \my_processor|data_operandB[29]~79_combout ;
wire \my_regfile|registers[7][29]~q ;
wire \my_processor|data_operandB[29]~80_combout ;
wire \my_regfile|registers[2][29]~q ;
wire \my_regfile|registers[1][29]~q ;
wire \my_regfile|registers[0][29]~q ;
wire \my_processor|data_operandB[29]~81_combout ;
wire \my_regfile|registers[3][29]~q ;
wire \my_processor|data_operandB[29]~82_combout ;
wire \my_processor|data_operandB[29]~83_combout ;
wire \my_regfile|registers[13][29]~q ;
wire \my_regfile|registers[14][29]~q ;
wire \my_regfile|registers[12][29]~q ;
wire \my_processor|data_operandB[29]~84_combout ;
wire \my_regfile|registers[15][29]~q ;
wire \my_processor|data_operandB[29]~85_combout ;
wire \my_processor|data_operandB[29]~86_combout ;
wire \my_processor|data_operandB[29]~87_combout ;
wire \my_processor|data_operandB[29]~88_combout ;
wire \my_processor|alu1|Add0~57 ;
wire \my_processor|alu1|Add0~59 ;
wire \my_processor|alu1|Add0~60_combout ;
wire \my_processor|alu1|Add1~57 ;
wire \my_processor|alu1|Add1~59 ;
wire \my_processor|alu1|Add1~60_combout ;
wire \my_processor|alu1|Selector1~2_combout ;
wire \my_processor|alu1|Selector1~3_combout ;
wire \my_processor|alu1|Selector1~4_combout ;
wire \my_processor|alu1|Selector1~5_combout ;
wire \my_processor|alu1|Selector1~6_combout ;
wire \my_processor|alu1|Selector1~7_combout ;
wire \my_processor|alu1|Selector1~8_combout ;
wire \my_processor|alu1|ShiftLeft0~98_combout ;
wire \my_processor|alu1|Selector1~9_combout ;
wire \my_processor|alu1|Selector1~10_combout ;
wire \my_processor|data_writeReg~205_combout ;
wire \my_processor|data_writeReg~206_combout ;
wire \my_processor|data_writeReg[30]~207_combout ;
wire \my_regfile|registers[21][30]~q ;
wire \my_regfile|Mux1~0_combout ;
wire \my_regfile|Mux1~1_combout ;
wire \my_regfile|Mux1~2_combout ;
wire \my_regfile|Mux1~3_combout ;
wire \my_regfile|Mux1~4_combout ;
wire \my_regfile|Mux1~5_combout ;
wire \my_regfile|Mux1~6_combout ;
wire \my_regfile|Mux1~7_combout ;
wire \my_regfile|Mux1~8_combout ;
wire \my_regfile|Mux1~9_combout ;
wire \my_regfile|Mux1~20_combout ;
wire \my_processor|alu1|ShiftRight0~45_combout ;
wire \my_processor|alu1|ShiftRight0~48_combout ;
wire \my_processor|alu1|ShiftRight0~56_combout ;
wire \my_processor|alu1|ShiftRight0~0_combout ;
wire \my_processor|alu1|Selector29~4_combout ;
wire \my_processor|alu1|Selector29~5_combout ;
wire \my_processor|alu1|Add1~4_combout ;
wire \my_processor|alu1|Selector29~9_combout ;
wire \my_processor|alu1|Selector29~10_combout ;
wire \my_processor|alu1|Add0~4_combout ;
wire \my_processor|alu1|Selector29~12_combout ;
wire \my_processor|alu1|Selector29~13_combout ;
wire \my_processor|address_dmem[2]~26_combout ;
wire \my_processor|data_writeReg[1]~23_combout ;
wire \my_processor|Add2~2_combout ;
wire \my_processor|data_writeReg[1]~24_combout ;
wire \my_processor|alu1|Add1~61 ;
wire \my_processor|alu1|Add1~62_combout ;
wire \my_processor|alu1|Selector0~8_combout ;
wire \my_processor|alu1|Selector0~9_combout ;
wire \my_processor|alu1|Selector0~10_combout ;
wire \my_processor|data_writeReg[1]~25_combout ;
wire \my_processor|data_writeReg[1]~26_combout ;
wire \my_regfile|registers[22][1]~q ;
wire \my_regfile|Mux30~0_combout ;
wire \my_regfile|Mux30~1_combout ;
wire \my_regfile|Mux30~2_combout ;
wire \my_regfile|Mux30~3_combout ;
wire \my_regfile|Mux30~4_combout ;
wire \my_regfile|Mux30~5_combout ;
wire \my_regfile|Mux30~6_combout ;
wire \my_regfile|Mux30~7_combout ;
wire \my_regfile|Mux30~8_combout ;
wire \my_regfile|Mux30~9_combout ;
wire \my_regfile|Mux30~10_combout ;
wire \my_regfile|Mux30~11_combout ;
wire \my_regfile|Mux30~12_combout ;
wire \my_regfile|Mux30~13_combout ;
wire \my_regfile|Mux30~26_combout ;
wire \my_processor|alu1|Add0~2_combout ;
wire \my_processor|alu1|Selector30~0_combout ;
wire \my_processor|alu1|Selector30~10_combout ;
wire \my_processor|alu1|Selector30~11_combout ;
wire \my_processor|alu1|Selector30~12_combout ;
wire \my_processor|alu1|Selector30~13_combout ;
wire \my_processor|alu1|Add1~2_combout ;
wire \my_processor|alu1|Selector30~14_combout ;
wire \my_processor|alu1|Selector30~15_combout ;
wire \my_processor|alu1|Selector30~16_combout ;
wire \my_processor|address_dmem[1]~25_combout ;
wire \my_processor|data_writeReg[0]~18_combout ;
wire \my_processor|data_writeReg[0]~19_combout ;
wire \my_processor|data_writeReg[0]~20_combout ;
wire \my_processor|data_writeReg[0]~21_combout ;
wire \my_regfile|registers[26][0]~q ;
wire \my_regfile|Mux31~0_combout ;
wire \my_regfile|Mux31~1_combout ;
wire \my_regfile|Mux31~2_combout ;
wire \my_regfile|Mux31~3_combout ;
wire \my_regfile|Mux31~4_combout ;
wire \my_regfile|Mux31~5_combout ;
wire \my_regfile|Mux31~6_combout ;
wire \my_regfile|Mux31~7_combout ;
wire \my_regfile|Mux31~8_combout ;
wire \my_regfile|Mux31~9_combout ;
wire \my_regfile|Mux31~10_combout ;
wire \my_regfile|Mux31~11_combout ;
wire \my_regfile|Mux31~12_combout ;
wire \my_regfile|Mux31~13_combout ;
wire \my_regfile|Mux31~14_combout ;
wire \my_regfile|Mux31~15_combout ;
wire \my_regfile|Mux31~26_combout ;
wire \my_processor|alu1|Add0~0_combout ;
wire \my_processor|alu1|Add1~0_combout ;
wire \my_processor|alu1|Selector31~0_combout ;
wire \my_processor|alu1|Selector31~1_combout ;
wire \my_processor|alu1|Selector31~2_combout ;
wire \my_processor|alu1|Selector31~3_combout ;
wire \my_processor|alu1|Selector31~4_combout ;
wire \my_processor|alu1|Selector31~5_combout ;
wire \my_processor|alu1|Selector31~6_combout ;
wire \my_processor|address_dmem[0]~24_combout ;
wire \my_processor|alu1|Add0~48_combout ;
wire \my_processor|data_writeReg[24]~156_combout ;
wire \my_processor|data_writeReg[24]~157_combout ;
wire \my_processor|alu1|Add1~48_combout ;
wire \my_processor|data_writeReg[24]~158_combout ;
wire \my_processor|data_writeReg[24]~159_combout ;
wire \my_processor|data_writeReg[24]~160_combout ;
wire \my_processor|data_writeReg[24]~161_combout ;
wire \my_processor|data_writeReg[24]~162_combout ;
wire \my_processor|data_writeReg[24]~163_combout ;
wire \my_regfile|registers[26][24]~q ;
wire \my_regfile|Mux7~0_combout ;
wire \my_regfile|Mux7~1_combout ;
wire \my_regfile|Mux7~2_combout ;
wire \my_regfile|Mux7~3_combout ;
wire \my_regfile|Mux7~4_combout ;
wire \my_regfile|Mux7~5_combout ;
wire \my_regfile|Mux7~6_combout ;
wire \my_regfile|Mux7~7_combout ;
wire \my_regfile|Mux7~8_combout ;
wire \my_regfile|Mux7~9_combout ;
wire \my_regfile|Mux7~20_combout ;
wire \my_processor|alu1|ShiftLeft0~6_combout ;
wire \my_processor|alu1|ShiftLeft0~7_combout ;
wire \my_processor|alu1|ShiftLeft0~8_combout ;
wire \my_processor|alu1|ShiftLeft0~9_combout ;
wire \my_processor|alu1|Selector0~1_combout ;
wire \my_processor|alu1|Selector0~2_combout ;
wire \my_processor|alu1|Selector0~3_combout ;
wire \my_processor|alu1|Selector0~4_combout ;
wire \my_processor|alu1|Selector0~11_combout ;
wire \my_processor|alu1|Selector0~12_combout ;
wire \my_regfile|Equal0~0_combout ;
wire \my_regfile|Equal0~1_combout ;
wire \my_regfile|Decoder0~24_combout ;
wire \my_regfile|registers[5][31]~q ;
wire \my_regfile|registers[6][31]~q ;
wire \my_regfile|registers[4][31]~q ;
wire \my_processor|data_operandB[31]~35_combout ;
wire \my_regfile|registers[7][31]~q ;
wire \my_processor|data_operandB[31]~36_combout ;
wire \my_regfile|registers[2][31]~q ;
wire \my_regfile|registers[1][31]~q ;
wire \my_regfile|registers[0][31]~q ;
wire \my_processor|data_operandB[31]~37_combout ;
wire \my_regfile|registers[3][31]~q ;
wire \my_processor|data_operandB[31]~38_combout ;
wire \my_processor|data_operandB[31]~39_combout ;
wire \my_regfile|registers[13][31]~q ;
wire \my_regfile|registers[14][31]~q ;
wire \my_regfile|registers[12][31]~q ;
wire \my_processor|data_operandB[31]~40_combout ;
wire \my_regfile|registers[15][31]~q ;
wire \my_processor|data_operandB[31]~41_combout ;
wire \my_processor|data_operandB[31]~42_combout ;
wire \my_processor|data_operandB[31]~43_combout ;
wire \my_processor|data_operandB[31]~44_combout ;
wire \my_processor|alu1|Add1~63 ;
wire \my_processor|alu1|Add1~64_combout ;
wire \my_processor|alu1|Add0~61 ;
wire \my_processor|alu1|Add0~63 ;
wire \my_processor|alu1|Add0~64_combout ;
wire \my_processor|alu1|Decoder0~3_combout ;
wire \my_processor|alu1|Selector32~0_combout ;
wire \my_processor|ctrl_writeReg[4]~2_combout ;
wire \my_processor|ctrl_writeReg[3]~6_combout ;
wire \my_regfile|Decoder0~31_combout ;
wire \my_regfile|registers[10][31]~q ;
wire \my_regfile|Mux0~10_combout ;
wire \my_regfile|Mux0~11_combout ;
wire \my_regfile|Mux0~12_combout ;
wire \my_regfile|Mux0~13_combout ;
wire \my_regfile|Mux0~14_combout ;
wire \my_regfile|Mux0~15_combout ;
wire \my_regfile|Mux0~16_combout ;
wire \my_regfile|Mux0~17_combout ;
wire \my_regfile|Mux0~18_combout ;
wire \my_regfile|Mux0~19_combout ;
wire \my_processor|data[31]~31_combout ;
wire \my_processor|data_writeReg[31]~208_combout ;
wire \my_processor|data_writeReg[31]~209_combout ;
wire \my_regfile|registers[22][31]~q ;
wire \my_regfile|Mux0~0_combout ;
wire \my_regfile|Mux0~1_combout ;
wire \my_regfile|Mux0~2_combout ;
wire \my_regfile|Mux0~3_combout ;
wire \my_regfile|Mux0~4_combout ;
wire \my_regfile|Mux0~5_combout ;
wire \my_regfile|Mux0~6_combout ;
wire \my_regfile|Mux0~7_combout ;
wire \my_regfile|Mux0~8_combout ;
wire \my_regfile|Mux0~9_combout ;
wire \my_regfile|Mux0~20_combout ;
wire \my_processor|alu1|Add0~62_combout ;
wire \my_processor|alu1|Selector0~5_combout ;
wire \my_processor|alu1|Selector0~6_combout ;
wire \my_processor|alu1|overflow~combout ;
wire \my_processor|data_writeReg[30]~181_combout ;
wire \my_processor|alu1|Add0~58_combout ;
wire \my_processor|alu1|Add1~58_combout ;
wire \my_processor|data_writeReg[29]~197_combout ;
wire \my_processor|data_writeReg[29]~198_combout ;
wire \my_processor|data_writeReg[29]~199_combout ;
wire \my_processor|data_writeReg[29]~200_combout ;
wire \my_processor|data_writeReg[29]~201_combout ;
wire \my_processor|data_writeReg[29]~202_combout ;
wire \my_processor|data_writeReg[29]~203_combout ;
wire \my_regfile|Mux2~10_combout ;
wire \my_regfile|Mux2~11_combout ;
wire \my_regfile|Mux2~12_combout ;
wire \my_regfile|Mux2~13_combout ;
wire \my_regfile|Mux2~14_combout ;
wire \my_regfile|Mux2~15_combout ;
wire \my_regfile|Mux2~16_combout ;
wire \my_regfile|Mux2~17_combout ;
wire \my_regfile|Mux2~18_combout ;
wire \my_regfile|Mux2~19_combout ;
wire \my_processor|data[29]~29_combout ;
wire \my_processor|data_writeReg[29]~204_combout ;
wire \my_regfile|registers[22][29]~q ;
wire \my_regfile|Mux2~0_combout ;
wire \my_regfile|Mux2~1_combout ;
wire \my_regfile|Mux2~2_combout ;
wire \my_regfile|Mux2~3_combout ;
wire \my_regfile|Mux2~4_combout ;
wire \my_regfile|Mux2~5_combout ;
wire \my_regfile|Mux2~6_combout ;
wire \my_regfile|Mux2~7_combout ;
wire \my_regfile|Mux2~8_combout ;
wire \my_regfile|Mux2~9_combout ;
wire \my_regfile|Mux2~20_combout ;
wire \my_processor|Equal0~0_combout ;
wire \my_processor|Equal0~1_combout ;
wire \my_processor|Equal0~2_combout ;
wire \my_processor|Equal0~3_combout ;
wire \my_processor|Equal0~4_combout ;
wire \my_processor|Equal0~5_combout ;
wire \my_processor|Equal0~6_combout ;
wire \my_processor|Equal0~7_combout ;
wire \my_processor|Equal0~8_combout ;
wire \my_processor|Equal0~9_combout ;
wire \my_processor|is_jiType~2_combout ;
wire \my_processor|alu1|Equal0~0_combout ;
wire \my_processor|alu1|Equal0~1_combout ;
wire \my_processor|alu1|Equal0~2_combout ;
wire \my_processor|alu1|Equal0~3_combout ;
wire \my_processor|alu1|Equal0~4_combout ;
wire \my_processor|alu1|Equal0~5_combout ;
wire \my_processor|alu1|Equal0~6_combout ;
wire \my_processor|alu1|Equal0~7_combout ;
wire \my_processor|alu1|Equal0~8_combout ;
wire \my_processor|alu1|Equal0~9_combout ;
wire \my_processor|alu1|Equal0~10_combout ;
wire \my_processor|alu1|Equal0~11_combout ;
wire \my_processor|alu1|Equal0~12_combout ;
wire \my_processor|alu1|Equal0~13_combout ;
wire \my_processor|alu1|Equal0~14_combout ;
wire \my_processor|alu1|Equal0~15_combout ;
wire \my_processor|alu1|Equal0~16_combout ;
wire \my_processor|alu1|Equal0~17_combout ;
wire \my_processor|alu1|Equal0~18_combout ;
wire \my_processor|pc[6]~14_combout ;
wire \my_processor|pc[6]~8_combout ;
wire \my_processor|pc[6]~9_combout ;
wire \my_processor|alu1|LessThan0~1_cout ;
wire \my_processor|alu1|LessThan0~3_cout ;
wire \my_processor|alu1|LessThan0~5_cout ;
wire \my_processor|alu1|LessThan0~7_cout ;
wire \my_processor|alu1|LessThan0~9_cout ;
wire \my_processor|alu1|LessThan0~11_cout ;
wire \my_processor|alu1|LessThan0~13_cout ;
wire \my_processor|alu1|LessThan0~15_cout ;
wire \my_processor|alu1|LessThan0~17_cout ;
wire \my_processor|alu1|LessThan0~19_cout ;
wire \my_processor|alu1|LessThan0~21_cout ;
wire \my_processor|alu1|LessThan0~23_cout ;
wire \my_processor|alu1|LessThan0~25_cout ;
wire \my_processor|alu1|LessThan0~27_cout ;
wire \my_processor|alu1|LessThan0~29_cout ;
wire \my_processor|alu1|LessThan0~31_cout ;
wire \my_processor|alu1|LessThan0~33_cout ;
wire \my_processor|alu1|LessThan0~35_cout ;
wire \my_processor|alu1|LessThan0~37_cout ;
wire \my_processor|alu1|LessThan0~39_cout ;
wire \my_processor|alu1|LessThan0~41_cout ;
wire \my_processor|alu1|LessThan0~43_cout ;
wire \my_processor|alu1|LessThan0~45_cout ;
wire \my_processor|alu1|LessThan0~47_cout ;
wire \my_processor|alu1|LessThan0~49_cout ;
wire \my_processor|alu1|LessThan0~51_cout ;
wire \my_processor|alu1|LessThan0~53_cout ;
wire \my_processor|alu1|LessThan0~55_cout ;
wire \my_processor|alu1|LessThan0~57_cout ;
wire \my_processor|alu1|LessThan0~59_cout ;
wire \my_processor|alu1|LessThan0~61_cout ;
wire \my_processor|alu1|LessThan0~62_combout ;
wire \my_processor|pc[6]~10_combout ;
wire \my_processor|pc[6]~11_combout ;
wire \my_processor|jump[11]~24_combout ;
wire \my_processor|Add0~1 ;
wire \my_processor|Add0~3 ;
wire \my_processor|Add0~5 ;
wire \my_processor|Add0~7 ;
wire \my_processor|Add0~9 ;
wire \my_processor|Add0~11 ;
wire \my_processor|Add0~13 ;
wire \my_processor|Add0~15 ;
wire \my_processor|Add0~17 ;
wire \my_processor|Add0~19 ;
wire \my_processor|Add0~21 ;
wire \my_processor|Add0~22_combout ;
wire \my_processor|jump[11]~25_combout ;
wire \my_processor|jump[10]~22_combout ;
wire \my_processor|Add0~20_combout ;
wire \my_processor|jump[10]~23_combout ;
wire \my_processor|alu1|Equal0~19_combout ;
wire \my_processor|alu1|Equal0~20_combout ;
wire \my_processor|alu1|Equal0~21_combout ;
wire \my_processor|pc[6]~12_combout ;
wire \my_processor|jump[9]~18_combout ;
wire \my_processor|jump[9]~19_combout ;
wire \my_processor|jump[9]~20_combout ;
wire \my_processor|Add0~18_combout ;
wire \my_processor|jump[9]~21_combout ;
wire \my_processor|jump[8]~16_combout ;
wire \my_processor|Add0~16_combout ;
wire \my_processor|jump[8]~17_combout ;
wire \my_processor|jump[7]~14_combout ;
wire \my_processor|Add0~14_combout ;
wire \my_processor|jump[7]~15_combout ;
wire \my_processor|jump[6]~12_combout ;
wire \my_processor|Add0~12_combout ;
wire \my_processor|jump[6]~13_combout ;
wire \my_processor|jump[5]~10_combout ;
wire \my_processor|Add0~10_combout ;
wire \my_processor|jump[5]~11_combout ;
wire \my_processor|Add0~8_combout ;
wire \my_processor|jump[4]~8_combout ;
wire \my_processor|jump[4]~9_combout ;
wire \my_processor|Add0~6_combout ;
wire \my_processor|jump[3]~6_combout ;
wire \my_processor|jump[3]~7_combout ;
wire \my_processor|Add0~4_combout ;
wire \my_processor|jump[2]~4_combout ;
wire \my_processor|jump[2]~5_combout ;
wire \my_processor|Add0~2_combout ;
wire \my_processor|jump[1]~2_combout ;
wire \my_processor|jump[1]~3_combout ;
wire \my_processor|is_bne~0_combout ;
wire \my_processor|pc[6]~6_combout ;
wire \my_processor|pc[6]~7_combout ;
wire \my_processor|jump[0]~0_combout ;
wire \my_processor|Add0~0_combout ;
wire \my_processor|jump[0]~1_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_processor|pc ;
wire [1:0] \c1|r_reg ;

wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

cycloneive_io_obuf \imem_clock~output (
	.i(\f1|clock_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dmem_clock~output (
	.i(\f1|clock_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \processor_clock~output (
	.i(\c1|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \regfile_clock~output (
	.i(\f1|clock_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[0]~output (
	.i(\my_processor|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[1]~output (
	.i(\my_processor|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[2]~output (
	.i(\my_processor|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[3]~output (
	.i(\my_processor|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[4]~output (
	.i(\my_processor|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[5]~output (
	.i(\my_processor|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[6]~output (
	.i(\my_processor|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[7]~output (
	.i(\my_processor|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[8]~output (
	.i(\my_processor|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[9]~output (
	.i(\my_processor|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[10]~output (
	.i(\my_processor|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc[11]~output (
	.i(\my_processor|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[0]~output (
	.i(\my_processor|data_writeReg[0]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[0]~output .bus_hold = "false";
defparam \dataWriteReg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[1]~output (
	.i(\my_processor|data_writeReg[1]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[1]~output .bus_hold = "false";
defparam \dataWriteReg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[2]~output (
	.i(\my_processor|data_writeReg[2]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[2]~output .bus_hold = "false";
defparam \dataWriteReg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[3]~output (
	.i(\my_processor|data_writeReg[3]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[3]~output .bus_hold = "false";
defparam \dataWriteReg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[4]~output (
	.i(\my_processor|data_writeReg[4]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[4]~output .bus_hold = "false";
defparam \dataWriteReg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[5]~output (
	.i(\my_processor|data_writeReg[5]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[5]~output .bus_hold = "false";
defparam \dataWriteReg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[6]~output (
	.i(\my_processor|data_writeReg[6]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[6]~output .bus_hold = "false";
defparam \dataWriteReg[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[7]~output (
	.i(\my_processor|data_writeReg[7]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[7]~output .bus_hold = "false";
defparam \dataWriteReg[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[8]~output (
	.i(\my_processor|data_writeReg[8]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[8]~output .bus_hold = "false";
defparam \dataWriteReg[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[9]~output (
	.i(\my_processor|data_writeReg[9]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[9]~output .bus_hold = "false";
defparam \dataWriteReg[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[10]~output (
	.i(\my_processor|data_writeReg[10]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[10]~output .bus_hold = "false";
defparam \dataWriteReg[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[11]~output (
	.i(\my_processor|data_writeReg[11]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[11]~output .bus_hold = "false";
defparam \dataWriteReg[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[12]~output (
	.i(\my_processor|data_writeReg[12]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[12]~output .bus_hold = "false";
defparam \dataWriteReg[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[13]~output (
	.i(\my_processor|data_writeReg[13]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[13]~output .bus_hold = "false";
defparam \dataWriteReg[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[14]~output (
	.i(\my_processor|data_writeReg[14]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[14]~output .bus_hold = "false";
defparam \dataWriteReg[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[15]~output (
	.i(\my_processor|data_writeReg[15]~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[15]~output .bus_hold = "false";
defparam \dataWriteReg[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[16]~output (
	.i(\my_processor|data_writeReg[16]~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[16]~output .bus_hold = "false";
defparam \dataWriteReg[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[17]~output (
	.i(\my_processor|data_writeReg[17]~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[17]~output .bus_hold = "false";
defparam \dataWriteReg[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[18]~output (
	.i(\my_processor|data_writeReg[18]~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[18]~output .bus_hold = "false";
defparam \dataWriteReg[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[19]~output (
	.i(\my_processor|data_writeReg[19]~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[19]~output .bus_hold = "false";
defparam \dataWriteReg[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[20]~output (
	.i(\my_processor|data_writeReg[20]~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[20]~output .bus_hold = "false";
defparam \dataWriteReg[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[21]~output (
	.i(\my_processor|data_writeReg[21]~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[21]~output .bus_hold = "false";
defparam \dataWriteReg[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[22]~output (
	.i(\my_processor|data_writeReg[22]~147_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[22]~output .bus_hold = "false";
defparam \dataWriteReg[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[23]~output (
	.i(\my_processor|data_writeReg[23]~155_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[23]~output .bus_hold = "false";
defparam \dataWriteReg[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[24]~output (
	.i(\my_processor|data_writeReg[24]~163_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[24]~output .bus_hold = "false";
defparam \dataWriteReg[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[25]~output (
	.i(\my_processor|data_writeReg[25]~171_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[25]~output .bus_hold = "false";
defparam \dataWriteReg[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[26]~output (
	.i(\my_processor|data_writeReg[26]~179_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[26]~output .bus_hold = "false";
defparam \dataWriteReg[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[27]~output (
	.i(\my_processor|data_writeReg[27]~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[27]~output .bus_hold = "false";
defparam \dataWriteReg[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[28]~output (
	.i(\my_processor|data_writeReg[28]~196_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[28]~output .bus_hold = "false";
defparam \dataWriteReg[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[29]~output (
	.i(\my_processor|data_writeReg[29]~204_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[29]~output .bus_hold = "false";
defparam \dataWriteReg[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[30]~output (
	.i(\my_processor|data_writeReg[30]~207_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[30]~output .bus_hold = "false";
defparam \dataWriteReg[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dataWriteReg[31]~output (
	.i(\my_processor|data_writeReg[31]~209_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataWriteReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataWriteReg[31]~output .bus_hold = "false";
defparam \dataWriteReg[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrlWriteReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrlWriteReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrlWriteReg[0]~output .bus_hold = "false";
defparam \ctrlWriteReg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrlWriteReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrlWriteReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrlWriteReg[1]~output .bus_hold = "false";
defparam \ctrlWriteReg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrlWriteReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrlWriteReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrlWriteReg[2]~output .bus_hold = "false";
defparam \ctrlWriteReg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrlWriteReg[3]~output (
	.i(\my_processor|ctrl_writeReg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrlWriteReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrlWriteReg[3]~output .bus_hold = "false";
defparam \ctrlWriteReg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrlWriteReg[4]~output (
	.i(\my_processor|ctrl_writeReg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrlWriteReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrlWriteReg[4]~output .bus_hold = "false";
defparam \ctrlWriteReg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \f1|clock_out~0 (
// Equation(s):
// \f1|clock_out~0_combout  = (!\f1|clock_out~q  & !\reset~input_o )

	.dataa(\f1|clock_out~q ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\f1|clock_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \f1|clock_out~0 .lut_mask = 16'h1111;
defparam \f1|clock_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \f1|clock_out (
	.clk(\clock~input_o ),
	.d(\f1|clock_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|clock_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|clock_out .is_wysiwyg = "true";
defparam \f1|clock_out .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \c1|r_reg[0]~2 (
// Equation(s):
// \c1|r_reg[0]~2_combout  = !\c1|r_reg [0]

	.dataa(\c1|r_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\c1|r_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|r_reg[0]~2 .lut_mask = 16'h5555;
defparam \c1|r_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \c1|r_reg[0] (
	.clk(\clock~input_o ),
	.d(\c1|r_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|r_reg[0] .is_wysiwyg = "true";
defparam \c1|r_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \c1|r_reg~0 (
// Equation(s):
// \c1|r_reg~0_combout  = (!\c1|r_reg [0] & \c1|r_reg [1])

	.dataa(\c1|r_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\c1|r_reg [1]),
	.cin(gnd),
	.combout(\c1|r_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|r_reg~0 .lut_mask = 16'h5500;
defparam \c1|r_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \c1|r_reg[1] (
	.clk(\clock~input_o ),
	.d(\c1|r_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|r_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|r_reg[1] .is_wysiwyg = "true";
defparam \c1|r_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \c1|clk_track~0 (
// Equation(s):
// \c1|clk_track~0_combout  = \c1|clk_track~q  $ (((!\c1|r_reg [1] & \c1|r_reg [0])))

	.dataa(\c1|clk_track~q ),
	.datab(\c1|r_reg [1]),
	.datac(gnd),
	.datad(\c1|r_reg [0]),
	.cin(gnd),
	.combout(\c1|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|clk_track~0 .lut_mask = 16'h99AA;
defparam \c1|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \c1|clk_track (
	.clk(\clock~input_o ),
	.d(\c1|clk_track~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|clk_track .is_wysiwyg = "true";
defparam \c1|clk_track .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~0 (
// Equation(s):
// \my_processor|Add2~0_combout  = \my_processor|pc [0] $ (VCC)
// \my_processor|Add2~1  = CARRY(\my_processor|pc [0])

	.dataa(\my_processor|pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|Add2~0_combout ),
	.cout(\my_processor|Add2~1 ));
// synopsys translate_off
defparam \my_processor|Add2~0 .lut_mask = 16'h55AA;
defparam \my_processor|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~2 (
// Equation(s):
// \my_processor|Add2~2_combout  = (\my_processor|pc [1] & (!\my_processor|Add2~1 )) # (!\my_processor|pc [1] & ((\my_processor|Add2~1 ) # (GND)))
// \my_processor|Add2~3  = CARRY((!\my_processor|Add2~1 ) # (!\my_processor|pc [1]))

	.dataa(\my_processor|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~1 ),
	.combout(\my_processor|Add2~2_combout ),
	.cout(\my_processor|Add2~3 ));
// synopsys translate_off
defparam \my_processor|Add2~2 .lut_mask = 16'h5A5F;
defparam \my_processor|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~4 (
// Equation(s):
// \my_processor|Add2~4_combout  = (\my_processor|pc [2] & (\my_processor|Add2~3  $ (GND))) # (!\my_processor|pc [2] & (!\my_processor|Add2~3  & VCC))
// \my_processor|Add2~5  = CARRY((\my_processor|pc [2] & !\my_processor|Add2~3 ))

	.dataa(\my_processor|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~3 ),
	.combout(\my_processor|Add2~4_combout ),
	.cout(\my_processor|Add2~5 ));
// synopsys translate_off
defparam \my_processor|Add2~4 .lut_mask = 16'hA50A;
defparam \my_processor|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~6 (
// Equation(s):
// \my_processor|Add2~6_combout  = (\my_processor|pc [3] & (!\my_processor|Add2~5 )) # (!\my_processor|pc [3] & ((\my_processor|Add2~5 ) # (GND)))
// \my_processor|Add2~7  = CARRY((!\my_processor|Add2~5 ) # (!\my_processor|pc [3]))

	.dataa(\my_processor|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~5 ),
	.combout(\my_processor|Add2~6_combout ),
	.cout(\my_processor|Add2~7 ));
// synopsys translate_off
defparam \my_processor|Add2~6 .lut_mask = 16'h5A5F;
defparam \my_processor|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~8 (
// Equation(s):
// \my_processor|Add2~8_combout  = (\my_processor|pc [4] & (\my_processor|Add2~7  $ (GND))) # (!\my_processor|pc [4] & (!\my_processor|Add2~7  & VCC))
// \my_processor|Add2~9  = CARRY((\my_processor|pc [4] & !\my_processor|Add2~7 ))

	.dataa(\my_processor|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~7 ),
	.combout(\my_processor|Add2~8_combout ),
	.cout(\my_processor|Add2~9 ));
// synopsys translate_off
defparam \my_processor|Add2~8 .lut_mask = 16'hA50A;
defparam \my_processor|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~10 (
// Equation(s):
// \my_processor|Add2~10_combout  = (\my_processor|pc [5] & (!\my_processor|Add2~9 )) # (!\my_processor|pc [5] & ((\my_processor|Add2~9 ) # (GND)))
// \my_processor|Add2~11  = CARRY((!\my_processor|Add2~9 ) # (!\my_processor|pc [5]))

	.dataa(\my_processor|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~9 ),
	.combout(\my_processor|Add2~10_combout ),
	.cout(\my_processor|Add2~11 ));
// synopsys translate_off
defparam \my_processor|Add2~10 .lut_mask = 16'h5A5F;
defparam \my_processor|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~12 (
// Equation(s):
// \my_processor|Add2~12_combout  = (\my_processor|pc [6] & (\my_processor|Add2~11  $ (GND))) # (!\my_processor|pc [6] & (!\my_processor|Add2~11  & VCC))
// \my_processor|Add2~13  = CARRY((\my_processor|pc [6] & !\my_processor|Add2~11 ))

	.dataa(\my_processor|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~11 ),
	.combout(\my_processor|Add2~12_combout ),
	.cout(\my_processor|Add2~13 ));
// synopsys translate_off
defparam \my_processor|Add2~12 .lut_mask = 16'hA50A;
defparam \my_processor|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~14 (
// Equation(s):
// \my_processor|Add2~14_combout  = (\my_processor|pc [7] & (!\my_processor|Add2~13 )) # (!\my_processor|pc [7] & ((\my_processor|Add2~13 ) # (GND)))
// \my_processor|Add2~15  = CARRY((!\my_processor|Add2~13 ) # (!\my_processor|pc [7]))

	.dataa(\my_processor|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~13 ),
	.combout(\my_processor|Add2~14_combout ),
	.cout(\my_processor|Add2~15 ));
// synopsys translate_off
defparam \my_processor|Add2~14 .lut_mask = 16'h5A5F;
defparam \my_processor|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~16 (
// Equation(s):
// \my_processor|Add2~16_combout  = (\my_processor|pc [8] & (\my_processor|Add2~15  $ (GND))) # (!\my_processor|pc [8] & (!\my_processor|Add2~15  & VCC))
// \my_processor|Add2~17  = CARRY((\my_processor|pc [8] & !\my_processor|Add2~15 ))

	.dataa(\my_processor|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~15 ),
	.combout(\my_processor|Add2~16_combout ),
	.cout(\my_processor|Add2~17 ));
// synopsys translate_off
defparam \my_processor|Add2~16 .lut_mask = 16'hA50A;
defparam \my_processor|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~18 (
// Equation(s):
// \my_processor|Add2~18_combout  = (\my_processor|pc [9] & (!\my_processor|Add2~17 )) # (!\my_processor|pc [9] & ((\my_processor|Add2~17 ) # (GND)))
// \my_processor|Add2~19  = CARRY((!\my_processor|Add2~17 ) # (!\my_processor|pc [9]))

	.dataa(\my_processor|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~17 ),
	.combout(\my_processor|Add2~18_combout ),
	.cout(\my_processor|Add2~19 ));
// synopsys translate_off
defparam \my_processor|Add2~18 .lut_mask = 16'h5A5F;
defparam \my_processor|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~20 (
// Equation(s):
// \my_processor|Add2~20_combout  = (\my_processor|pc [10] & (\my_processor|Add2~19  $ (GND))) # (!\my_processor|pc [10] & (!\my_processor|Add2~19  & VCC))
// \my_processor|Add2~21  = CARRY((\my_processor|pc [10] & !\my_processor|Add2~19 ))

	.dataa(\my_processor|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~19 ),
	.combout(\my_processor|Add2~20_combout ),
	.cout(\my_processor|Add2~21 ));
// synopsys translate_off
defparam \my_processor|Add2~20 .lut_mask = 16'hA50A;
defparam \my_processor|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020844400400422000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DF7BBBD8FEDFDDCFC;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028A00000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB~5 (
// Equation(s):
// \my_processor|ctrl_readRegB~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB~5 .lut_mask = 16'h0002;
defparam \my_processor|ctrl_readRegB~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~13 (
// Equation(s):
// \my_processor|pc[6]~13_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & 
// \my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|pc[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~13 .lut_mask = 16'h0100;
defparam \my_processor|pc[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_jiType~0 (
// Equation(s):
// \my_processor|is_jiType~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_imem|altsyncram_component|auto_generated|q_a [31] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|is_jiType~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_jiType~0 .lut_mask = 16'h0088;
defparam \my_processor|is_jiType~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_jiType~1 (
// Equation(s):
// \my_processor|is_jiType~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & !\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|is_jiType~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_jiType~1 .lut_mask = 16'h00AA;
defparam \my_processor|is_jiType~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~180 (
// Equation(s):
// \my_processor|data_writeReg[27]~180_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_processor|is_bne~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & ((!\my_processor|is_jiType~0_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_processor|is_bne~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|is_jiType~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~180 .lut_mask = 16'h8BFF;
defparam \my_processor|data_writeReg[27]~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_blt~0 (
// Equation(s):
// \my_processor|is_blt~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|is_blt~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_blt~0 .lut_mask = 16'h000F;
defparam \my_processor|is_blt~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_rType (
// Equation(s):
// \my_processor|is_rType~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28]) # ((\my_imem|altsyncram_component|auto_generated|q_a [27]) # ((\my_imem|altsyncram_component|auto_generated|q_a [29]) # (!\my_processor|is_blt~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|is_blt~0_combout ),
	.cin(gnd),
	.combout(\my_processor|is_rType~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_rType .lut_mask = 16'hFEFF;
defparam \my_processor|is_rType .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Decoder0~2 (
// Equation(s):
// \my_processor|alu1|Decoder0~2_combout  = (\my_processor|is_rType~combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_processor|is_rType~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|alu1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Decoder0~2 .lut_mask = 16'hAAAB;
defparam \my_processor|alu1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_sub~0 (
// Equation(s):
// \my_processor|is_sub~0_combout  = (\my_processor|is_rType~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # (!\my_processor|alu1|Decoder0~2_combout ))

	.dataa(\my_processor|is_rType~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\my_processor|alu1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|is_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_sub~0 .lut_mask = 16'hEEFF;
defparam \my_processor|is_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|addiOverflow~0 (
// Equation(s):
// \my_processor|addiOverflow~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_processor|is_blt~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_processor|is_blt~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|addiOverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|addiOverflow~0 .lut_mask = 16'h0080;
defparam \my_processor|addiOverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|wren (
// Equation(s):
// \my_processor|wren~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|is_blt~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|is_blt~0_combout ),
	.cin(gnd),
	.combout(\my_processor|wren~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|wren .lut_mask = 16'h8000;
defparam \my_processor|wren .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B3FFB00000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg~0 (
// Equation(s):
// \my_processor|ctrl_writeReg~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg~0 .lut_mask = 16'hEAEA;
defparam \my_processor|ctrl_writeReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg~1 (
// Equation(s):
// \my_processor|ctrl_writeReg~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28]) # ((\my_processor|ctrl_writeReg~0_combout ) # (\my_imem|altsyncram_component|auto_generated|q_a [27] $ (\my_imem|altsyncram_component|auto_generated|q_a 
// [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|ctrl_writeReg~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg~1 .lut_mask = 16'hFFBE;
defparam \my_processor|ctrl_writeReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_jal (
// Equation(s):
// \my_processor|is_jal~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_blt~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|is_blt~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|is_jal~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_jal .lut_mask = 16'h0080;
defparam \my_processor|is_jal .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~211 (
// Equation(s):
// \my_processor|data_writeReg[7]~211_combout  = (!\my_processor|is_jal~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|is_jiType~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~211 .lut_mask = 16'h00F7;
defparam \my_processor|data_writeReg[7]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C71800000618CC300;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~1_combout  = (\my_processor|is_blt~0_combout  & ((\my_processor|is_jiType~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|is_jiType~1_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [14]))))) # (!\my_processor|is_blt~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|is_blt~0_combout ),
	.datad(\my_processor|is_jiType~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~1 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D75FBF80000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~7 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~7_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [26] & !\my_processor|ctrl_writeReg~1_combout )) # (!\my_processor|ctrl_writeReg[4]~2_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg~1_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~7 .lut_mask = 16'h0AFF;
defparam \my_processor|ctrl_writeReg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|always0~5 (
// Equation(s):
// \my_regfile|always0~5_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))) # (!\my_processor|ctrl_writeReg~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|ctrl_writeReg~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|always0~5 .lut_mask = 16'h08FF;
defparam \my_regfile|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000741A114B1A200B74;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D75A000487FBDD340;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D001BA26A7C0F2C00;
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|always0~2 (
// Equation(s):
// \my_regfile|always0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25]) # ((\my_imem|altsyncram_component|auto_generated|q_a [26]) # ((\my_imem|altsyncram_component|auto_generated|q_a [24]) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|always0~2 .lut_mask = 16'hFFFE;
defparam \my_regfile|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|always0~3 (
// Equation(s):
// \my_regfile|always0~3_combout  = (\my_processor|is_jal~combout ) # ((!\my_processor|ctrl_writeReg~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [22]) # (\my_regfile|always0~2_combout ))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_regfile|always0~2_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_regfile|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|always0~3 .lut_mask = 16'hFF54;
defparam \my_regfile|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|always0~4 (
// Equation(s):
// \my_regfile|always0~4_combout  = (!\c1|clk_track~q  & ((\my_regfile|always0~3_combout ) # ((!\my_processor|ctrl_writeReg[4]~2_combout  & \my_regfile|always0~5_combout ))))

	.dataa(\c1|clk_track~q ),
	.datab(\my_processor|ctrl_writeReg[4]~2_combout ),
	.datac(\my_regfile|always0~5_combout ),
	.datad(\my_regfile|always0~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|always0~4 .lut_mask = 16'h5510;
defparam \my_regfile|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~3_combout  = (\my_processor|is_jal~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|ctrl_writeReg[4]~2_combout  & !\my_processor|ctrl_writeReg~1_combout )))

	.dataa(\my_processor|is_jal~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|ctrl_writeReg[4]~2_combout ),
	.datad(\my_processor|ctrl_writeReg~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~3 .lut_mask = 16'hAAEA;
defparam \my_processor|ctrl_writeReg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~4_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [23] & !\my_processor|ctrl_writeReg~1_combout )) # (!\my_processor|ctrl_writeReg[4]~2_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg~1_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~4 .lut_mask = 16'h0AFF;
defparam \my_processor|ctrl_writeReg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~5 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~5_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_processor|ctrl_writeReg~1_combout )) # (!\my_processor|ctrl_writeReg[4]~2_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg~1_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~5 .lut_mask = 16'h0AFF;
defparam \my_processor|ctrl_writeReg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~0 (
// Equation(s):
// \my_regfile|Decoder0~0_combout  = (\my_regfile|always0~4_combout  & (!\my_processor|ctrl_writeReg[0]~3_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & !\my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~0 .lut_mask = 16'h0020;
defparam \my_regfile|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~1 (
// Equation(s):
// \my_regfile|Decoder0~1_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~1 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B061800000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023002000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~0_combout  = (\my_processor|is_blt~0_combout  & ((\my_processor|is_jiType~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|is_jiType~1_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15]))))) # (!\my_processor|is_blt~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|is_blt~0_combout ),
	.datad(\my_processor|is_jiType~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~0 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~4 (
// Equation(s):
// \my_regfile|Decoder0~4_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~0_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~4 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[18][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~23 (
// Equation(s):
// \my_processor|data_operandB[31]~23_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][31]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][31]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~23 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~2 (
// Equation(s):
// \my_regfile|Decoder0~2_combout  = (\my_regfile|always0~4_combout  & (!\my_processor|ctrl_writeReg[0]~3_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & \my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~2 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~5 (
// Equation(s):
// \my_regfile|Decoder0~5_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~2_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~5 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~24 (
// Equation(s):
// \my_processor|data_operandB[31]~24_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[31]~23_combout  & ((\my_regfile|registers[30][31]~q ))) # (!\my_processor|data_operandB[31]~23_combout  & 
// (\my_regfile|registers[22][31]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[31]~23_combout ))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[31]~23_combout ),
	.datad(\my_regfile|registers[30][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~24 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00198000600C2000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~2_combout  = (\my_processor|is_blt~0_combout  & ((\my_processor|is_jiType~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|is_jiType~1_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [13]))))) # (!\my_processor|is_blt~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|is_blt~0_combout ),
	.datad(\my_processor|is_jiType~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~2 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~8 (
// Equation(s):
// \my_regfile|Decoder0~8_combout  = (\my_regfile|always0~4_combout  & (\my_processor|ctrl_writeReg[0]~3_combout  & (!\my_processor|ctrl_writeReg[1]~4_combout  & !\my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~8 .lut_mask = 16'h0008;
defparam \my_regfile|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~9 (
// Equation(s):
// \my_regfile|Decoder0~9_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~8_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~9 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~6 (
// Equation(s):
// \my_regfile|Decoder0~6_combout  = (\my_regfile|always0~4_combout  & (\my_processor|ctrl_writeReg[0]~3_combout  & (!\my_processor|ctrl_writeReg[1]~4_combout  & \my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~6 .lut_mask = 16'h0800;
defparam \my_regfile|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~7 (
// Equation(s):
// \my_regfile|Decoder0~7_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~6_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~7 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~10 (
// Equation(s):
// \my_regfile|Decoder0~10_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~8_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~10 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[17][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~25 (
// Equation(s):
// \my_processor|data_operandB[31]~25_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][31]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][31]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~25 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~11 (
// Equation(s):
// \my_regfile|Decoder0~11_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~11 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~26 (
// Equation(s):
// \my_processor|data_operandB[31]~26_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[31]~25_combout  & ((\my_regfile|registers[29][31]~q ))) # (!\my_processor|data_operandB[31]~25_combout  & 
// (\my_regfile|registers[25][31]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[31]~25_combout ))))

	.dataa(\my_regfile|registers[25][31]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[31]~25_combout ),
	.datad(\my_regfile|registers[29][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~26 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007018410000002330;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023002000300;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~3_combout  = (\my_processor|is_blt~0_combout  & ((\my_processor|is_jiType~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|is_jiType~1_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [12]))))) # (!\my_processor|is_blt~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|is_blt~0_combout ),
	.datad(\my_processor|is_jiType~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~3 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~14 (
// Equation(s):
// \my_regfile|Decoder0~14_combout  = (\my_regfile|always0~4_combout  & (!\my_processor|ctrl_writeReg[0]~3_combout  & (!\my_processor|ctrl_writeReg[1]~4_combout  & \my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~14 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~15 (
// Equation(s):
// \my_regfile|Decoder0~15_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~14_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~14_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~15 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~12 (
// Equation(s):
// \my_regfile|Decoder0~12_combout  = (\my_regfile|always0~4_combout  & (!\my_processor|ctrl_writeReg[0]~3_combout  & (!\my_processor|ctrl_writeReg[1]~4_combout  & !\my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~12 .lut_mask = 16'h0002;
defparam \my_regfile|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~13 (
// Equation(s):
// \my_regfile|Decoder0~13_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~12_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~13 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~16 (
// Equation(s):
// \my_regfile|Decoder0~16_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~12_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~12_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~16 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[16][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~27 (
// Equation(s):
// \my_processor|data_operandB[31]~27_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][31]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][31]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~27 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~17 (
// Equation(s):
// \my_regfile|Decoder0~17_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~14_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~17 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~28 (
// Equation(s):
// \my_processor|data_operandB[31]~28_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[31]~27_combout  & ((\my_regfile|registers[28][31]~q ))) # (!\my_processor|data_operandB[31]~27_combout  & 
// (\my_regfile|registers[20][31]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[31]~27_combout ))))

	.dataa(\my_regfile|registers[20][31]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[31]~27_combout ),
	.datad(\my_regfile|registers[28][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~28 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~29 (
// Equation(s):
// \my_processor|data_operandB[31]~29_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[31]~26_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[31]~28_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[31]~26_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~29 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~20 (
// Equation(s):
// \my_regfile|Decoder0~20_combout  = (\my_regfile|always0~4_combout  & (\my_processor|ctrl_writeReg[0]~3_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & !\my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~20 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~21 (
// Equation(s):
// \my_regfile|Decoder0~21_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~20_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~21 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~18 (
// Equation(s):
// \my_regfile|Decoder0~18_combout  = (\my_regfile|always0~4_combout  & (\my_processor|ctrl_writeReg[0]~3_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & \my_processor|ctrl_writeReg[2]~5_combout )))

	.dataa(\my_regfile|always0~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~18 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~19 (
// Equation(s):
// \my_regfile|Decoder0~19_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~18_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~18_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~19 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~22 (
// Equation(s):
// \my_regfile|Decoder0~22_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~20_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~20_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~22 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[19][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~30 (
// Equation(s):
// \my_processor|data_operandB[31]~30_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][31]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][31]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~30 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~23 (
// Equation(s):
// \my_regfile|Decoder0~23_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_processor|ctrl_writeReg[4]~7_combout  & \my_regfile|Decoder0~18_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datac(\my_regfile|Decoder0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~23 .lut_mask = 16'h8080;
defparam \my_regfile|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~31 (
// Equation(s):
// \my_processor|data_operandB[31]~31_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[31]~30_combout  & ((\my_regfile|registers[31][31]~q ))) # (!\my_processor|data_operandB[31]~30_combout  & 
// (\my_regfile|registers[27][31]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[31]~30_combout ))))

	.dataa(\my_regfile|registers[27][31]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[31]~30_combout ),
	.datad(\my_regfile|registers[31][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~31 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~32 (
// Equation(s):
// \my_processor|data_operandB[31]~32_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[31]~29_combout  & ((\my_processor|data_operandB[31]~31_combout ))) # (!\my_processor|data_operandB[31]~29_combout  & 
// (\my_processor|data_operandB[31]~24_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[31]~29_combout ))))

	.dataa(\my_processor|data_operandB[31]~24_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[31]~29_combout ),
	.datad(\my_processor|data_operandB[31]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~32 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~33 (
// Equation(s):
// \my_regfile|Decoder0~33_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~8_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~33 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~34 (
// Equation(s):
// \my_regfile|Decoder0~34_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~12_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~12_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~34 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[8][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~33 (
// Equation(s):
// \my_processor|data_operandB[31]~33_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][31]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][31]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~33 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~32 (
// Equation(s):
// \my_regfile|Decoder0~32_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~20_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~20_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~32 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~34 (
// Equation(s):
// \my_processor|data_operandB[31]~34_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[31]~33_combout  & ((\my_regfile|registers[11][31]~q ))) # (!\my_processor|data_operandB[31]~33_combout  & 
// (\my_regfile|registers[10][31]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[31]~33_combout ))))

	.dataa(\my_regfile|registers[10][31]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[31]~33_combout ),
	.datad(\my_regfile|registers[11][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~34 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALU_op[2]~2 (
// Equation(s):
// \my_processor|ALU_op[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|is_rType~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|ALU_op[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALU_op[2]~2 .lut_mask = 16'h00AA;
defparam \my_processor|ALU_op[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALU_op[1]~1 (
// Equation(s):
// \my_processor|ALU_op[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_processor|is_rType~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|ALU_op[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALU_op[1]~1 .lut_mask = 16'h00AA;
defparam \my_processor|ALU_op[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~7 (
// Equation(s):
// \my_processor|alu1|Selector0~7_combout  = (!\my_processor|is_rType~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # (\my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~7 .lut_mask = 16'h00EE;
defparam \my_processor|alu1|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALU_op[0]~0 (
// Equation(s):
// \my_processor|ALU_op[0]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|is_rType~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|ALU_op[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALU_op[0]~0 .lut_mask = 16'h00AA;
defparam \my_processor|ALU_op[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~4 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~4 .lut_mask = 16'h0003;
defparam \my_processor|alu1|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~0 (
// Equation(s):
// \my_processor|alu1|Selector26~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~0 .lut_mask = 16'h000F;
defparam \my_processor|alu1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~0 (
// Equation(s):
// \my_processor|alu1|Selector0~0_combout  = (\my_regfile|Mux0~20_combout  & ((\my_processor|ALU_op[0]~0_combout ) # ((\my_processor|alu1|ShiftLeft0~4_combout  & \my_processor|alu1|Selector26~0_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|ALU_op[0]~0_combout ),
	.datac(\my_processor|alu1|ShiftLeft0~4_combout ),
	.datad(\my_processor|alu1|Selector26~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~0 .lut_mask = 16'hA888;
defparam \my_processor|alu1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_setx~0 (
// Equation(s):
// \my_processor|is_setx~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|is_setx~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_setx~0 .lut_mask = 16'h0088;
defparam \my_processor|is_setx~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~59 (
// Equation(s):
// \my_processor|data_writeReg[16]~59_combout  = (!\my_processor|is_setx~0_combout  & (((\my_processor|is_sub~0_combout  & !\my_processor|addiOverflow~0_combout )) # (!\my_processor|alu1|overflow~combout )))

	.dataa(\my_processor|is_sub~0_combout ),
	.datab(\my_processor|addiOverflow~0_combout ),
	.datac(\my_processor|alu1|overflow~combout ),
	.datad(\my_processor|is_setx~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~59 .lut_mask = 16'h002F;
defparam \my_processor|data_writeReg[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA~0 (
// Equation(s):
// \my_processor|ctrl_readRegA~0_combout  = (\my_processor|is_blt~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_imem|altsyncram_component|auto_generated|q_a [29]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & !\my_imem|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\my_processor|is_blt~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA~0 .lut_mask = 16'h80A8;
defparam \my_processor|ctrl_readRegA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~4 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~4_combout  = (\my_processor|ctrl_readRegA~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|ctrl_readRegA~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// !\my_processor|ctrl_writeReg~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|ctrl_readRegA~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|ctrl_writeReg~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~4 .lut_mask = 16'h88B8;
defparam \my_processor|ctrl_readRegA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~25 (
// Equation(s):
// \my_regfile|Decoder0~25_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~2_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~25 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~3 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~3_combout  = (\my_processor|ctrl_readRegA~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|ctrl_readRegA~0_combout  & (((\my_processor|ctrl_writeReg~1_combout ) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|ctrl_writeReg~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|ctrl_readRegA~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~3 .lut_mask = 16'hAAFC;
defparam \my_processor|ctrl_readRegA[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~26 (
// Equation(s):
// \my_regfile|Decoder0~26_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~14_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~26 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[4][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~10 (
// Equation(s):
// \my_regfile|Mux7~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][24]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][24]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~27 (
// Equation(s):
// \my_regfile|Decoder0~27_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~18_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~27 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~11 (
// Equation(s):
// \my_regfile|Mux7~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux7~10_combout  & ((\my_regfile|registers[7][24]~q ))) # (!\my_regfile|Mux7~10_combout  & (\my_regfile|registers[5][24]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux7~10_combout ))))

	.dataa(\my_regfile|registers[5][24]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux7~10_combout ),
	.datad(\my_regfile|registers[7][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~2_combout  = (\my_processor|ctrl_readRegA~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|ctrl_readRegA~0_combout  & (((\my_processor|ctrl_writeReg~1_combout ) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|ctrl_writeReg~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_processor|ctrl_readRegA~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~2 .lut_mask = 16'hAAFC;
defparam \my_processor|ctrl_readRegA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~12 (
// Equation(s):
// \my_regfile|Mux7~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][24]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][24]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~13 (
// Equation(s):
// \my_regfile|Mux7~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux7~12_combout  & ((\my_regfile|registers[11][24]~q ))) # (!\my_regfile|Mux7~12_combout  & (\my_regfile|registers[10][24]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux7~12_combout ))))

	.dataa(\my_regfile|registers[10][24]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux7~12_combout ),
	.datad(\my_regfile|registers[11][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~1 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~1_combout  = (\my_processor|ctrl_readRegA~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|ctrl_readRegA~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_processor|ctrl_writeReg~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|ctrl_writeReg~1_combout ),
	.datad(\my_processor|ctrl_readRegA~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~1 .lut_mask = 16'hAAFC;
defparam \my_processor|ctrl_readRegA[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~30 (
// Equation(s):
// \my_regfile|Decoder0~30_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~20_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~30 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~28 (
// Equation(s):
// \my_regfile|Decoder0~28_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~8_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~28 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~14 (
// Equation(s):
// \my_regfile|Mux7~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][24]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][24]~q ),
	.datac(\my_regfile|registers[1][24]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~29 (
// Equation(s):
// \my_regfile|Decoder0~29_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~0_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~29 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~15 (
// Equation(s):
// \my_regfile|Mux7~15_combout  = (\my_regfile|Mux7~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][24]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux7~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][24]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~16 (
// Equation(s):
// \my_regfile|Mux7~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux7~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux7~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux7~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux7~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~35 (
// Equation(s):
// \my_regfile|Decoder0~35_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~6_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~35 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~36 (
// Equation(s):
// \my_regfile|Decoder0~36_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~2_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~36 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~37 (
// Equation(s):
// \my_regfile|Decoder0~37_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~14_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~14_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~37 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[12][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~17 (
// Equation(s):
// \my_regfile|Mux7~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][24]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][24]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~38 (
// Equation(s):
// \my_regfile|Decoder0~38_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~18_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~18_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~38 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~18 (
// Equation(s):
// \my_regfile|Mux7~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux7~17_combout  & ((\my_regfile|registers[15][24]~q ))) # (!\my_regfile|Mux7~17_combout  & (\my_regfile|registers[13][24]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux7~17_combout ))))

	.dataa(\my_regfile|registers[13][24]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux7~17_combout ),
	.datad(\my_regfile|registers[15][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~19 (
// Equation(s):
// \my_regfile|Mux7~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux7~16_combout  & ((\my_regfile|Mux7~18_combout ))) # (!\my_regfile|Mux7~16_combout  & (\my_regfile|Mux7~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux7~16_combout ))))

	.dataa(\my_regfile|Mux7~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux7~16_combout ),
	.datad(\my_regfile|Mux7~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C719DC00000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~5 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~5_combout  = (\my_processor|ctrl_readRegA~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|ctrl_readRegA~0_combout  & (((\my_processor|ctrl_writeReg~1_combout ) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|ctrl_writeReg~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|ctrl_readRegA~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~5 .lut_mask = 16'hAAFC;
defparam \my_processor|ctrl_readRegA[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[24]~24 (
// Equation(s):
// \my_processor|data[24]~24_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux7~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux7~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux7~9_combout ),
	.datac(\my_regfile|Mux7~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~24 .lut_mask = 16'h88A0;
defparam \my_processor|data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_lw~0 (
// Equation(s):
// \my_processor|is_lw~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|is_lw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_lw~0 .lut_mask = 16'h0002;
defparam \my_processor|is_lw~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~16 (
// Equation(s):
// \my_regfile|Mux31~16_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][0]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][0]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][0]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~17 (
// Equation(s):
// \my_regfile|Mux31~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux31~16_combout  & ((\my_regfile|registers[7][0]~q ))) # (!\my_regfile|Mux31~16_combout  & (\my_regfile|registers[5][0]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux31~16_combout ))))

	.dataa(\my_regfile|registers[5][0]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux31~16_combout ),
	.datad(\my_regfile|registers[7][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~17 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~18 (
// Equation(s):
// \my_regfile|Mux31~18_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[3]~1_combout )) # (!\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~1_combout  & 
// ((\my_processor|ctrl_readRegA[1]~3_combout ) # (\my_regfile|registers[1][0]~q ))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[1][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~18 .lut_mask = 16'h9998;
defparam \my_regfile|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[3][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~19 (
// Equation(s):
// \my_regfile|Mux31~19_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|registers[3][0]~q ) # (!\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[2][0]~q  & 
// ((\my_processor|ctrl_readRegA[1]~3_combout ))))

	.dataa(\my_regfile|registers[2][0]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|registers[3][0]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~19 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[11][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~20 (
// Equation(s):
// \my_regfile|Mux31~20_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[9][0]~q ) # ((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|registers[8][0]~q  & 
// !\my_processor|ctrl_readRegA[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[9][0]~q ),
	.datac(\my_regfile|registers[8][0]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~20 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~21 (
// Equation(s):
// \my_regfile|Mux31~21_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux31~20_combout  & ((\my_regfile|registers[11][0]~q ))) # (!\my_regfile|Mux31~20_combout  & (\my_regfile|registers[10][0]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux31~20_combout ))))

	.dataa(\my_regfile|registers[10][0]~q ),
	.datab(\my_regfile|registers[11][0]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux31~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~21 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux31~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~22 (
// Equation(s):
// \my_regfile|Mux31~22_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux31~18_combout ) # ((\my_regfile|Mux31~21_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux31~18_combout  & 
// (\my_regfile|Mux31~19_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux31~18_combout ),
	.datac(\my_regfile|Mux31~19_combout ),
	.datad(\my_regfile|Mux31~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~22 .lut_mask = 16'hEAC8;
defparam \my_regfile|Mux31~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~23 (
// Equation(s):
// \my_regfile|Mux31~23_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][0]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][0]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][0]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~23 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~24 (
// Equation(s):
// \my_regfile|Mux31~24_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux31~23_combout  & ((\my_regfile|registers[15][0]~q ))) # (!\my_regfile|Mux31~23_combout  & (\my_regfile|registers[13][0]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux31~23_combout ))))

	.dataa(\my_regfile|registers[13][0]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux31~23_combout ),
	.datad(\my_regfile|registers[15][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~24 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~25 (
// Equation(s):
// \my_regfile|Mux31~25_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux31~22_combout  & ((\my_regfile|Mux31~24_combout ))) # (!\my_regfile|Mux31~22_combout  & (\my_regfile|Mux31~17_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux31~22_combout ))))

	.dataa(\my_regfile|Mux31~17_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux31~22_combout ),
	.datad(\my_regfile|Mux31~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~25 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[0]~0 (
// Equation(s):
// \my_processor|data[0]~0_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux31~15_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux31~25_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux31~15_combout ),
	.datac(\my_regfile|Mux31~25_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~0 .lut_mask = 16'h88A0;
defparam \my_processor|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~22 (
// Equation(s):
// \my_processor|data_writeReg[1]~22_combout  = (\my_processor|alu1|overflow~combout  & ((\my_processor|is_sub~0_combout  & (\my_processor|addiOverflow~0_combout )) # (!\my_processor|is_sub~0_combout  & ((\my_processor|ALU_op[0]~0_combout )))))

	.dataa(\my_processor|alu1|overflow~combout ),
	.datab(\my_processor|addiOverflow~0_combout ),
	.datac(\my_processor|ALU_op[0]~0_combout ),
	.datad(\my_processor|is_sub~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~22 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~14 (
// Equation(s):
// \my_regfile|Mux30~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][1]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][1]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][1]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~15 (
// Equation(s):
// \my_regfile|Mux30~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux30~14_combout  & ((\my_regfile|registers[11][1]~q ))) # (!\my_regfile|Mux30~14_combout  & (\my_regfile|registers[10][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux30~14_combout ))))

	.dataa(\my_regfile|registers[10][1]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux30~14_combout ),
	.datad(\my_regfile|registers[11][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~16 (
// Equation(s):
// \my_regfile|Mux30~16_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][1]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][1]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][1]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~17 (
// Equation(s):
// \my_regfile|Mux30~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux30~16_combout  & ((\my_regfile|registers[7][1]~q ))) # (!\my_regfile|Mux30~16_combout  & (\my_regfile|registers[5][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux30~16_combout ))))

	.dataa(\my_regfile|registers[5][1]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux30~16_combout ),
	.datad(\my_regfile|registers[7][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~17 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~39 (
// Equation(s):
// \my_regfile|Decoder0~39_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~12_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~39 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[0][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~18 (
// Equation(s):
// \my_regfile|Mux30~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (((\my_imem|altsyncram_component|auto_generated|q_a [22])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_regfile|registers[1][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [22] & ((\my_regfile|registers[0][1]~q )))))

	.dataa(\my_regfile|registers[1][1]~q ),
	.datab(\my_regfile|registers[0][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~18 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~19 (
// Equation(s):
// \my_regfile|Mux30~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[1][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[0][1]~q )))))

	.dataa(\my_regfile|registers[1][1]~q ),
	.datab(\my_regfile|registers[0][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~19 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~20 (
// Equation(s):
// \my_regfile|Mux30~20_combout  = (\my_processor|ctrl_readRegA~0_combout  & (((\my_regfile|Mux30~18_combout )))) # (!\my_processor|ctrl_readRegA~0_combout  & (!\my_processor|ctrl_writeReg~1_combout  & ((\my_regfile|Mux30~19_combout ))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_processor|ctrl_readRegA~0_combout ),
	.datac(\my_regfile|Mux30~18_combout ),
	.datad(\my_regfile|Mux30~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~20 .lut_mask = 16'hD1C0;
defparam \my_regfile|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~21 (
// Equation(s):
// \my_regfile|Mux30~21_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux30~20_combout  & ((\my_regfile|registers[3][1]~q ))) # (!\my_regfile|Mux30~20_combout  & (\my_regfile|registers[2][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux30~20_combout ))))

	.dataa(\my_regfile|registers[2][1]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux30~20_combout ),
	.datad(\my_regfile|registers[3][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~21 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~22 (
// Equation(s):
// \my_regfile|Mux30~22_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux30~17_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux30~21_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux30~17_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux30~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~22 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~23 (
// Equation(s):
// \my_regfile|Mux30~23_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][1]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][1]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][1]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~23 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~24 (
// Equation(s):
// \my_regfile|Mux30~24_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux30~23_combout  & ((\my_regfile|registers[15][1]~q ))) # (!\my_regfile|Mux30~23_combout  & (\my_regfile|registers[13][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux30~23_combout ))))

	.dataa(\my_regfile|registers[13][1]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux30~23_combout ),
	.datad(\my_regfile|registers[15][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~24 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~25 (
// Equation(s):
// \my_regfile|Mux30~25_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux30~22_combout  & ((\my_regfile|Mux30~24_combout ))) # (!\my_regfile|Mux30~22_combout  & (\my_regfile|Mux30~15_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux30~22_combout ))))

	.dataa(\my_regfile|Mux30~15_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux30~22_combout ),
	.datad(\my_regfile|Mux30~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~25 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[1]~1 (
// Equation(s):
// \my_processor|data[1]~1_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux30~13_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux30~25_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux30~13_combout ),
	.datac(\my_regfile|Mux30~25_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~1 .lut_mask = 16'h88A0;
defparam \my_processor|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~10 (
// Equation(s):
// \my_regfile|Mux1~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][30]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][30]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~11 (
// Equation(s):
// \my_regfile|Mux1~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux1~10_combout  & ((\my_regfile|registers[7][30]~q ))) # (!\my_regfile|Mux1~10_combout  & (\my_regfile|registers[6][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux1~10_combout ))))

	.dataa(\my_regfile|registers[6][30]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux1~10_combout ),
	.datad(\my_regfile|registers[7][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~12 (
// Equation(s):
// \my_regfile|Mux1~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][30]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][30]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~13 (
// Equation(s):
// \my_regfile|Mux1~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux1~12_combout  & ((\my_regfile|registers[11][30]~q ))) # (!\my_regfile|Mux1~12_combout  & (\my_regfile|registers[9][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux1~12_combout ))))

	.dataa(\my_regfile|registers[9][30]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux1~12_combout ),
	.datad(\my_regfile|registers[11][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~14 (
// Equation(s):
// \my_regfile|Mux1~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][30]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][30]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~15 (
// Equation(s):
// \my_regfile|Mux1~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux1~14_combout  & ((\my_regfile|registers[3][30]~q ))) # (!\my_regfile|Mux1~14_combout  & (\my_regfile|registers[1][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux1~14_combout ))))

	.dataa(\my_regfile|registers[1][30]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux1~14_combout ),
	.datad(\my_regfile|registers[3][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~16 (
// Equation(s):
// \my_regfile|Mux1~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux1~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux1~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux1~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux1~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~17 (
// Equation(s):
// \my_regfile|Mux1~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][30]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][30]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~18 (
// Equation(s):
// \my_regfile|Mux1~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux1~17_combout  & ((\my_regfile|registers[15][30]~q ))) # (!\my_regfile|Mux1~17_combout  & (\my_regfile|registers[14][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux1~17_combout ))))

	.dataa(\my_regfile|registers[14][30]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux1~17_combout ),
	.datad(\my_regfile|registers[15][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~19 (
// Equation(s):
// \my_regfile|Mux1~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux1~16_combout  & ((\my_regfile|Mux1~18_combout ))) # (!\my_regfile|Mux1~16_combout  & (\my_regfile|Mux1~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux1~16_combout ))))

	.dataa(\my_regfile|Mux1~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux1~16_combout ),
	.datad(\my_regfile|Mux1~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[30]~30 (
// Equation(s):
// \my_processor|data[30]~30_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux1~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux1~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux1~9_combout ),
	.datac(\my_regfile|Mux1~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~30 .lut_mask = 16'h88A0;
defparam \my_processor|data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~29 (
// Equation(s):
// \my_processor|data_writeReg[2]~29_combout  = (((\my_processor|is_sub~0_combout  & !\my_processor|addiOverflow~0_combout )) # (!\my_processor|alu1|overflow~combout )) # (!\my_processor|data_writeReg[7]~211_combout )

	.dataa(\my_processor|is_sub~0_combout ),
	.datab(\my_processor|addiOverflow~0_combout ),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~29 .lut_mask = 16'h2FFF;
defparam \my_processor|data_writeReg[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~10 (
// Equation(s):
// \my_regfile|Mux28~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][3]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][3]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~11 (
// Equation(s):
// \my_regfile|Mux28~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux28~10_combout  & ((\my_regfile|registers[11][3]~q ))) # (!\my_regfile|Mux28~10_combout  & (\my_regfile|registers[9][3]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux28~10_combout ))))

	.dataa(\my_regfile|registers[9][3]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux28~10_combout ),
	.datad(\my_regfile|registers[11][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~12 (
// Equation(s):
// \my_regfile|Mux28~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][3]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][3]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~13 (
// Equation(s):
// \my_regfile|Mux28~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux28~12_combout  & ((\my_regfile|registers[7][3]~q ))) # (!\my_regfile|Mux28~12_combout  & (\my_regfile|registers[6][3]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux28~12_combout ))))

	.dataa(\my_regfile|registers[6][3]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux28~12_combout ),
	.datad(\my_regfile|registers[7][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~14 (
// Equation(s):
// \my_regfile|Mux28~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][3]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][3]~q ),
	.datac(\my_regfile|registers[1][3]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~15 (
// Equation(s):
// \my_regfile|Mux28~15_combout  = (\my_regfile|Mux28~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][3]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux28~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][3]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~16 (
// Equation(s):
// \my_regfile|Mux28~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux28~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux28~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux28~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux28~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~17 (
// Equation(s):
// \my_regfile|Mux28~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][3]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][3]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~18 (
// Equation(s):
// \my_regfile|Mux28~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux28~17_combout  & ((\my_regfile|registers[15][3]~q ))) # (!\my_regfile|Mux28~17_combout  & (\my_regfile|registers[14][3]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux28~17_combout ))))

	.dataa(\my_regfile|registers[14][3]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux28~17_combout ),
	.datad(\my_regfile|registers[15][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~19 (
// Equation(s):
// \my_regfile|Mux28~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux28~16_combout  & ((\my_regfile|Mux28~18_combout ))) # (!\my_regfile|Mux28~16_combout  & (\my_regfile|Mux28~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux28~16_combout ))))

	.dataa(\my_regfile|Mux28~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux28~16_combout ),
	.datad(\my_regfile|Mux28~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[3]~3 (
// Equation(s):
// \my_processor|data[3]~3_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux28~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux28~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux28~9_combout ),
	.datac(\my_regfile|Mux28~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~3 .lut_mask = 16'h88A0;
defparam \my_processor|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~116 (
// Equation(s):
// \my_processor|data_writeReg[19]~116_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~116 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[19]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_lw (
// Equation(s):
// \my_processor|is_lw~combout  = (\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|is_lw~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_lw .lut_mask = 16'h00AA;
defparam \my_processor|is_lw .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~89 (
// Equation(s):
// \my_processor|data_writeReg[21]~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_processor|is_rType~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~89 .lut_mask = 16'h0088;
defparam \my_processor|data_writeReg[21]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~7 (
// Equation(s):
// \my_processor|alu1|Selector30~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~7 .lut_mask = 16'h0003;
defparam \my_processor|alu1|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~8 (
// Equation(s):
// \my_processor|alu1|Selector30~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5]) # ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # ((\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// \my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~8 .lut_mask = 16'hFEEE;
defparam \my_processor|alu1|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~9 (
// Equation(s):
// \my_processor|alu1|Selector30~9_combout  = (\my_processor|is_rType~combout ) # ((\my_processor|alu1|Selector30~7_combout ) # (\my_processor|alu1|Selector30~8_combout ))

	.dataa(\my_processor|is_rType~combout ),
	.datab(\my_processor|alu1|Selector30~7_combout ),
	.datac(\my_processor|alu1|Selector30~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~9 .lut_mask = 16'hFEFE;
defparam \my_processor|alu1|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~90 (
// Equation(s):
// \my_processor|data_writeReg[21]~90_combout  = (\my_processor|is_lw~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|data_writeReg[21]~89_combout  & !\my_processor|alu1|Selector30~9_combout )))

	.dataa(\my_processor|is_lw~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|data_writeReg[21]~89_combout ),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~90 .lut_mask = 16'hAAEA;
defparam \my_processor|data_writeReg[21]~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~287 (
// Equation(s):
// \my_processor|data_operandB[19]~287_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][19]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][19]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~287 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~287 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~288 (
// Equation(s):
// \my_processor|data_operandB[19]~288_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[19]~287_combout  & ((\my_regfile|registers[29][19]~q ))) # (!\my_processor|data_operandB[19]~287_combout  & 
// (\my_regfile|registers[25][19]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[19]~287_combout ))))

	.dataa(\my_regfile|registers[25][19]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[19]~287_combout ),
	.datad(\my_regfile|registers[29][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~288 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~3 (
// Equation(s):
// \my_regfile|Decoder0~3_combout  = (\my_processor|ctrl_writeReg[4]~7_combout  & (\my_regfile|Decoder0~2_combout  & !\my_processor|ctrl_writeReg[3]~6_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~7_combout ),
	.datab(\my_regfile|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~3 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~289 (
// Equation(s):
// \my_processor|data_operandB[19]~289_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][19]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][19]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~289 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~290 (
// Equation(s):
// \my_processor|data_operandB[19]~290_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[19]~289_combout  & ((\my_regfile|registers[30][19]~q ))) # (!\my_processor|data_operandB[19]~289_combout  & 
// (\my_regfile|registers[22][19]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[19]~289_combout ))))

	.dataa(\my_regfile|registers[22][19]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[19]~289_combout ),
	.datad(\my_regfile|registers[30][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~290 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~290 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~291 (
// Equation(s):
// \my_processor|data_operandB[19]~291_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][19]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][19]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~291 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~292 (
// Equation(s):
// \my_processor|data_operandB[19]~292_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[19]~291_combout  & ((\my_regfile|registers[28][19]~q ))) # (!\my_processor|data_operandB[19]~291_combout  & 
// (\my_regfile|registers[20][19]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[19]~291_combout ))))

	.dataa(\my_regfile|registers[20][19]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[19]~291_combout ),
	.datad(\my_regfile|registers[28][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~292 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~293 (
// Equation(s):
// \my_processor|data_operandB[19]~293_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[19]~290_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[19]~292_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[19]~290_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[19]~292_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~293 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~294 (
// Equation(s):
// \my_processor|data_operandB[19]~294_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][19]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][19]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~294 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~295 (
// Equation(s):
// \my_processor|data_operandB[19]~295_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[19]~294_combout  & ((\my_regfile|registers[31][19]~q ))) # (!\my_processor|data_operandB[19]~294_combout  & 
// (\my_regfile|registers[27][19]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[19]~294_combout ))))

	.dataa(\my_regfile|registers[27][19]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[19]~294_combout ),
	.datad(\my_regfile|registers[31][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~295 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~296 (
// Equation(s):
// \my_processor|data_operandB[19]~296_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[19]~293_combout  & ((\my_processor|data_operandB[19]~295_combout ))) # (!\my_processor|data_operandB[19]~293_combout  & 
// (\my_processor|data_operandB[19]~288_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[19]~293_combout ))))

	.dataa(\my_processor|data_operandB[19]~288_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[19]~293_combout ),
	.datad(\my_processor|data_operandB[19]~295_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~296 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~297 (
// Equation(s):
// \my_processor|data_operandB[19]~297_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][19]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][19]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~297 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~298 (
// Equation(s):
// \my_processor|data_operandB[19]~298_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[19]~297_combout  & ((\my_regfile|registers[11][19]~q ))) # (!\my_processor|data_operandB[19]~297_combout  & 
// (\my_regfile|registers[9][19]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[19]~297_combout ))))

	.dataa(\my_regfile|registers[9][19]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[19]~297_combout ),
	.datad(\my_regfile|registers[11][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~298 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~299 (
// Equation(s):
// \my_processor|data_operandB[19]~299_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][19]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][19]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~299 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~300 (
// Equation(s):
// \my_processor|data_operandB[19]~300_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[19]~299_combout  & ((\my_regfile|registers[7][19]~q ))) # (!\my_processor|data_operandB[19]~299_combout  & 
// (\my_regfile|registers[6][19]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[19]~299_combout ))))

	.dataa(\my_regfile|registers[6][19]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[19]~299_combout ),
	.datad(\my_regfile|registers[7][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~300 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~301 (
// Equation(s):
// \my_processor|data_operandB[19]~301_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][19]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][19]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~301 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~302 (
// Equation(s):
// \my_processor|data_operandB[19]~302_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[19]~301_combout  & ((\my_regfile|registers[3][19]~q ))) # (!\my_processor|data_operandB[19]~301_combout  & 
// (\my_regfile|registers[1][19]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[19]~301_combout ))))

	.dataa(\my_regfile|registers[1][19]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[19]~301_combout ),
	.datad(\my_regfile|registers[3][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~302 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~303 (
// Equation(s):
// \my_processor|data_operandB[19]~303_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[19]~300_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[19]~302_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[19]~300_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[19]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~303 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~303 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~304 (
// Equation(s):
// \my_processor|data_operandB[19]~304_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][19]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][19]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~304 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[19]~304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~305 (
// Equation(s):
// \my_processor|data_operandB[19]~305_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[19]~304_combout  & ((\my_regfile|registers[15][19]~q ))) # (!\my_processor|data_operandB[19]~304_combout  & 
// (\my_regfile|registers[14][19]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[19]~304_combout ))))

	.dataa(\my_regfile|registers[14][19]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[19]~304_combout ),
	.datad(\my_regfile|registers[15][19]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~305 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~306 (
// Equation(s):
// \my_processor|data_operandB[19]~306_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[19]~303_combout  & ((\my_processor|data_operandB[19]~305_combout ))) # (!\my_processor|data_operandB[19]~303_combout  & 
// (\my_processor|data_operandB[19]~298_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[19]~303_combout ))))

	.dataa(\my_processor|data_operandB[19]~298_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[19]~303_combout ),
	.datad(\my_processor|data_operandB[19]~305_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~306 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[19]~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_processor|is_blt~0_combout  & ((\my_processor|is_jiType~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|is_jiType~1_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [16]))))) # (!\my_processor|is_blt~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|is_blt~0_combout ),
	.datad(\my_processor|is_jiType~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB~20 (
// Equation(s):
// \my_processor|data_operandB~20_combout  = (\my_processor|is_lw~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|is_blt~0_combout )))

	.dataa(\my_processor|is_lw~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|is_blt~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB~20 .lut_mask = 16'hEAAA;
defparam \my_processor|data_operandB~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~307 (
// Equation(s):
// \my_processor|data_operandB[19]~307_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[19]~296_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[19]~306_combout )))))

	.dataa(\my_processor|data_operandB[19]~296_combout ),
	.datab(\my_processor|data_operandB[19]~306_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~307 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[19]~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[19]~308 (
// Equation(s):
// \my_processor|data_operandB[19]~308_combout  = (\my_processor|data_operandB[19]~307_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[19]~307_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~308 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[19]~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~108 (
// Equation(s):
// \my_processor|data_writeReg[18]~108_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~108 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[18]~108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~309 (
// Equation(s):
// \my_processor|data_operandB[18]~309_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][18]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][18]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~309 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~310 (
// Equation(s):
// \my_processor|data_operandB[18]~310_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[18]~309_combout  & ((\my_regfile|registers[30][18]~q ))) # (!\my_processor|data_operandB[18]~309_combout  & 
// (\my_regfile|registers[26][18]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[18]~309_combout ))))

	.dataa(\my_regfile|registers[26][18]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[18]~309_combout ),
	.datad(\my_regfile|registers[30][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~310 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~310 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~311 (
// Equation(s):
// \my_processor|data_operandB[18]~311_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][18]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][18]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~311 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~312 (
// Equation(s):
// \my_processor|data_operandB[18]~312_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[18]~311_combout  & ((\my_regfile|registers[29][18]~q ))) # (!\my_processor|data_operandB[18]~311_combout  & 
// (\my_regfile|registers[21][18]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[18]~311_combout ))))

	.dataa(\my_regfile|registers[21][18]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[18]~311_combout ),
	.datad(\my_regfile|registers[29][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~312 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~313 (
// Equation(s):
// \my_processor|data_operandB[18]~313_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][18]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][18]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~313 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~313 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~314 (
// Equation(s):
// \my_processor|data_operandB[18]~314_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[18]~313_combout  & ((\my_regfile|registers[28][18]~q ))) # (!\my_processor|data_operandB[18]~313_combout  & 
// (\my_regfile|registers[24][18]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[18]~313_combout ))))

	.dataa(\my_regfile|registers[24][18]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[18]~313_combout ),
	.datad(\my_regfile|registers[28][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~314 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~314 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~315 (
// Equation(s):
// \my_processor|data_operandB[18]~315_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[18]~312_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[18]~314_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[18]~312_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[18]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~315 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~316 (
// Equation(s):
// \my_processor|data_operandB[18]~316_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][18]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][18]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~316 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~316 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~317 (
// Equation(s):
// \my_processor|data_operandB[18]~317_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[18]~316_combout  & ((\my_regfile|registers[31][18]~q ))) # (!\my_processor|data_operandB[18]~316_combout  & 
// (\my_regfile|registers[23][18]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[18]~316_combout ))))

	.dataa(\my_regfile|registers[23][18]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[18]~316_combout ),
	.datad(\my_regfile|registers[31][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~317 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~318 (
// Equation(s):
// \my_processor|data_operandB[18]~318_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[18]~315_combout  & ((\my_processor|data_operandB[18]~317_combout ))) # (!\my_processor|data_operandB[18]~315_combout  & 
// (\my_processor|data_operandB[18]~310_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[18]~315_combout ))))

	.dataa(\my_processor|data_operandB[18]~310_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[18]~315_combout ),
	.datad(\my_processor|data_operandB[18]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~318 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~318 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~319 (
// Equation(s):
// \my_processor|data_operandB[18]~319_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][18]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][18]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~319 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~320 (
// Equation(s):
// \my_processor|data_operandB[18]~320_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[18]~319_combout  & ((\my_regfile|registers[7][18]~q ))) # (!\my_processor|data_operandB[18]~319_combout  & 
// (\my_regfile|registers[5][18]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[18]~319_combout ))))

	.dataa(\my_regfile|registers[5][18]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[18]~319_combout ),
	.datad(\my_regfile|registers[7][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~320 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~320 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~321 (
// Equation(s):
// \my_processor|data_operandB[18]~321_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][18]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][18]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~321 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~321 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~322 (
// Equation(s):
// \my_processor|data_operandB[18]~322_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[18]~321_combout  & ((\my_regfile|registers[11][18]~q ))) # (!\my_processor|data_operandB[18]~321_combout  & 
// (\my_regfile|registers[10][18]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[18]~321_combout ))))

	.dataa(\my_regfile|registers[10][18]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[18]~321_combout ),
	.datad(\my_regfile|registers[11][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~322 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~323 (
// Equation(s):
// \my_processor|data_operandB[18]~323_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][18]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][18]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~323 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~323 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~324 (
// Equation(s):
// \my_processor|data_operandB[18]~324_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[18]~323_combout  & ((\my_regfile|registers[3][18]~q ))) # (!\my_processor|data_operandB[18]~323_combout  & 
// (\my_regfile|registers[2][18]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[18]~323_combout ))))

	.dataa(\my_regfile|registers[2][18]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[18]~323_combout ),
	.datad(\my_regfile|registers[3][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~324 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~324 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~325 (
// Equation(s):
// \my_processor|data_operandB[18]~325_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[18]~322_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[18]~324_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[18]~322_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[18]~324_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~325 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~325 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~326 (
// Equation(s):
// \my_processor|data_operandB[18]~326_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][18]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][18]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~326 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[18]~326 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~327 (
// Equation(s):
// \my_processor|data_operandB[18]~327_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[18]~326_combout  & ((\my_regfile|registers[15][18]~q ))) # (!\my_processor|data_operandB[18]~326_combout  & 
// (\my_regfile|registers[13][18]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[18]~326_combout ))))

	.dataa(\my_regfile|registers[13][18]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[18]~326_combout ),
	.datad(\my_regfile|registers[15][18]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~327 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~328 (
// Equation(s):
// \my_processor|data_operandB[18]~328_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[18]~325_combout  & ((\my_processor|data_operandB[18]~327_combout ))) # (!\my_processor|data_operandB[18]~325_combout  & 
// (\my_processor|data_operandB[18]~320_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[18]~325_combout ))))

	.dataa(\my_processor|data_operandB[18]~320_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[18]~325_combout ),
	.datad(\my_processor|data_operandB[18]~327_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~328 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[18]~328 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~329 (
// Equation(s):
// \my_processor|data_operandB[18]~329_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[18]~318_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[18]~328_combout )))))

	.dataa(\my_processor|data_operandB[18]~318_combout ),
	.datab(\my_processor|data_operandB[18]~328_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~329 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[18]~329 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[18]~330 (
// Equation(s):
// \my_processor|data_operandB[18]~330_combout  = (\my_processor|data_operandB[18]~329_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[18]~329_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~330 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[18]~330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~100 (
// Equation(s):
// \my_processor|data_writeReg[17]~100_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~100 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[17]~100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~331 (
// Equation(s):
// \my_processor|data_operandB[17]~331_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][17]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][17]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~331 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~331 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~332 (
// Equation(s):
// \my_processor|data_operandB[17]~332_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[17]~331_combout  & ((\my_regfile|registers[29][17]~q ))) # (!\my_processor|data_operandB[17]~331_combout  & 
// (\my_regfile|registers[25][17]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[17]~331_combout ))))

	.dataa(\my_regfile|registers[25][17]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[17]~331_combout ),
	.datad(\my_regfile|registers[29][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~332 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~333 (
// Equation(s):
// \my_processor|data_operandB[17]~333_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][17]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][17]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~333 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~333 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~334 (
// Equation(s):
// \my_processor|data_operandB[17]~334_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[17]~333_combout  & ((\my_regfile|registers[30][17]~q ))) # (!\my_processor|data_operandB[17]~333_combout  & 
// (\my_regfile|registers[22][17]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[17]~333_combout ))))

	.dataa(\my_regfile|registers[22][17]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[17]~333_combout ),
	.datad(\my_regfile|registers[30][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~334 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~335 (
// Equation(s):
// \my_processor|data_operandB[17]~335_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][17]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][17]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~335 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~336 (
// Equation(s):
// \my_processor|data_operandB[17]~336_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[17]~335_combout  & ((\my_regfile|registers[28][17]~q ))) # (!\my_processor|data_operandB[17]~335_combout  & 
// (\my_regfile|registers[20][17]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[17]~335_combout ))))

	.dataa(\my_regfile|registers[20][17]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[17]~335_combout ),
	.datad(\my_regfile|registers[28][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~336 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~337 (
// Equation(s):
// \my_processor|data_operandB[17]~337_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[17]~334_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[17]~336_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[17]~334_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[17]~336_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~337 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~337 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~338 (
// Equation(s):
// \my_processor|data_operandB[17]~338_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][17]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][17]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~338 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~339 (
// Equation(s):
// \my_processor|data_operandB[17]~339_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[17]~338_combout  & ((\my_regfile|registers[31][17]~q ))) # (!\my_processor|data_operandB[17]~338_combout  & 
// (\my_regfile|registers[27][17]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[17]~338_combout ))))

	.dataa(\my_regfile|registers[27][17]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[17]~338_combout ),
	.datad(\my_regfile|registers[31][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~339 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~339 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~340 (
// Equation(s):
// \my_processor|data_operandB[17]~340_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[17]~337_combout  & ((\my_processor|data_operandB[17]~339_combout ))) # (!\my_processor|data_operandB[17]~337_combout  & 
// (\my_processor|data_operandB[17]~332_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[17]~337_combout ))))

	.dataa(\my_processor|data_operandB[17]~332_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[17]~337_combout ),
	.datad(\my_processor|data_operandB[17]~339_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~340 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~340 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~341 (
// Equation(s):
// \my_processor|data_operandB[17]~341_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][17]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][17]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~341 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~341 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~342 (
// Equation(s):
// \my_processor|data_operandB[17]~342_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[17]~341_combout  & ((\my_regfile|registers[11][17]~q ))) # (!\my_processor|data_operandB[17]~341_combout  & 
// (\my_regfile|registers[9][17]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[17]~341_combout ))))

	.dataa(\my_regfile|registers[9][17]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[17]~341_combout ),
	.datad(\my_regfile|registers[11][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~342 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~343 (
// Equation(s):
// \my_processor|data_operandB[17]~343_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][17]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][17]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~343 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~344 (
// Equation(s):
// \my_processor|data_operandB[17]~344_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[17]~343_combout  & ((\my_regfile|registers[7][17]~q ))) # (!\my_processor|data_operandB[17]~343_combout  & 
// (\my_regfile|registers[6][17]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[17]~343_combout ))))

	.dataa(\my_regfile|registers[6][17]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[17]~343_combout ),
	.datad(\my_regfile|registers[7][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~344 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~345 (
// Equation(s):
// \my_processor|data_operandB[17]~345_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][17]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][17]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~345 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~346 (
// Equation(s):
// \my_processor|data_operandB[17]~346_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[17]~345_combout  & ((\my_regfile|registers[3][17]~q ))) # (!\my_processor|data_operandB[17]~345_combout  & 
// (\my_regfile|registers[1][17]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[17]~345_combout ))))

	.dataa(\my_regfile|registers[1][17]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[17]~345_combout ),
	.datad(\my_regfile|registers[3][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~346 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~346 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~347 (
// Equation(s):
// \my_processor|data_operandB[17]~347_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[17]~344_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[17]~346_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[17]~344_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[17]~346_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~347 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~347 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~348 (
// Equation(s):
// \my_processor|data_operandB[17]~348_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][17]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][17]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~348 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[17]~348 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~349 (
// Equation(s):
// \my_processor|data_operandB[17]~349_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[17]~348_combout  & ((\my_regfile|registers[15][17]~q ))) # (!\my_processor|data_operandB[17]~348_combout  & 
// (\my_regfile|registers[14][17]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[17]~348_combout ))))

	.dataa(\my_regfile|registers[14][17]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[17]~348_combout ),
	.datad(\my_regfile|registers[15][17]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~349 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~349 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~350 (
// Equation(s):
// \my_processor|data_operandB[17]~350_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[17]~347_combout  & ((\my_processor|data_operandB[17]~349_combout ))) # (!\my_processor|data_operandB[17]~347_combout  & 
// (\my_processor|data_operandB[17]~342_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[17]~347_combout ))))

	.dataa(\my_processor|data_operandB[17]~342_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[17]~347_combout ),
	.datad(\my_processor|data_operandB[17]~349_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~350 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[17]~350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~351 (
// Equation(s):
// \my_processor|data_operandB[17]~351_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[17]~340_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[17]~350_combout )))))

	.dataa(\my_processor|data_operandB[17]~340_combout ),
	.datab(\my_processor|data_operandB[17]~350_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~351 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[17]~351 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[17]~352 (
// Equation(s):
// \my_processor|data_operandB[17]~352_combout  = (\my_processor|data_operandB[17]~351_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[17]~351_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~352 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[17]~352 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~87 (
// Equation(s):
// \my_processor|data_writeReg[16]~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~87 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[16]~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~353 (
// Equation(s):
// \my_processor|data_operandB[16]~353_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][16]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][16]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~353 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~354 (
// Equation(s):
// \my_processor|data_operandB[16]~354_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[16]~353_combout  & ((\my_regfile|registers[30][16]~q ))) # (!\my_processor|data_operandB[16]~353_combout  & 
// (\my_regfile|registers[26][16]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[16]~353_combout ))))

	.dataa(\my_regfile|registers[26][16]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[16]~353_combout ),
	.datad(\my_regfile|registers[30][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~354 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~355 (
// Equation(s):
// \my_processor|data_operandB[16]~355_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][16]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][16]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~355 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~356 (
// Equation(s):
// \my_processor|data_operandB[16]~356_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[16]~355_combout  & ((\my_regfile|registers[29][16]~q ))) # (!\my_processor|data_operandB[16]~355_combout  & 
// (\my_regfile|registers[21][16]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[16]~355_combout ))))

	.dataa(\my_regfile|registers[21][16]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[16]~355_combout ),
	.datad(\my_regfile|registers[29][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~356 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~357 (
// Equation(s):
// \my_processor|data_operandB[16]~357_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][16]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][16]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~357 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~357 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~358 (
// Equation(s):
// \my_processor|data_operandB[16]~358_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[16]~357_combout  & ((\my_regfile|registers[28][16]~q ))) # (!\my_processor|data_operandB[16]~357_combout  & 
// (\my_regfile|registers[24][16]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[16]~357_combout ))))

	.dataa(\my_regfile|registers[24][16]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[16]~357_combout ),
	.datad(\my_regfile|registers[28][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~358 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~359 (
// Equation(s):
// \my_processor|data_operandB[16]~359_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[16]~356_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[16]~358_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[16]~356_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[16]~358_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~359 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~360 (
// Equation(s):
// \my_processor|data_operandB[16]~360_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][16]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][16]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~360 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~360 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~361 (
// Equation(s):
// \my_processor|data_operandB[16]~361_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[16]~360_combout  & ((\my_regfile|registers[31][16]~q ))) # (!\my_processor|data_operandB[16]~360_combout  & 
// (\my_regfile|registers[23][16]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[16]~360_combout ))))

	.dataa(\my_regfile|registers[23][16]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[16]~360_combout ),
	.datad(\my_regfile|registers[31][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~361 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~361 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~362 (
// Equation(s):
// \my_processor|data_operandB[16]~362_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[16]~359_combout  & ((\my_processor|data_operandB[16]~361_combout ))) # (!\my_processor|data_operandB[16]~359_combout  & 
// (\my_processor|data_operandB[16]~354_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[16]~359_combout ))))

	.dataa(\my_processor|data_operandB[16]~354_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[16]~359_combout ),
	.datad(\my_processor|data_operandB[16]~361_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~362 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~363 (
// Equation(s):
// \my_processor|data_operandB[16]~363_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][16]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][16]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~363 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~364 (
// Equation(s):
// \my_processor|data_operandB[16]~364_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[16]~363_combout  & ((\my_regfile|registers[7][16]~q ))) # (!\my_processor|data_operandB[16]~363_combout  & 
// (\my_regfile|registers[5][16]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[16]~363_combout ))))

	.dataa(\my_regfile|registers[5][16]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[16]~363_combout ),
	.datad(\my_regfile|registers[7][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~364 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~365 (
// Equation(s):
// \my_processor|data_operandB[16]~365_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][16]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][16]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~365 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~366 (
// Equation(s):
// \my_processor|data_operandB[16]~366_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[16]~365_combout  & ((\my_regfile|registers[11][16]~q ))) # (!\my_processor|data_operandB[16]~365_combout  & 
// (\my_regfile|registers[10][16]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[16]~365_combout ))))

	.dataa(\my_regfile|registers[10][16]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[16]~365_combout ),
	.datad(\my_regfile|registers[11][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~366 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~367 (
// Equation(s):
// \my_processor|data_operandB[16]~367_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][16]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][16]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~367 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~367 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~368 (
// Equation(s):
// \my_processor|data_operandB[16]~368_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[16]~367_combout  & ((\my_regfile|registers[3][16]~q ))) # (!\my_processor|data_operandB[16]~367_combout  & 
// (\my_regfile|registers[2][16]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[16]~367_combout ))))

	.dataa(\my_regfile|registers[2][16]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[16]~367_combout ),
	.datad(\my_regfile|registers[3][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~368 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~368 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~369 (
// Equation(s):
// \my_processor|data_operandB[16]~369_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[16]~366_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[16]~368_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[16]~366_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[16]~368_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~369 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~370 (
// Equation(s):
// \my_processor|data_operandB[16]~370_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][16]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][16]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~370 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[16]~370 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~371 (
// Equation(s):
// \my_processor|data_operandB[16]~371_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[16]~370_combout  & ((\my_regfile|registers[15][16]~q ))) # (!\my_processor|data_operandB[16]~370_combout  & 
// (\my_regfile|registers[13][16]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[16]~370_combout ))))

	.dataa(\my_regfile|registers[13][16]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[16]~370_combout ),
	.datad(\my_regfile|registers[15][16]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~371 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~372 (
// Equation(s):
// \my_processor|data_operandB[16]~372_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[16]~369_combout  & ((\my_processor|data_operandB[16]~371_combout ))) # (!\my_processor|data_operandB[16]~369_combout  & 
// (\my_processor|data_operandB[16]~364_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[16]~369_combout ))))

	.dataa(\my_processor|data_operandB[16]~364_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[16]~369_combout ),
	.datad(\my_processor|data_operandB[16]~371_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~372 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[16]~372 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~373 (
// Equation(s):
// \my_processor|data_operandB[16]~373_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[16]~362_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[16]~372_combout )))))

	.dataa(\my_processor|data_operandB[16]~362_combout ),
	.datab(\my_processor|data_operandB[16]~372_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~373 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[16]~373 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[16]~374 (
// Equation(s):
// \my_processor|data_operandB[16]~374_combout  = (\my_processor|data_operandB[16]~373_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[16]~373_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~374 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[16]~374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~375 (
// Equation(s):
// \my_processor|data_operandB[15]~375_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][15]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][15]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~375 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~375 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~376 (
// Equation(s):
// \my_processor|data_operandB[15]~376_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[15]~375_combout  & ((\my_regfile|registers[29][15]~q ))) # (!\my_processor|data_operandB[15]~375_combout  & 
// (\my_regfile|registers[25][15]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[15]~375_combout ))))

	.dataa(\my_regfile|registers[25][15]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[15]~375_combout ),
	.datad(\my_regfile|registers[29][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~376 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~377 (
// Equation(s):
// \my_processor|data_operandB[15]~377_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][15]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][15]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~377 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~377 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~378 (
// Equation(s):
// \my_processor|data_operandB[15]~378_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[15]~377_combout  & ((\my_regfile|registers[30][15]~q ))) # (!\my_processor|data_operandB[15]~377_combout  & 
// (\my_regfile|registers[22][15]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[15]~377_combout ))))

	.dataa(\my_regfile|registers[22][15]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[15]~377_combout ),
	.datad(\my_regfile|registers[30][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~378 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~378 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~379 (
// Equation(s):
// \my_processor|data_operandB[15]~379_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][15]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][15]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~379 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~379 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~380 (
// Equation(s):
// \my_processor|data_operandB[15]~380_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[15]~379_combout  & ((\my_regfile|registers[28][15]~q ))) # (!\my_processor|data_operandB[15]~379_combout  & 
// (\my_regfile|registers[20][15]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[15]~379_combout ))))

	.dataa(\my_regfile|registers[20][15]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[15]~379_combout ),
	.datad(\my_regfile|registers[28][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~380 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~381 (
// Equation(s):
// \my_processor|data_operandB[15]~381_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[15]~378_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[15]~380_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[15]~378_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[15]~380_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~381 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~381 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~382 (
// Equation(s):
// \my_processor|data_operandB[15]~382_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][15]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][15]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~382 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~383 (
// Equation(s):
// \my_processor|data_operandB[15]~383_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[15]~382_combout  & ((\my_regfile|registers[31][15]~q ))) # (!\my_processor|data_operandB[15]~382_combout  & 
// (\my_regfile|registers[27][15]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[15]~382_combout ))))

	.dataa(\my_regfile|registers[27][15]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[15]~382_combout ),
	.datad(\my_regfile|registers[31][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~383 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~384 (
// Equation(s):
// \my_processor|data_operandB[15]~384_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[15]~381_combout  & ((\my_processor|data_operandB[15]~383_combout ))) # (!\my_processor|data_operandB[15]~381_combout  & 
// (\my_processor|data_operandB[15]~376_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[15]~381_combout ))))

	.dataa(\my_processor|data_operandB[15]~376_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[15]~381_combout ),
	.datad(\my_processor|data_operandB[15]~383_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~384 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~384 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~385 (
// Equation(s):
// \my_processor|data_operandB[15]~385_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][15]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][15]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~385 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~386 (
// Equation(s):
// \my_processor|data_operandB[15]~386_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[15]~385_combout  & ((\my_regfile|registers[11][15]~q ))) # (!\my_processor|data_operandB[15]~385_combout  & 
// (\my_regfile|registers[9][15]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[15]~385_combout ))))

	.dataa(\my_regfile|registers[9][15]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[15]~385_combout ),
	.datad(\my_regfile|registers[11][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~386 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~386 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~387 (
// Equation(s):
// \my_processor|data_operandB[15]~387_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][15]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][15]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~387 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~387 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~388 (
// Equation(s):
// \my_processor|data_operandB[15]~388_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[15]~387_combout  & ((\my_regfile|registers[7][15]~q ))) # (!\my_processor|data_operandB[15]~387_combout  & 
// (\my_regfile|registers[6][15]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[15]~387_combout ))))

	.dataa(\my_regfile|registers[6][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[15]~387_combout ),
	.datad(\my_regfile|registers[7][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~388 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~389 (
// Equation(s):
// \my_processor|data_operandB[15]~389_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][15]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][15]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~389 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~389 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~390 (
// Equation(s):
// \my_processor|data_operandB[15]~390_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[15]~389_combout  & ((\my_regfile|registers[3][15]~q ))) # (!\my_processor|data_operandB[15]~389_combout  & 
// (\my_regfile|registers[1][15]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[15]~389_combout ))))

	.dataa(\my_regfile|registers[1][15]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[15]~389_combout ),
	.datad(\my_regfile|registers[3][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~390 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~391 (
// Equation(s):
// \my_processor|data_operandB[15]~391_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[15]~388_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[15]~390_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[15]~388_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[15]~390_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~391 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~391 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~392 (
// Equation(s):
// \my_processor|data_operandB[15]~392_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][15]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][15]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~392 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[15]~392 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~393 (
// Equation(s):
// \my_processor|data_operandB[15]~393_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[15]~392_combout  & ((\my_regfile|registers[15][15]~q ))) # (!\my_processor|data_operandB[15]~392_combout  & 
// (\my_regfile|registers[14][15]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[15]~392_combout ))))

	.dataa(\my_regfile|registers[14][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[15]~392_combout ),
	.datad(\my_regfile|registers[15][15]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~393 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~393 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~394 (
// Equation(s):
// \my_processor|data_operandB[15]~394_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[15]~391_combout  & ((\my_processor|data_operandB[15]~393_combout ))) # (!\my_processor|data_operandB[15]~391_combout  & 
// (\my_processor|data_operandB[15]~386_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[15]~391_combout ))))

	.dataa(\my_processor|data_operandB[15]~386_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[15]~391_combout ),
	.datad(\my_processor|data_operandB[15]~393_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~394 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[15]~394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~395 (
// Equation(s):
// \my_processor|data_operandB[15]~395_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[15]~384_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[15]~394_combout )))))

	.dataa(\my_processor|data_operandB[15]~384_combout ),
	.datab(\my_processor|data_operandB[15]~394_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~395 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[15]~395 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[15]~396 (
// Equation(s):
// \my_processor|data_operandB[15]~396_combout  = (\my_processor|data_operandB[15]~395_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[15]~395_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~396 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[15]~396 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~397 (
// Equation(s):
// \my_processor|data_operandB[14]~397_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][14]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][14]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~397 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~397 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~398 (
// Equation(s):
// \my_processor|data_operandB[14]~398_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[14]~397_combout  & ((\my_regfile|registers[30][14]~q ))) # (!\my_processor|data_operandB[14]~397_combout  & 
// (\my_regfile|registers[26][14]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[14]~397_combout ))))

	.dataa(\my_regfile|registers[26][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[14]~397_combout ),
	.datad(\my_regfile|registers[30][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~398 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~399 (
// Equation(s):
// \my_processor|data_operandB[14]~399_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][14]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][14]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~399 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~400 (
// Equation(s):
// \my_processor|data_operandB[14]~400_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[14]~399_combout  & ((\my_regfile|registers[29][14]~q ))) # (!\my_processor|data_operandB[14]~399_combout  & 
// (\my_regfile|registers[21][14]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[14]~399_combout ))))

	.dataa(\my_regfile|registers[21][14]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[14]~399_combout ),
	.datad(\my_regfile|registers[29][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~400 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~400 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~401 (
// Equation(s):
// \my_processor|data_operandB[14]~401_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][14]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][14]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~401 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~401 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~402 (
// Equation(s):
// \my_processor|data_operandB[14]~402_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[14]~401_combout  & ((\my_regfile|registers[28][14]~q ))) # (!\my_processor|data_operandB[14]~401_combout  & 
// (\my_regfile|registers[24][14]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[14]~401_combout ))))

	.dataa(\my_regfile|registers[24][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[14]~401_combout ),
	.datad(\my_regfile|registers[28][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~402 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~403 (
// Equation(s):
// \my_processor|data_operandB[14]~403_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[14]~400_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[14]~402_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[14]~400_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[14]~402_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~403 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~403 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~404 (
// Equation(s):
// \my_processor|data_operandB[14]~404_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][14]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][14]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~404 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~405 (
// Equation(s):
// \my_processor|data_operandB[14]~405_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[14]~404_combout  & ((\my_regfile|registers[31][14]~q ))) # (!\my_processor|data_operandB[14]~404_combout  & 
// (\my_regfile|registers[23][14]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[14]~404_combout ))))

	.dataa(\my_regfile|registers[23][14]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[14]~404_combout ),
	.datad(\my_regfile|registers[31][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~405 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~405 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~406 (
// Equation(s):
// \my_processor|data_operandB[14]~406_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[14]~403_combout  & ((\my_processor|data_operandB[14]~405_combout ))) # (!\my_processor|data_operandB[14]~403_combout  & 
// (\my_processor|data_operandB[14]~398_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[14]~403_combout ))))

	.dataa(\my_processor|data_operandB[14]~398_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[14]~403_combout ),
	.datad(\my_processor|data_operandB[14]~405_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~406 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~406 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~407 (
// Equation(s):
// \my_processor|data_operandB[14]~407_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][14]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][14]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~407 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~407 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~408 (
// Equation(s):
// \my_processor|data_operandB[14]~408_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[14]~407_combout  & ((\my_regfile|registers[7][14]~q ))) # (!\my_processor|data_operandB[14]~407_combout  & 
// (\my_regfile|registers[5][14]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[14]~407_combout ))))

	.dataa(\my_regfile|registers[5][14]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[14]~407_combout ),
	.datad(\my_regfile|registers[7][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~408 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~409 (
// Equation(s):
// \my_processor|data_operandB[14]~409_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][14]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][14]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~409 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~409 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~410 (
// Equation(s):
// \my_processor|data_operandB[14]~410_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[14]~409_combout  & ((\my_regfile|registers[11][14]~q ))) # (!\my_processor|data_operandB[14]~409_combout  & 
// (\my_regfile|registers[10][14]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[14]~409_combout ))))

	.dataa(\my_regfile|registers[10][14]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[14]~409_combout ),
	.datad(\my_regfile|registers[11][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~410 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~410 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~411 (
// Equation(s):
// \my_processor|data_operandB[14]~411_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][14]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][14]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~411 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~412 (
// Equation(s):
// \my_processor|data_operandB[14]~412_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[14]~411_combout  & ((\my_regfile|registers[3][14]~q ))) # (!\my_processor|data_operandB[14]~411_combout  & 
// (\my_regfile|registers[2][14]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[14]~411_combout ))))

	.dataa(\my_regfile|registers[2][14]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[14]~411_combout ),
	.datad(\my_regfile|registers[3][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~412 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~412 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~413 (
// Equation(s):
// \my_processor|data_operandB[14]~413_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[14]~410_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[14]~412_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[14]~410_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[14]~412_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~413 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~413 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~414 (
// Equation(s):
// \my_processor|data_operandB[14]~414_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][14]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][14]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~414 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[14]~414 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~415 (
// Equation(s):
// \my_processor|data_operandB[14]~415_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[14]~414_combout  & ((\my_regfile|registers[15][14]~q ))) # (!\my_processor|data_operandB[14]~414_combout  & 
// (\my_regfile|registers[13][14]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[14]~414_combout ))))

	.dataa(\my_regfile|registers[13][14]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[14]~414_combout ),
	.datad(\my_regfile|registers[15][14]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~415 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~415 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~416 (
// Equation(s):
// \my_processor|data_operandB[14]~416_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[14]~413_combout  & ((\my_processor|data_operandB[14]~415_combout ))) # (!\my_processor|data_operandB[14]~413_combout  & 
// (\my_processor|data_operandB[14]~408_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[14]~413_combout ))))

	.dataa(\my_processor|data_operandB[14]~408_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[14]~413_combout ),
	.datad(\my_processor|data_operandB[14]~415_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~416 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[14]~416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~417 (
// Equation(s):
// \my_processor|data_operandB[14]~417_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[14]~406_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[14]~416_combout )))))

	.dataa(\my_processor|data_operandB[14]~406_combout ),
	.datab(\my_processor|data_operandB[14]~416_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~417 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[14]~417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[14]~418 (
// Equation(s):
// \my_processor|data_operandB[14]~418_combout  = (\my_processor|data_operandB[14]~417_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\my_processor|data_operandB[14]~417_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~418 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[14]~418 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~5 (
// Equation(s):
// \my_processor|alu1|Selector30~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|is_rType~combout  & !\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\my_processor|is_rType~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~5 .lut_mask = 16'h000A;
defparam \my_processor|alu1|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~124 (
// Equation(s):
// \my_processor|data_writeReg[20]~124_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~124 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[20]~124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~265 (
// Equation(s):
// \my_processor|data_operandB[20]~265_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][20]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][20]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~265 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~266 (
// Equation(s):
// \my_processor|data_operandB[20]~266_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[20]~265_combout  & ((\my_regfile|registers[30][20]~q ))) # (!\my_processor|data_operandB[20]~265_combout  & 
// (\my_regfile|registers[26][20]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[20]~265_combout ))))

	.dataa(\my_regfile|registers[26][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[20]~265_combout ),
	.datad(\my_regfile|registers[30][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~266 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~267 (
// Equation(s):
// \my_processor|data_operandB[20]~267_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][20]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][20]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~267 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~267 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~268 (
// Equation(s):
// \my_processor|data_operandB[20]~268_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[20]~267_combout  & ((\my_regfile|registers[29][20]~q ))) # (!\my_processor|data_operandB[20]~267_combout  & 
// (\my_regfile|registers[21][20]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[20]~267_combout ))))

	.dataa(\my_regfile|registers[21][20]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[20]~267_combout ),
	.datad(\my_regfile|registers[29][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~268 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~269 (
// Equation(s):
// \my_processor|data_operandB[20]~269_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][20]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][20]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~269 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~270 (
// Equation(s):
// \my_processor|data_operandB[20]~270_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[20]~269_combout  & ((\my_regfile|registers[28][20]~q ))) # (!\my_processor|data_operandB[20]~269_combout  & 
// (\my_regfile|registers[24][20]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[20]~269_combout ))))

	.dataa(\my_regfile|registers[24][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[20]~269_combout ),
	.datad(\my_regfile|registers[28][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~270 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~271 (
// Equation(s):
// \my_processor|data_operandB[20]~271_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[20]~268_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[20]~270_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[20]~268_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[20]~270_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~271 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~272 (
// Equation(s):
// \my_processor|data_operandB[20]~272_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][20]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][20]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~272 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~273 (
// Equation(s):
// \my_processor|data_operandB[20]~273_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[20]~272_combout  & ((\my_regfile|registers[31][20]~q ))) # (!\my_processor|data_operandB[20]~272_combout  & 
// (\my_regfile|registers[23][20]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[20]~272_combout ))))

	.dataa(\my_regfile|registers[23][20]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[20]~272_combout ),
	.datad(\my_regfile|registers[31][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~273 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~274 (
// Equation(s):
// \my_processor|data_operandB[20]~274_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[20]~271_combout  & ((\my_processor|data_operandB[20]~273_combout ))) # (!\my_processor|data_operandB[20]~271_combout  & 
// (\my_processor|data_operandB[20]~266_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[20]~271_combout ))))

	.dataa(\my_processor|data_operandB[20]~266_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[20]~271_combout ),
	.datad(\my_processor|data_operandB[20]~273_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~274 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~275 (
// Equation(s):
// \my_processor|data_operandB[20]~275_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][20]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][20]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~275 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~276 (
// Equation(s):
// \my_processor|data_operandB[20]~276_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[20]~275_combout  & ((\my_regfile|registers[7][20]~q ))) # (!\my_processor|data_operandB[20]~275_combout  & 
// (\my_regfile|registers[5][20]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[20]~275_combout ))))

	.dataa(\my_regfile|registers[5][20]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[20]~275_combout ),
	.datad(\my_regfile|registers[7][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~276 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~277 (
// Equation(s):
// \my_processor|data_operandB[20]~277_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][20]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][20]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~277 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~277 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~278 (
// Equation(s):
// \my_processor|data_operandB[20]~278_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[20]~277_combout  & ((\my_regfile|registers[11][20]~q ))) # (!\my_processor|data_operandB[20]~277_combout  & 
// (\my_regfile|registers[10][20]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[20]~277_combout ))))

	.dataa(\my_regfile|registers[10][20]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[20]~277_combout ),
	.datad(\my_regfile|registers[11][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~278 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~279 (
// Equation(s):
// \my_processor|data_operandB[20]~279_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][20]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][20]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~279 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~280 (
// Equation(s):
// \my_processor|data_operandB[20]~280_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[20]~279_combout  & ((\my_regfile|registers[3][20]~q ))) # (!\my_processor|data_operandB[20]~279_combout  & 
// (\my_regfile|registers[2][20]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[20]~279_combout ))))

	.dataa(\my_regfile|registers[2][20]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[20]~279_combout ),
	.datad(\my_regfile|registers[3][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~280 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~281 (
// Equation(s):
// \my_processor|data_operandB[20]~281_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[20]~278_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[20]~280_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[20]~278_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[20]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~281 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~281 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~282 (
// Equation(s):
// \my_processor|data_operandB[20]~282_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][20]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][20]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~282 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[20]~282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~283 (
// Equation(s):
// \my_processor|data_operandB[20]~283_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[20]~282_combout  & ((\my_regfile|registers[15][20]~q ))) # (!\my_processor|data_operandB[20]~282_combout  & 
// (\my_regfile|registers[13][20]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[20]~282_combout ))))

	.dataa(\my_regfile|registers[13][20]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[20]~282_combout ),
	.datad(\my_regfile|registers[15][20]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~283 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~284 (
// Equation(s):
// \my_processor|data_operandB[20]~284_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[20]~281_combout  & ((\my_processor|data_operandB[20]~283_combout ))) # (!\my_processor|data_operandB[20]~281_combout  & 
// (\my_processor|data_operandB[20]~276_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[20]~281_combout ))))

	.dataa(\my_processor|data_operandB[20]~276_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[20]~281_combout ),
	.datad(\my_processor|data_operandB[20]~283_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~284 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[20]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~285 (
// Equation(s):
// \my_processor|data_operandB[20]~285_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[20]~274_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[20]~284_combout )))))

	.dataa(\my_processor|data_operandB[20]~274_combout ),
	.datab(\my_processor|data_operandB[20]~284_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~285 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[20]~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[20]~286 (
// Equation(s):
// \my_processor|data_operandB[20]~286_combout  = (\my_processor|data_operandB[20]~285_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[20]~285_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~286 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[20]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~38 (
// Equation(s):
// \my_processor|alu1|Add0~38_combout  = (\my_regfile|Mux12~20_combout  & ((\my_processor|data_operandB[19]~308_combout  & (\my_processor|alu1|Add0~37  & VCC)) # (!\my_processor|data_operandB[19]~308_combout  & (!\my_processor|alu1|Add0~37 )))) # 
// (!\my_regfile|Mux12~20_combout  & ((\my_processor|data_operandB[19]~308_combout  & (!\my_processor|alu1|Add0~37 )) # (!\my_processor|data_operandB[19]~308_combout  & ((\my_processor|alu1|Add0~37 ) # (GND)))))
// \my_processor|alu1|Add0~39  = CARRY((\my_regfile|Mux12~20_combout  & (!\my_processor|data_operandB[19]~308_combout  & !\my_processor|alu1|Add0~37 )) # (!\my_regfile|Mux12~20_combout  & ((!\my_processor|alu1|Add0~37 ) # 
// (!\my_processor|data_operandB[19]~308_combout ))))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_processor|data_operandB[19]~308_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~37 ),
	.combout(\my_processor|alu1|Add0~38_combout ),
	.cout(\my_processor|alu1|Add0~39 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~40 (
// Equation(s):
// \my_processor|alu1|Add0~40_combout  = ((\my_regfile|Mux11~20_combout  $ (\my_processor|data_operandB[20]~286_combout  $ (!\my_processor|alu1|Add0~39 )))) # (GND)
// \my_processor|alu1|Add0~41  = CARRY((\my_regfile|Mux11~20_combout  & ((\my_processor|data_operandB[20]~286_combout ) # (!\my_processor|alu1|Add0~39 ))) # (!\my_regfile|Mux11~20_combout  & (\my_processor|data_operandB[20]~286_combout  & 
// !\my_processor|alu1|Add0~39 )))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_processor|data_operandB[20]~286_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~39 ),
	.combout(\my_processor|alu1|Add0~40_combout ),
	.cout(\my_processor|alu1|Add0~41 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~88 (
// Equation(s):
// \my_processor|data_writeReg[21]~88_combout  = (\my_processor|is_lw~combout ) # ((\my_processor|is_rType~combout ) # ((\my_processor|alu1|Selector30~7_combout ) # (\my_processor|alu1|Selector30~8_combout )))

	.dataa(\my_processor|is_lw~combout ),
	.datab(\my_processor|is_rType~combout ),
	.datac(\my_processor|alu1|Selector30~7_combout ),
	.datad(\my_processor|alu1|Selector30~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~88 .lut_mask = 16'hFFFE;
defparam \my_processor|data_writeReg[21]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~35 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~35_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~35 .lut_mask = 16'h000F;
defparam \my_processor|alu1|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~36 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux30~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux28~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux30~26_combout ),
	.datac(\my_regfile|Mux28~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~36 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~10 (
// Equation(s):
// \my_regfile|Mux29~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][2]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][2]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~11 (
// Equation(s):
// \my_regfile|Mux29~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux29~10_combout  & ((\my_regfile|registers[7][2]~q ))) # (!\my_regfile|Mux29~10_combout  & (\my_regfile|registers[6][2]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux29~10_combout ))))

	.dataa(\my_regfile|registers[6][2]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux29~10_combout ),
	.datad(\my_regfile|registers[7][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~12 (
// Equation(s):
// \my_regfile|Mux29~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][2]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][2]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~13 (
// Equation(s):
// \my_regfile|Mux29~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux29~12_combout  & ((\my_regfile|registers[11][2]~q ))) # (!\my_regfile|Mux29~12_combout  & (\my_regfile|registers[9][2]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux29~12_combout ))))

	.dataa(\my_regfile|registers[9][2]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux29~12_combout ),
	.datad(\my_regfile|registers[11][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~14 (
// Equation(s):
// \my_regfile|Mux29~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][2]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][2]~q ),
	.datac(\my_regfile|registers[1][2]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~15 (
// Equation(s):
// \my_regfile|Mux29~15_combout  = (\my_regfile|Mux29~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][2]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux29~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][2]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~16 (
// Equation(s):
// \my_regfile|Mux29~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux29~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux29~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux29~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux29~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~17 (
// Equation(s):
// \my_regfile|Mux29~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][2]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][2]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~18 (
// Equation(s):
// \my_regfile|Mux29~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux29~17_combout  & ((\my_regfile|registers[15][2]~q ))) # (!\my_regfile|Mux29~17_combout  & (\my_regfile|registers[14][2]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux29~17_combout ))))

	.dataa(\my_regfile|registers[14][2]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux29~17_combout ),
	.datad(\my_regfile|registers[15][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~19 (
// Equation(s):
// \my_regfile|Mux29~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux29~16_combout  & ((\my_regfile|Mux29~18_combout ))) # (!\my_regfile|Mux29~16_combout  & (\my_regfile|Mux29~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux29~16_combout ))))

	.dataa(\my_regfile|Mux29~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux29~16_combout ),
	.datad(\my_regfile|Mux29~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[2]~2 (
// Equation(s):
// \my_processor|data[2]~2_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux29~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux29~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux29~9_combout ),
	.datac(\my_regfile|Mux29~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~2 .lut_mask = 16'h88A0;
defparam \my_processor|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~22 (
// Equation(s):
// \my_processor|Add2~22_combout  = (\my_processor|pc [11] & (!\my_processor|Add2~21 )) # (!\my_processor|pc [11] & ((\my_processor|Add2~21 ) # (GND)))
// \my_processor|Add2~23  = CARRY((!\my_processor|Add2~21 ) # (!\my_processor|pc [11]))

	.dataa(\my_processor|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add2~21 ),
	.combout(\my_processor|Add2~22_combout ),
	.cout(\my_processor|Add2~23 ));
// synopsys translate_off
defparam \my_processor|Add2~22 .lut_mask = 16'h5A5F;
defparam \my_processor|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add2~24 (
// Equation(s):
// \my_processor|Add2~24_combout  = !\my_processor|Add2~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|Add2~23 ),
	.combout(\my_processor|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Add2~24 .lut_mask = 16'h0F0F;
defparam \my_processor|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~58 (
// Equation(s):
// \my_processor|data_writeReg[12]~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12] & !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~58 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~10 (
// Equation(s):
// \my_regfile|Mux19~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][12]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][12]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~11 (
// Equation(s):
// \my_regfile|Mux19~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux19~10_combout  & ((\my_regfile|registers[7][12]~q ))) # (!\my_regfile|Mux19~10_combout  & (\my_regfile|registers[6][12]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux19~10_combout ))))

	.dataa(\my_regfile|registers[6][12]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux19~10_combout ),
	.datad(\my_regfile|registers[7][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~12 (
// Equation(s):
// \my_regfile|Mux19~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][12]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][12]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~13 (
// Equation(s):
// \my_regfile|Mux19~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux19~12_combout  & ((\my_regfile|registers[11][12]~q ))) # (!\my_regfile|Mux19~12_combout  & (\my_regfile|registers[9][12]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux19~12_combout ))))

	.dataa(\my_regfile|registers[9][12]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux19~12_combout ),
	.datad(\my_regfile|registers[11][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~14 (
// Equation(s):
// \my_regfile|Mux19~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][12]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][12]~q ),
	.datac(\my_regfile|registers[1][12]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~15 (
// Equation(s):
// \my_regfile|Mux19~15_combout  = (\my_regfile|Mux19~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][12]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux19~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][12]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~16 (
// Equation(s):
// \my_regfile|Mux19~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux19~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux19~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux19~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux19~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~17 (
// Equation(s):
// \my_regfile|Mux19~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][12]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][12]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~18 (
// Equation(s):
// \my_regfile|Mux19~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux19~17_combout  & ((\my_regfile|registers[15][12]~q ))) # (!\my_regfile|Mux19~17_combout  & (\my_regfile|registers[14][12]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux19~17_combout ))))

	.dataa(\my_regfile|registers[14][12]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux19~17_combout ),
	.datad(\my_regfile|registers[15][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~19 (
// Equation(s):
// \my_regfile|Mux19~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux19~16_combout  & ((\my_regfile|Mux19~18_combout ))) # (!\my_regfile|Mux19~16_combout  & (\my_regfile|Mux19~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux19~16_combout ))))

	.dataa(\my_regfile|Mux19~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux19~16_combout ),
	.datad(\my_regfile|Mux19~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[12]~12 (
// Equation(s):
// \my_processor|data[12]~12_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux19~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux19~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux19~9_combout ),
	.datac(\my_regfile|Mux19~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~12 .lut_mask = 16'h88A0;
defparam \my_processor|data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~419 (
// Equation(s):
// \my_processor|data_operandB[13]~419_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][13]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][13]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~419 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~420 (
// Equation(s):
// \my_processor|data_operandB[13]~420_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[13]~419_combout  & ((\my_regfile|registers[29][13]~q ))) # (!\my_processor|data_operandB[13]~419_combout  & 
// (\my_regfile|registers[25][13]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[13]~419_combout ))))

	.dataa(\my_regfile|registers[25][13]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[13]~419_combout ),
	.datad(\my_regfile|registers[29][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~420 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~420 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~421 (
// Equation(s):
// \my_processor|data_operandB[13]~421_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][13]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][13]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~421 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~422 (
// Equation(s):
// \my_processor|data_operandB[13]~422_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[13]~421_combout  & ((\my_regfile|registers[30][13]~q ))) # (!\my_processor|data_operandB[13]~421_combout  & 
// (\my_regfile|registers[22][13]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[13]~421_combout ))))

	.dataa(\my_regfile|registers[22][13]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[13]~421_combout ),
	.datad(\my_regfile|registers[30][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~422 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~423 (
// Equation(s):
// \my_processor|data_operandB[13]~423_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][13]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][13]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~423 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~423 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~424 (
// Equation(s):
// \my_processor|data_operandB[13]~424_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[13]~423_combout  & ((\my_regfile|registers[28][13]~q ))) # (!\my_processor|data_operandB[13]~423_combout  & 
// (\my_regfile|registers[20][13]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[13]~423_combout ))))

	.dataa(\my_regfile|registers[20][13]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[13]~423_combout ),
	.datad(\my_regfile|registers[28][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~424 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~424 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~425 (
// Equation(s):
// \my_processor|data_operandB[13]~425_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[13]~422_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[13]~424_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[13]~422_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[13]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~425 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~426 (
// Equation(s):
// \my_processor|data_operandB[13]~426_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][13]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][13]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~426 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~427 (
// Equation(s):
// \my_processor|data_operandB[13]~427_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[13]~426_combout  & ((\my_regfile|registers[31][13]~q ))) # (!\my_processor|data_operandB[13]~426_combout  & 
// (\my_regfile|registers[27][13]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[13]~426_combout ))))

	.dataa(\my_regfile|registers[27][13]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[13]~426_combout ),
	.datad(\my_regfile|registers[31][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~427 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~428 (
// Equation(s):
// \my_processor|data_operandB[13]~428_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[13]~425_combout  & ((\my_processor|data_operandB[13]~427_combout ))) # (!\my_processor|data_operandB[13]~425_combout  & 
// (\my_processor|data_operandB[13]~420_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[13]~425_combout ))))

	.dataa(\my_processor|data_operandB[13]~420_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[13]~425_combout ),
	.datad(\my_processor|data_operandB[13]~427_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~428 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~429 (
// Equation(s):
// \my_processor|data_operandB[13]~429_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][13]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][13]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~429 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~430 (
// Equation(s):
// \my_processor|data_operandB[13]~430_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[13]~429_combout  & ((\my_regfile|registers[11][13]~q ))) # (!\my_processor|data_operandB[13]~429_combout  & 
// (\my_regfile|registers[9][13]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[13]~429_combout ))))

	.dataa(\my_regfile|registers[9][13]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[13]~429_combout ),
	.datad(\my_regfile|registers[11][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~430 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~430 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~431 (
// Equation(s):
// \my_processor|data_operandB[13]~431_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][13]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][13]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~431 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~431 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~432 (
// Equation(s):
// \my_processor|data_operandB[13]~432_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[13]~431_combout  & ((\my_regfile|registers[7][13]~q ))) # (!\my_processor|data_operandB[13]~431_combout  & 
// (\my_regfile|registers[6][13]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[13]~431_combout ))))

	.dataa(\my_regfile|registers[6][13]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[13]~431_combout ),
	.datad(\my_regfile|registers[7][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~432 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~433 (
// Equation(s):
// \my_processor|data_operandB[13]~433_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][13]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][13]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~433 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~433 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~434 (
// Equation(s):
// \my_processor|data_operandB[13]~434_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[13]~433_combout  & ((\my_regfile|registers[3][13]~q ))) # (!\my_processor|data_operandB[13]~433_combout  & 
// (\my_regfile|registers[1][13]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[13]~433_combout ))))

	.dataa(\my_regfile|registers[1][13]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[13]~433_combout ),
	.datad(\my_regfile|registers[3][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~434 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~434 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~435 (
// Equation(s):
// \my_processor|data_operandB[13]~435_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[13]~432_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[13]~434_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[13]~432_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[13]~434_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~435 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~436 (
// Equation(s):
// \my_processor|data_operandB[13]~436_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][13]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][13]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~436 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[13]~436 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~437 (
// Equation(s):
// \my_processor|data_operandB[13]~437_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[13]~436_combout  & ((\my_regfile|registers[15][13]~q ))) # (!\my_processor|data_operandB[13]~436_combout  & 
// (\my_regfile|registers[14][13]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[13]~436_combout ))))

	.dataa(\my_regfile|registers[14][13]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[13]~436_combout ),
	.datad(\my_regfile|registers[15][13]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~437 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~438 (
// Equation(s):
// \my_processor|data_operandB[13]~438_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[13]~435_combout  & ((\my_processor|data_operandB[13]~437_combout ))) # (!\my_processor|data_operandB[13]~435_combout  & 
// (\my_processor|data_operandB[13]~430_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[13]~435_combout ))))

	.dataa(\my_processor|data_operandB[13]~430_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[13]~435_combout ),
	.datad(\my_processor|data_operandB[13]~437_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~438 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[13]~438 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~439 (
// Equation(s):
// \my_processor|data_operandB[13]~439_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[13]~428_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[13]~438_combout )))))

	.dataa(\my_processor|data_operandB[13]~428_combout ),
	.datab(\my_processor|data_operandB[13]~438_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~439 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[13]~439 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[13]~440 (
// Equation(s):
// \my_processor|data_operandB[13]~440_combout  = (\my_processor|data_operandB[13]~439_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\my_processor|data_operandB[13]~439_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~440 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[13]~440 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~441 (
// Equation(s):
// \my_processor|data_operandB[12]~441_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][12]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][12]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~441 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~441 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~442 (
// Equation(s):
// \my_processor|data_operandB[12]~442_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[12]~441_combout  & ((\my_regfile|registers[29][12]~q ))) # (!\my_processor|data_operandB[12]~441_combout  & 
// (\my_regfile|registers[21][12]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[12]~441_combout ))))

	.dataa(\my_regfile|registers[21][12]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[12]~441_combout ),
	.datad(\my_regfile|registers[29][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~442 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~442 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~443 (
// Equation(s):
// \my_processor|data_operandB[12]~443_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][12]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][12]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~443 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~444 (
// Equation(s):
// \my_processor|data_operandB[12]~444_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[12]~443_combout  & ((\my_regfile|registers[30][12]~q ))) # (!\my_processor|data_operandB[12]~443_combout  & 
// (\my_regfile|registers[26][12]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[12]~443_combout ))))

	.dataa(\my_regfile|registers[26][12]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[12]~443_combout ),
	.datad(\my_regfile|registers[30][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~444 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~444 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~445 (
// Equation(s):
// \my_processor|data_operandB[12]~445_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][12]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][12]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~445 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~446 (
// Equation(s):
// \my_processor|data_operandB[12]~446_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[12]~445_combout  & ((\my_regfile|registers[28][12]~q ))) # (!\my_processor|data_operandB[12]~445_combout  & 
// (\my_regfile|registers[24][12]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[12]~445_combout ))))

	.dataa(\my_regfile|registers[24][12]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[12]~445_combout ),
	.datad(\my_regfile|registers[28][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~446 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~446 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~447 (
// Equation(s):
// \my_processor|data_operandB[12]~447_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[12]~444_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[12]~446_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[12]~444_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[12]~446_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~447 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~447 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~448 (
// Equation(s):
// \my_processor|data_operandB[12]~448_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][12]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][12]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~448 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~449 (
// Equation(s):
// \my_processor|data_operandB[12]~449_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[12]~448_combout  & ((\my_regfile|registers[31][12]~q ))) # (!\my_processor|data_operandB[12]~448_combout  & 
// (\my_regfile|registers[23][12]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[12]~448_combout ))))

	.dataa(\my_regfile|registers[23][12]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[12]~448_combout ),
	.datad(\my_regfile|registers[31][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~449 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~449 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~450 (
// Equation(s):
// \my_processor|data_operandB[12]~450_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[12]~447_combout  & ((\my_processor|data_operandB[12]~449_combout ))) # (!\my_processor|data_operandB[12]~447_combout  & 
// (\my_processor|data_operandB[12]~442_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[12]~447_combout ))))

	.dataa(\my_processor|data_operandB[12]~442_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[12]~447_combout ),
	.datad(\my_processor|data_operandB[12]~449_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~450 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~451 (
// Equation(s):
// \my_processor|data_operandB[12]~451_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][12]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][12]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~451 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~451 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~452 (
// Equation(s):
// \my_processor|data_operandB[12]~452_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[12]~451_combout  & ((\my_regfile|registers[7][12]~q ))) # (!\my_processor|data_operandB[12]~451_combout  & 
// (\my_regfile|registers[6][12]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[12]~451_combout ))))

	.dataa(\my_regfile|registers[6][12]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[12]~451_combout ),
	.datad(\my_regfile|registers[7][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~452 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~452 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~453 (
// Equation(s):
// \my_processor|data_operandB[12]~453_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][12]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][12]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~453 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~454 (
// Equation(s):
// \my_processor|data_operandB[12]~454_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[12]~453_combout  & ((\my_regfile|registers[11][12]~q ))) # (!\my_processor|data_operandB[12]~453_combout  & 
// (\my_regfile|registers[9][12]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[12]~453_combout ))))

	.dataa(\my_regfile|registers[9][12]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[12]~453_combout ),
	.datad(\my_regfile|registers[11][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~454 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~454 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~455 (
// Equation(s):
// \my_processor|data_operandB[12]~455_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][12]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][12]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][12]~q ),
	.datac(\my_regfile|registers[1][12]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~455 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[12]~455 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~456 (
// Equation(s):
// \my_processor|data_operandB[12]~456_combout  = (\my_processor|data_operandB[12]~455_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][12]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[12]~455_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][12]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~456 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[12]~456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~457 (
// Equation(s):
// \my_processor|data_operandB[12]~457_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[12]~454_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[12]~456_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[12]~454_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[12]~456_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~457 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~458 (
// Equation(s):
// \my_processor|data_operandB[12]~458_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][12]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][12]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~458 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[12]~458 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~459 (
// Equation(s):
// \my_processor|data_operandB[12]~459_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[12]~458_combout  & ((\my_regfile|registers[15][12]~q ))) # (!\my_processor|data_operandB[12]~458_combout  & 
// (\my_regfile|registers[14][12]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[12]~458_combout ))))

	.dataa(\my_regfile|registers[14][12]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[12]~458_combout ),
	.datad(\my_regfile|registers[15][12]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~459 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~459 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~460 (
// Equation(s):
// \my_processor|data_operandB[12]~460_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[12]~457_combout  & ((\my_processor|data_operandB[12]~459_combout ))) # (!\my_processor|data_operandB[12]~457_combout  & 
// (\my_processor|data_operandB[12]~452_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[12]~457_combout ))))

	.dataa(\my_processor|data_operandB[12]~452_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[12]~457_combout ),
	.datad(\my_processor|data_operandB[12]~459_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~460 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[12]~460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~461 (
// Equation(s):
// \my_processor|data_operandB[12]~461_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[12]~450_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[12]~460_combout )))))

	.dataa(\my_processor|data_operandB[12]~450_combout ),
	.datab(\my_processor|data_operandB[12]~460_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~461 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[12]~461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[12]~462 (
// Equation(s):
// \my_processor|data_operandB[12]~462_combout  = (\my_processor|data_operandB[12]~461_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\my_processor|data_operandB[12]~461_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~462 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[12]~462 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~463 (
// Equation(s):
// \my_processor|data_operandB[11]~463_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][11]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][11]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~463 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~464 (
// Equation(s):
// \my_processor|data_operandB[11]~464_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[11]~463_combout  & ((\my_regfile|registers[30][11]~q ))) # (!\my_processor|data_operandB[11]~463_combout  & 
// (\my_regfile|registers[22][11]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[11]~463_combout ))))

	.dataa(\my_regfile|registers[22][11]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[11]~463_combout ),
	.datad(\my_regfile|registers[30][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~464 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~465 (
// Equation(s):
// \my_processor|data_operandB[11]~465_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][11]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][11]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~465 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~466 (
// Equation(s):
// \my_processor|data_operandB[11]~466_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[11]~465_combout  & ((\my_regfile|registers[29][11]~q ))) # (!\my_processor|data_operandB[11]~465_combout  & 
// (\my_regfile|registers[25][11]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[11]~465_combout ))))

	.dataa(\my_regfile|registers[25][11]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[11]~465_combout ),
	.datad(\my_regfile|registers[29][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~466 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~466 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~467 (
// Equation(s):
// \my_processor|data_operandB[11]~467_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][11]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][11]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~467 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~467 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~468 (
// Equation(s):
// \my_processor|data_operandB[11]~468_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[11]~467_combout  & ((\my_regfile|registers[28][11]~q ))) # (!\my_processor|data_operandB[11]~467_combout  & 
// (\my_regfile|registers[20][11]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[11]~467_combout ))))

	.dataa(\my_regfile|registers[20][11]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[11]~467_combout ),
	.datad(\my_regfile|registers[28][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~468 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~468 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~469 (
// Equation(s):
// \my_processor|data_operandB[11]~469_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[11]~466_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[11]~468_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[11]~466_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[11]~468_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~469 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~470 (
// Equation(s):
// \my_processor|data_operandB[11]~470_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][11]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][11]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~470 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~470 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~471 (
// Equation(s):
// \my_processor|data_operandB[11]~471_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[11]~470_combout  & ((\my_regfile|registers[31][11]~q ))) # (!\my_processor|data_operandB[11]~470_combout  & 
// (\my_regfile|registers[27][11]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[11]~470_combout ))))

	.dataa(\my_regfile|registers[27][11]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[11]~470_combout ),
	.datad(\my_regfile|registers[31][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~471 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~471 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~472 (
// Equation(s):
// \my_processor|data_operandB[11]~472_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[11]~469_combout  & ((\my_processor|data_operandB[11]~471_combout ))) # (!\my_processor|data_operandB[11]~469_combout  & 
// (\my_processor|data_operandB[11]~464_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[11]~469_combout ))))

	.dataa(\my_processor|data_operandB[11]~464_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[11]~469_combout ),
	.datad(\my_processor|data_operandB[11]~471_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~472 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~472 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~473 (
// Equation(s):
// \my_processor|data_operandB[11]~473_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][11]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][11]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~473 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~473 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~474 (
// Equation(s):
// \my_processor|data_operandB[11]~474_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[11]~473_combout  & ((\my_regfile|registers[11][11]~q ))) # (!\my_processor|data_operandB[11]~473_combout  & 
// (\my_regfile|registers[10][11]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[11]~473_combout ))))

	.dataa(\my_regfile|registers[10][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[11]~473_combout ),
	.datad(\my_regfile|registers[11][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~474 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~474 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~475 (
// Equation(s):
// \my_processor|data_operandB[11]~475_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][11]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][11]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~475 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~476 (
// Equation(s):
// \my_processor|data_operandB[11]~476_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[11]~475_combout  & ((\my_regfile|registers[7][11]~q ))) # (!\my_processor|data_operandB[11]~475_combout  & 
// (\my_regfile|registers[5][11]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[11]~475_combout ))))

	.dataa(\my_regfile|registers[5][11]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[11]~475_combout ),
	.datad(\my_regfile|registers[7][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~476 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~476 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~477 (
// Equation(s):
// \my_processor|data_operandB[11]~477_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][11]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][11]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~477 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~477 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~478 (
// Equation(s):
// \my_processor|data_operandB[11]~478_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[11]~477_combout  & ((\my_regfile|registers[3][11]~q ))) # (!\my_processor|data_operandB[11]~477_combout  & 
// (\my_regfile|registers[2][11]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[11]~477_combout ))))

	.dataa(\my_regfile|registers[2][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[11]~477_combout ),
	.datad(\my_regfile|registers[3][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~478 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~478 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~479 (
// Equation(s):
// \my_processor|data_operandB[11]~479_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[11]~476_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[11]~478_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[11]~476_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[11]~478_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~479 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~479 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~480 (
// Equation(s):
// \my_processor|data_operandB[11]~480_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][11]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][11]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~480 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[11]~480 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~481 (
// Equation(s):
// \my_processor|data_operandB[11]~481_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[11]~480_combout  & ((\my_regfile|registers[15][11]~q ))) # (!\my_processor|data_operandB[11]~480_combout  & 
// (\my_regfile|registers[13][11]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[11]~480_combout ))))

	.dataa(\my_regfile|registers[13][11]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[11]~480_combout ),
	.datad(\my_regfile|registers[15][11]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~481 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~482 (
// Equation(s):
// \my_processor|data_operandB[11]~482_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[11]~479_combout  & ((\my_processor|data_operandB[11]~481_combout ))) # (!\my_processor|data_operandB[11]~479_combout  & 
// (\my_processor|data_operandB[11]~474_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[11]~479_combout ))))

	.dataa(\my_processor|data_operandB[11]~474_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[11]~479_combout ),
	.datad(\my_processor|data_operandB[11]~481_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~482 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[11]~482 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~483 (
// Equation(s):
// \my_processor|data_operandB[11]~483_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[11]~472_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[11]~482_combout )))))

	.dataa(\my_processor|data_operandB[11]~472_combout ),
	.datab(\my_processor|data_operandB[11]~482_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~483 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[11]~483 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[11]~484 (
// Equation(s):
// \my_processor|data_operandB[11]~484_combout  = (\my_processor|data_operandB[11]~483_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_processor|data_operandB[11]~483_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~484 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[11]~484 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~210 (
// Equation(s):
// \my_processor|data_writeReg[7]~210_combout  = (\my_processor|is_jal~combout ) # ((\my_processor|is_lw~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & !\my_processor|is_setx~0_combout )))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|is_jal~combout ),
	.datad(\my_processor|is_setx~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~210 .lut_mask = 16'hF0F2;
defparam \my_processor|data_writeReg[7]~210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~10 (
// Equation(s):
// \my_regfile|Mux21~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][10]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][10]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~11 (
// Equation(s):
// \my_regfile|Mux21~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux21~10_combout  & ((\my_regfile|registers[7][10]~q ))) # (!\my_regfile|Mux21~10_combout  & (\my_regfile|registers[6][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux21~10_combout ))))

	.dataa(\my_regfile|registers[6][10]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux21~10_combout ),
	.datad(\my_regfile|registers[7][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~12 (
// Equation(s):
// \my_regfile|Mux21~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][10]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][10]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~13 (
// Equation(s):
// \my_regfile|Mux21~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux21~12_combout  & ((\my_regfile|registers[11][10]~q ))) # (!\my_regfile|Mux21~12_combout  & (\my_regfile|registers[9][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux21~12_combout ))))

	.dataa(\my_regfile|registers[9][10]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux21~12_combout ),
	.datad(\my_regfile|registers[11][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~14 (
// Equation(s):
// \my_regfile|Mux21~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][10]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][10]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~15 (
// Equation(s):
// \my_regfile|Mux21~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux21~14_combout  & ((\my_regfile|registers[3][10]~q ))) # (!\my_regfile|Mux21~14_combout  & (\my_regfile|registers[1][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux21~14_combout ))))

	.dataa(\my_regfile|registers[1][10]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux21~14_combout ),
	.datad(\my_regfile|registers[3][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~16 (
// Equation(s):
// \my_regfile|Mux21~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux21~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux21~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux21~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux21~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~17 (
// Equation(s):
// \my_regfile|Mux21~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][10]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][10]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~18 (
// Equation(s):
// \my_regfile|Mux21~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux21~17_combout  & ((\my_regfile|registers[15][10]~q ))) # (!\my_regfile|Mux21~17_combout  & (\my_regfile|registers[14][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux21~17_combout ))))

	.dataa(\my_regfile|registers[14][10]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux21~17_combout ),
	.datad(\my_regfile|registers[15][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~19 (
// Equation(s):
// \my_regfile|Mux21~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux21~16_combout  & ((\my_regfile|Mux21~18_combout ))) # (!\my_regfile|Mux21~16_combout  & (\my_regfile|Mux21~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux21~16_combout ))))

	.dataa(\my_regfile|Mux21~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux21~16_combout ),
	.datad(\my_regfile|Mux21~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[10]~10 (
// Equation(s):
// \my_processor|data[10]~10_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux21~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux21~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux21~9_combout ),
	.datac(\my_regfile|Mux21~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~10 .lut_mask = 16'h88A0;
defparam \my_processor|data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~5 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux17~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux19~20_combout )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_regfile|Mux19~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~5 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~74 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~62_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~5_combout ),
	.datab(\my_processor|alu1|ShiftRight0~62_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~74 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~1 (
// Equation(s):
// \my_processor|alu1|Selector26~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~1 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~140 (
// Equation(s):
// \my_processor|data_writeReg[22]~140_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~140 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[22]~140 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~221 (
// Equation(s):
// \my_processor|data_operandB[22]~221_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][22]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][22]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~221 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~222 (
// Equation(s):
// \my_processor|data_operandB[22]~222_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[22]~221_combout  & ((\my_regfile|registers[30][22]~q ))) # (!\my_processor|data_operandB[22]~221_combout  & 
// (\my_regfile|registers[26][22]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[22]~221_combout ))))

	.dataa(\my_regfile|registers[26][22]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[22]~221_combout ),
	.datad(\my_regfile|registers[30][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~222 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~223 (
// Equation(s):
// \my_processor|data_operandB[22]~223_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][22]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][22]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~223 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~224 (
// Equation(s):
// \my_processor|data_operandB[22]~224_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[22]~223_combout  & ((\my_regfile|registers[29][22]~q ))) # (!\my_processor|data_operandB[22]~223_combout  & 
// (\my_regfile|registers[21][22]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[22]~223_combout ))))

	.dataa(\my_regfile|registers[21][22]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[22]~223_combout ),
	.datad(\my_regfile|registers[29][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~224 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~225 (
// Equation(s):
// \my_processor|data_operandB[22]~225_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][22]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][22]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~225 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~226 (
// Equation(s):
// \my_processor|data_operandB[22]~226_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[22]~225_combout  & ((\my_regfile|registers[28][22]~q ))) # (!\my_processor|data_operandB[22]~225_combout  & 
// (\my_regfile|registers[24][22]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[22]~225_combout ))))

	.dataa(\my_regfile|registers[24][22]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[22]~225_combout ),
	.datad(\my_regfile|registers[28][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~226 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~227 (
// Equation(s):
// \my_processor|data_operandB[22]~227_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[22]~224_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[22]~226_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[22]~224_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[22]~226_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~227 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~227 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~228 (
// Equation(s):
// \my_processor|data_operandB[22]~228_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][22]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][22]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~228 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~229 (
// Equation(s):
// \my_processor|data_operandB[22]~229_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[22]~228_combout  & ((\my_regfile|registers[31][22]~q ))) # (!\my_processor|data_operandB[22]~228_combout  & 
// (\my_regfile|registers[23][22]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[22]~228_combout ))))

	.dataa(\my_regfile|registers[23][22]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[22]~228_combout ),
	.datad(\my_regfile|registers[31][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~229 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~230 (
// Equation(s):
// \my_processor|data_operandB[22]~230_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[22]~227_combout  & ((\my_processor|data_operandB[22]~229_combout ))) # (!\my_processor|data_operandB[22]~227_combout  & 
// (\my_processor|data_operandB[22]~222_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[22]~227_combout ))))

	.dataa(\my_processor|data_operandB[22]~222_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[22]~227_combout ),
	.datad(\my_processor|data_operandB[22]~229_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~230 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~230 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~231 (
// Equation(s):
// \my_processor|data_operandB[22]~231_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][22]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][22]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~231 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~232 (
// Equation(s):
// \my_processor|data_operandB[22]~232_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[22]~231_combout  & ((\my_regfile|registers[7][22]~q ))) # (!\my_processor|data_operandB[22]~231_combout  & 
// (\my_regfile|registers[5][22]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[22]~231_combout ))))

	.dataa(\my_regfile|registers[5][22]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[22]~231_combout ),
	.datad(\my_regfile|registers[7][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~232 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~233 (
// Equation(s):
// \my_processor|data_operandB[22]~233_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][22]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][22]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~233 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~234 (
// Equation(s):
// \my_processor|data_operandB[22]~234_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[22]~233_combout  & ((\my_regfile|registers[11][22]~q ))) # (!\my_processor|data_operandB[22]~233_combout  & 
// (\my_regfile|registers[10][22]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[22]~233_combout ))))

	.dataa(\my_regfile|registers[10][22]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[22]~233_combout ),
	.datad(\my_regfile|registers[11][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~234 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~235 (
// Equation(s):
// \my_processor|data_operandB[22]~235_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][22]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][22]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~235 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~236 (
// Equation(s):
// \my_processor|data_operandB[22]~236_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[22]~235_combout  & ((\my_regfile|registers[3][22]~q ))) # (!\my_processor|data_operandB[22]~235_combout  & 
// (\my_regfile|registers[2][22]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[22]~235_combout ))))

	.dataa(\my_regfile|registers[2][22]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[22]~235_combout ),
	.datad(\my_regfile|registers[3][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~236 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~237 (
// Equation(s):
// \my_processor|data_operandB[22]~237_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[22]~234_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[22]~236_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[22]~234_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[22]~236_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~237 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~237 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~238 (
// Equation(s):
// \my_processor|data_operandB[22]~238_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][22]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][22]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~238 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[22]~238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~239 (
// Equation(s):
// \my_processor|data_operandB[22]~239_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[22]~238_combout  & ((\my_regfile|registers[15][22]~q ))) # (!\my_processor|data_operandB[22]~238_combout  & 
// (\my_regfile|registers[13][22]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[22]~238_combout ))))

	.dataa(\my_regfile|registers[13][22]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[22]~238_combout ),
	.datad(\my_regfile|registers[15][22]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~239 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~240 (
// Equation(s):
// \my_processor|data_operandB[22]~240_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[22]~237_combout  & ((\my_processor|data_operandB[22]~239_combout ))) # (!\my_processor|data_operandB[22]~237_combout  & 
// (\my_processor|data_operandB[22]~232_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[22]~237_combout ))))

	.dataa(\my_processor|data_operandB[22]~232_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[22]~237_combout ),
	.datad(\my_processor|data_operandB[22]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~240 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[22]~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~241 (
// Equation(s):
// \my_processor|data_operandB[22]~241_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[22]~230_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[22]~240_combout )))))

	.dataa(\my_processor|data_operandB[22]~230_combout ),
	.datab(\my_processor|data_operandB[22]~240_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~241 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[22]~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[22]~242 (
// Equation(s):
// \my_processor|data_operandB[22]~242_combout  = (\my_processor|data_operandB[22]~241_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[22]~241_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~242 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[22]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~132 (
// Equation(s):
// \my_processor|data_writeReg[21]~132_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~132 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[21]~132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~243 (
// Equation(s):
// \my_processor|data_operandB[21]~243_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][21]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][21]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~243 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~243 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~244 (
// Equation(s):
// \my_processor|data_operandB[21]~244_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[21]~243_combout  & ((\my_regfile|registers[29][21]~q ))) # (!\my_processor|data_operandB[21]~243_combout  & 
// (\my_regfile|registers[25][21]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[21]~243_combout ))))

	.dataa(\my_regfile|registers[25][21]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[21]~243_combout ),
	.datad(\my_regfile|registers[29][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~244 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~245 (
// Equation(s):
// \my_processor|data_operandB[21]~245_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][21]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][21]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~245 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~246 (
// Equation(s):
// \my_processor|data_operandB[21]~246_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[21]~245_combout  & ((\my_regfile|registers[30][21]~q ))) # (!\my_processor|data_operandB[21]~245_combout  & 
// (\my_regfile|registers[22][21]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[21]~245_combout ))))

	.dataa(\my_regfile|registers[22][21]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[21]~245_combout ),
	.datad(\my_regfile|registers[30][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~246 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~247 (
// Equation(s):
// \my_processor|data_operandB[21]~247_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][21]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][21]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~247 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~247 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~248 (
// Equation(s):
// \my_processor|data_operandB[21]~248_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[21]~247_combout  & ((\my_regfile|registers[28][21]~q ))) # (!\my_processor|data_operandB[21]~247_combout  & 
// (\my_regfile|registers[20][21]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[21]~247_combout ))))

	.dataa(\my_regfile|registers[20][21]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[21]~247_combout ),
	.datad(\my_regfile|registers[28][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~248 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~249 (
// Equation(s):
// \my_processor|data_operandB[21]~249_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[21]~246_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[21]~248_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[21]~246_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[21]~248_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~249 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~250 (
// Equation(s):
// \my_processor|data_operandB[21]~250_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][21]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][21]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~250 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~251 (
// Equation(s):
// \my_processor|data_operandB[21]~251_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[21]~250_combout  & ((\my_regfile|registers[31][21]~q ))) # (!\my_processor|data_operandB[21]~250_combout  & 
// (\my_regfile|registers[27][21]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[21]~250_combout ))))

	.dataa(\my_regfile|registers[27][21]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[21]~250_combout ),
	.datad(\my_regfile|registers[31][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~251 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~252 (
// Equation(s):
// \my_processor|data_operandB[21]~252_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[21]~249_combout  & ((\my_processor|data_operandB[21]~251_combout ))) # (!\my_processor|data_operandB[21]~249_combout  & 
// (\my_processor|data_operandB[21]~244_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[21]~249_combout ))))

	.dataa(\my_processor|data_operandB[21]~244_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[21]~249_combout ),
	.datad(\my_processor|data_operandB[21]~251_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~252 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~253 (
// Equation(s):
// \my_processor|data_operandB[21]~253_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][21]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][21]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~253 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~254 (
// Equation(s):
// \my_processor|data_operandB[21]~254_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[21]~253_combout  & ((\my_regfile|registers[11][21]~q ))) # (!\my_processor|data_operandB[21]~253_combout  & 
// (\my_regfile|registers[9][21]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[21]~253_combout ))))

	.dataa(\my_regfile|registers[9][21]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[21]~253_combout ),
	.datad(\my_regfile|registers[11][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~254 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~255 (
// Equation(s):
// \my_processor|data_operandB[21]~255_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][21]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][21]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~255 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~256 (
// Equation(s):
// \my_processor|data_operandB[21]~256_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[21]~255_combout  & ((\my_regfile|registers[7][21]~q ))) # (!\my_processor|data_operandB[21]~255_combout  & 
// (\my_regfile|registers[6][21]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[21]~255_combout ))))

	.dataa(\my_regfile|registers[6][21]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[21]~255_combout ),
	.datad(\my_regfile|registers[7][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~256 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~257 (
// Equation(s):
// \my_processor|data_operandB[21]~257_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][21]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][21]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~257 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~258 (
// Equation(s):
// \my_processor|data_operandB[21]~258_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[21]~257_combout  & ((\my_regfile|registers[3][21]~q ))) # (!\my_processor|data_operandB[21]~257_combout  & 
// (\my_regfile|registers[1][21]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[21]~257_combout ))))

	.dataa(\my_regfile|registers[1][21]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[21]~257_combout ),
	.datad(\my_regfile|registers[3][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~258 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~259 (
// Equation(s):
// \my_processor|data_operandB[21]~259_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[21]~256_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[21]~258_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[21]~256_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[21]~258_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~259 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~260 (
// Equation(s):
// \my_processor|data_operandB[21]~260_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][21]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][21]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~260 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[21]~260 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~261 (
// Equation(s):
// \my_processor|data_operandB[21]~261_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[21]~260_combout  & ((\my_regfile|registers[15][21]~q ))) # (!\my_processor|data_operandB[21]~260_combout  & 
// (\my_regfile|registers[14][21]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[21]~260_combout ))))

	.dataa(\my_regfile|registers[14][21]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[21]~260_combout ),
	.datad(\my_regfile|registers[15][21]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~261 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~262 (
// Equation(s):
// \my_processor|data_operandB[21]~262_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[21]~259_combout  & ((\my_processor|data_operandB[21]~261_combout ))) # (!\my_processor|data_operandB[21]~259_combout  & 
// (\my_processor|data_operandB[21]~254_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[21]~259_combout ))))

	.dataa(\my_processor|data_operandB[21]~254_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[21]~259_combout ),
	.datad(\my_processor|data_operandB[21]~261_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~262 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[21]~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~263 (
// Equation(s):
// \my_processor|data_operandB[21]~263_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[21]~252_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[21]~262_combout )))))

	.dataa(\my_processor|data_operandB[21]~252_combout ),
	.datab(\my_processor|data_operandB[21]~262_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~263 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[21]~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[21]~264 (
// Equation(s):
// \my_processor|data_operandB[21]~264_combout  = (\my_processor|data_operandB[21]~263_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[21]~263_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~264 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[21]~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~42 (
// Equation(s):
// \my_processor|alu1|Add0~42_combout  = (\my_regfile|Mux10~20_combout  & ((\my_processor|data_operandB[21]~264_combout  & (\my_processor|alu1|Add0~41  & VCC)) # (!\my_processor|data_operandB[21]~264_combout  & (!\my_processor|alu1|Add0~41 )))) # 
// (!\my_regfile|Mux10~20_combout  & ((\my_processor|data_operandB[21]~264_combout  & (!\my_processor|alu1|Add0~41 )) # (!\my_processor|data_operandB[21]~264_combout  & ((\my_processor|alu1|Add0~41 ) # (GND)))))
// \my_processor|alu1|Add0~43  = CARRY((\my_regfile|Mux10~20_combout  & (!\my_processor|data_operandB[21]~264_combout  & !\my_processor|alu1|Add0~41 )) # (!\my_regfile|Mux10~20_combout  & ((!\my_processor|alu1|Add0~41 ) # 
// (!\my_processor|data_operandB[21]~264_combout ))))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_processor|data_operandB[21]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~41 ),
	.combout(\my_processor|alu1|Add0~42_combout ),
	.cout(\my_processor|alu1|Add0~43 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_regfile|registers[25][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~485 (
// Equation(s):
// \my_processor|data_operandB[10]~485_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][10]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][10]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~485 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~485 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~486 (
// Equation(s):
// \my_processor|data_operandB[10]~486_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[10]~485_combout  & ((\my_regfile|registers[29][10]~q ))) # (!\my_processor|data_operandB[10]~485_combout  & 
// (\my_regfile|registers[21][10]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[10]~485_combout ))))

	.dataa(\my_regfile|registers[21][10]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[10]~485_combout ),
	.datad(\my_regfile|registers[29][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~486 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~486 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~487 (
// Equation(s):
// \my_processor|data_operandB[10]~487_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][10]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][10]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~487 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~487 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~488 (
// Equation(s):
// \my_processor|data_operandB[10]~488_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[10]~487_combout  & ((\my_regfile|registers[30][10]~q ))) # (!\my_processor|data_operandB[10]~487_combout  & 
// (\my_regfile|registers[26][10]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[10]~487_combout ))))

	.dataa(\my_regfile|registers[26][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[10]~487_combout ),
	.datad(\my_regfile|registers[30][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~488 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~488 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~489 (
// Equation(s):
// \my_processor|data_operandB[10]~489_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][10]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][10]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~489 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~490 (
// Equation(s):
// \my_processor|data_operandB[10]~490_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[10]~489_combout  & ((\my_regfile|registers[28][10]~q ))) # (!\my_processor|data_operandB[10]~489_combout  & 
// (\my_regfile|registers[24][10]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[10]~489_combout ))))

	.dataa(\my_regfile|registers[24][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[10]~489_combout ),
	.datad(\my_regfile|registers[28][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~490 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~491 (
// Equation(s):
// \my_processor|data_operandB[10]~491_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[10]~488_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[10]~490_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[10]~488_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[10]~490_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~491 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~492 (
// Equation(s):
// \my_processor|data_operandB[10]~492_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][10]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][10]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~492 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~492 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~493 (
// Equation(s):
// \my_processor|data_operandB[10]~493_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[10]~492_combout  & ((\my_regfile|registers[31][10]~q ))) # (!\my_processor|data_operandB[10]~492_combout  & 
// (\my_regfile|registers[23][10]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[10]~492_combout ))))

	.dataa(\my_regfile|registers[23][10]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[10]~492_combout ),
	.datad(\my_regfile|registers[31][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~493 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~494 (
// Equation(s):
// \my_processor|data_operandB[10]~494_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[10]~491_combout  & ((\my_processor|data_operandB[10]~493_combout ))) # (!\my_processor|data_operandB[10]~491_combout  & 
// (\my_processor|data_operandB[10]~486_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[10]~491_combout ))))

	.dataa(\my_processor|data_operandB[10]~486_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[10]~491_combout ),
	.datad(\my_processor|data_operandB[10]~493_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~494 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~494 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~495 (
// Equation(s):
// \my_processor|data_operandB[10]~495_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][10]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][10]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~495 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~495 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~496 (
// Equation(s):
// \my_processor|data_operandB[10]~496_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[10]~495_combout  & ((\my_regfile|registers[7][10]~q ))) # (!\my_processor|data_operandB[10]~495_combout  & 
// (\my_regfile|registers[6][10]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[10]~495_combout ))))

	.dataa(\my_regfile|registers[6][10]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[10]~495_combout ),
	.datad(\my_regfile|registers[7][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~496 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~497 (
// Equation(s):
// \my_processor|data_operandB[10]~497_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][10]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][10]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~497 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~498 (
// Equation(s):
// \my_processor|data_operandB[10]~498_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[10]~497_combout  & ((\my_regfile|registers[11][10]~q ))) # (!\my_processor|data_operandB[10]~497_combout  & 
// (\my_regfile|registers[9][10]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[10]~497_combout ))))

	.dataa(\my_regfile|registers[9][10]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[10]~497_combout ),
	.datad(\my_regfile|registers[11][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~498 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~498 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~499 (
// Equation(s):
// \my_processor|data_operandB[10]~499_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][10]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][10]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~499 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~499 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~500 (
// Equation(s):
// \my_processor|data_operandB[10]~500_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[10]~499_combout  & ((\my_regfile|registers[3][10]~q ))) # (!\my_processor|data_operandB[10]~499_combout  & 
// (\my_regfile|registers[1][10]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[10]~499_combout ))))

	.dataa(\my_regfile|registers[1][10]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[10]~499_combout ),
	.datad(\my_regfile|registers[3][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~500 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~501 (
// Equation(s):
// \my_processor|data_operandB[10]~501_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[10]~498_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[10]~500_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[10]~498_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[10]~500_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~501 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~502 (
// Equation(s):
// \my_processor|data_operandB[10]~502_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][10]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][10]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~502 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[10]~502 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~503 (
// Equation(s):
// \my_processor|data_operandB[10]~503_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[10]~502_combout  & ((\my_regfile|registers[15][10]~q ))) # (!\my_processor|data_operandB[10]~502_combout  & 
// (\my_regfile|registers[14][10]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[10]~502_combout ))))

	.dataa(\my_regfile|registers[14][10]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[10]~502_combout ),
	.datad(\my_regfile|registers[15][10]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~503 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~503 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~504 (
// Equation(s):
// \my_processor|data_operandB[10]~504_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[10]~501_combout  & ((\my_processor|data_operandB[10]~503_combout ))) # (!\my_processor|data_operandB[10]~501_combout  & 
// (\my_processor|data_operandB[10]~496_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[10]~501_combout ))))

	.dataa(\my_processor|data_operandB[10]~496_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[10]~501_combout ),
	.datad(\my_processor|data_operandB[10]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~504 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[10]~504 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~505 (
// Equation(s):
// \my_processor|data_operandB[10]~505_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[10]~494_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[10]~504_combout )))))

	.dataa(\my_processor|data_operandB[10]~494_combout ),
	.datab(\my_processor|data_operandB[10]~504_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~505 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[10]~505 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[10]~506 (
// Equation(s):
// \my_processor|data_operandB[10]~506_combout  = (\my_processor|data_operandB[10]~505_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|data_operandB[10]~505_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~506 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[10]~506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~10 (
// Equation(s):
// \my_regfile|Mux22~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][9]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][9]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~11 (
// Equation(s):
// \my_regfile|Mux22~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux22~10_combout  & ((\my_regfile|registers[11][9]~q ))) # (!\my_regfile|Mux22~10_combout  & (\my_regfile|registers[10][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux22~10_combout ))))

	.dataa(\my_regfile|registers[10][9]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux22~10_combout ),
	.datad(\my_regfile|registers[11][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~12 (
// Equation(s):
// \my_regfile|Mux22~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][9]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][9]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~13 (
// Equation(s):
// \my_regfile|Mux22~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux22~12_combout  & ((\my_regfile|registers[7][9]~q ))) # (!\my_regfile|Mux22~12_combout  & (\my_regfile|registers[5][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux22~12_combout ))))

	.dataa(\my_regfile|registers[5][9]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux22~12_combout ),
	.datad(\my_regfile|registers[7][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~14 (
// Equation(s):
// \my_regfile|Mux22~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][9]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][9]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~15 (
// Equation(s):
// \my_regfile|Mux22~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux22~14_combout  & ((\my_regfile|registers[3][9]~q ))) # (!\my_regfile|Mux22~14_combout  & (\my_regfile|registers[2][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux22~14_combout ))))

	.dataa(\my_regfile|registers[2][9]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux22~14_combout ),
	.datad(\my_regfile|registers[3][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~16 (
// Equation(s):
// \my_regfile|Mux22~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux22~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux22~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux22~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux22~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~17 (
// Equation(s):
// \my_regfile|Mux22~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][9]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][9]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~18 (
// Equation(s):
// \my_regfile|Mux22~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux22~17_combout  & ((\my_regfile|registers[15][9]~q ))) # (!\my_regfile|Mux22~17_combout  & (\my_regfile|registers[13][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux22~17_combout ))))

	.dataa(\my_regfile|registers[13][9]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux22~17_combout ),
	.datad(\my_regfile|registers[15][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~19 (
// Equation(s):
// \my_regfile|Mux22~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux22~16_combout  & ((\my_regfile|Mux22~18_combout ))) # (!\my_regfile|Mux22~16_combout  & (\my_regfile|Mux22~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux22~16_combout ))))

	.dataa(\my_regfile|Mux22~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux22~16_combout ),
	.datad(\my_regfile|Mux22~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[9]~9 (
// Equation(s):
// \my_processor|data[9]~9_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux22~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux22~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux22~9_combout ),
	.datac(\my_regfile|Mux22~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~9 .lut_mask = 16'h88A0;
defparam \my_processor|data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~10 (
// Equation(s):
// \my_regfile|Mux23~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][8]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][8]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~11 (
// Equation(s):
// \my_regfile|Mux23~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux23~10_combout  & ((\my_regfile|registers[7][8]~q ))) # (!\my_regfile|Mux23~10_combout  & (\my_regfile|registers[6][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux23~10_combout ))))

	.dataa(\my_regfile|registers[6][8]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux23~10_combout ),
	.datad(\my_regfile|registers[7][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~12 (
// Equation(s):
// \my_regfile|Mux23~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][8]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][8]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~13 (
// Equation(s):
// \my_regfile|Mux23~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux23~12_combout  & ((\my_regfile|registers[11][8]~q ))) # (!\my_regfile|Mux23~12_combout  & (\my_regfile|registers[9][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux23~12_combout ))))

	.dataa(\my_regfile|registers[9][8]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux23~12_combout ),
	.datad(\my_regfile|registers[11][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~14 (
// Equation(s):
// \my_regfile|Mux23~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][8]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][8]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~15 (
// Equation(s):
// \my_regfile|Mux23~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux23~14_combout  & ((\my_regfile|registers[3][8]~q ))) # (!\my_regfile|Mux23~14_combout  & (\my_regfile|registers[1][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux23~14_combout ))))

	.dataa(\my_regfile|registers[1][8]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux23~14_combout ),
	.datad(\my_regfile|registers[3][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~16 (
// Equation(s):
// \my_regfile|Mux23~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux23~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux23~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux23~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux23~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~17 (
// Equation(s):
// \my_regfile|Mux23~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][8]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][8]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~18 (
// Equation(s):
// \my_regfile|Mux23~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux23~17_combout  & ((\my_regfile|registers[15][8]~q ))) # (!\my_regfile|Mux23~17_combout  & (\my_regfile|registers[14][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux23~17_combout ))))

	.dataa(\my_regfile|registers[14][8]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux23~17_combout ),
	.datad(\my_regfile|registers[15][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~19 (
// Equation(s):
// \my_regfile|Mux23~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux23~16_combout  & ((\my_regfile|Mux23~18_combout ))) # (!\my_regfile|Mux23~16_combout  & (\my_regfile|Mux23~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux23~16_combout ))))

	.dataa(\my_regfile|Mux23~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux23~16_combout ),
	.datad(\my_regfile|Mux23~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[8]~8 (
// Equation(s):
// \my_processor|data[8]~8_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux23~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux23~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux23~9_combout ),
	.datac(\my_regfile|Mux23~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~8 .lut_mask = 16'h88A0;
defparam \my_processor|data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~507 (
// Equation(s):
// \my_processor|data_operandB[9]~507_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][9]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][9]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~507 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~507 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~508 (
// Equation(s):
// \my_processor|data_operandB[9]~508_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[9]~507_combout  & ((\my_regfile|registers[30][9]~q ))) # (!\my_processor|data_operandB[9]~507_combout  & 
// (\my_regfile|registers[22][9]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[9]~507_combout ))))

	.dataa(\my_regfile|registers[22][9]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[9]~507_combout ),
	.datad(\my_regfile|registers[30][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~508 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~508 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~509 (
// Equation(s):
// \my_processor|data_operandB[9]~509_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][9]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][9]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~509 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~509 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~510 (
// Equation(s):
// \my_processor|data_operandB[9]~510_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[9]~509_combout  & ((\my_regfile|registers[29][9]~q ))) # (!\my_processor|data_operandB[9]~509_combout  & 
// (\my_regfile|registers[25][9]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[9]~509_combout ))))

	.dataa(\my_regfile|registers[25][9]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[9]~509_combout ),
	.datad(\my_regfile|registers[29][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~510 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~510 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~511 (
// Equation(s):
// \my_processor|data_operandB[9]~511_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][9]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][9]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~511 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~512 (
// Equation(s):
// \my_processor|data_operandB[9]~512_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[9]~511_combout  & ((\my_regfile|registers[28][9]~q ))) # (!\my_processor|data_operandB[9]~511_combout  & 
// (\my_regfile|registers[20][9]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[9]~511_combout ))))

	.dataa(\my_regfile|registers[20][9]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[9]~511_combout ),
	.datad(\my_regfile|registers[28][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~512 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~512 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~513 (
// Equation(s):
// \my_processor|data_operandB[9]~513_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[9]~510_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[9]~512_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[9]~510_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[9]~512_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~513 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~513 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~514 (
// Equation(s):
// \my_processor|data_operandB[9]~514_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][9]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][9]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~514 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~514 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~515 (
// Equation(s):
// \my_processor|data_operandB[9]~515_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[9]~514_combout  & ((\my_regfile|registers[31][9]~q ))) # (!\my_processor|data_operandB[9]~514_combout  & 
// (\my_regfile|registers[27][9]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[9]~514_combout ))))

	.dataa(\my_regfile|registers[27][9]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[9]~514_combout ),
	.datad(\my_regfile|registers[31][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~515 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~515 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~516 (
// Equation(s):
// \my_processor|data_operandB[9]~516_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[9]~513_combout  & ((\my_processor|data_operandB[9]~515_combout ))) # (!\my_processor|data_operandB[9]~513_combout  & 
// (\my_processor|data_operandB[9]~508_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[9]~513_combout ))))

	.dataa(\my_processor|data_operandB[9]~508_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[9]~513_combout ),
	.datad(\my_processor|data_operandB[9]~515_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~516 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~516 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~517 (
// Equation(s):
// \my_processor|data_operandB[9]~517_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][9]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][9]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~517 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~518 (
// Equation(s):
// \my_processor|data_operandB[9]~518_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[9]~517_combout  & ((\my_regfile|registers[11][9]~q ))) # (!\my_processor|data_operandB[9]~517_combout  & 
// (\my_regfile|registers[10][9]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[9]~517_combout ))))

	.dataa(\my_regfile|registers[10][9]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[9]~517_combout ),
	.datad(\my_regfile|registers[11][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~518 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~519 (
// Equation(s):
// \my_processor|data_operandB[9]~519_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][9]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][9]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~519 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~519 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~520 (
// Equation(s):
// \my_processor|data_operandB[9]~520_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[9]~519_combout  & ((\my_regfile|registers[7][9]~q ))) # (!\my_processor|data_operandB[9]~519_combout  & (\my_regfile|registers[5][9]~q 
// )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[9]~519_combout ))))

	.dataa(\my_regfile|registers[5][9]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[9]~519_combout ),
	.datad(\my_regfile|registers[7][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~520 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~521 (
// Equation(s):
// \my_processor|data_operandB[9]~521_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][9]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][9]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~521 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~522 (
// Equation(s):
// \my_processor|data_operandB[9]~522_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[9]~521_combout  & ((\my_regfile|registers[3][9]~q ))) # (!\my_processor|data_operandB[9]~521_combout  & (\my_regfile|registers[2][9]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[9]~521_combout ))))

	.dataa(\my_regfile|registers[2][9]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[9]~521_combout ),
	.datad(\my_regfile|registers[3][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~522 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~522 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~523 (
// Equation(s):
// \my_processor|data_operandB[9]~523_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[9]~520_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[9]~522_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[9]~520_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[9]~522_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~523 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~523 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~524 (
// Equation(s):
// \my_processor|data_operandB[9]~524_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][9]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][9]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~524 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[9]~524 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~525 (
// Equation(s):
// \my_processor|data_operandB[9]~525_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[9]~524_combout  & ((\my_regfile|registers[15][9]~q ))) # (!\my_processor|data_operandB[9]~524_combout  & 
// (\my_regfile|registers[13][9]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[9]~524_combout ))))

	.dataa(\my_regfile|registers[13][9]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[9]~524_combout ),
	.datad(\my_regfile|registers[15][9]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~525 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~525 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~526 (
// Equation(s):
// \my_processor|data_operandB[9]~526_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[9]~523_combout  & ((\my_processor|data_operandB[9]~525_combout ))) # (!\my_processor|data_operandB[9]~523_combout  & 
// (\my_processor|data_operandB[9]~518_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[9]~523_combout ))))

	.dataa(\my_processor|data_operandB[9]~518_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[9]~523_combout ),
	.datad(\my_processor|data_operandB[9]~525_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~526 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[9]~526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~527 (
// Equation(s):
// \my_processor|data_operandB[9]~527_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[9]~516_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[9]~526_combout )))))

	.dataa(\my_processor|data_operandB[9]~516_combout ),
	.datab(\my_processor|data_operandB[9]~526_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~527 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[9]~527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[9]~528 (
// Equation(s):
// \my_processor|data_operandB[9]~528_combout  = (\my_processor|data_operandB[9]~527_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_processor|data_operandB[9]~527_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~528 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[9]~528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~529 (
// Equation(s):
// \my_processor|data_operandB[8]~529_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][8]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][8]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~529 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~530 (
// Equation(s):
// \my_processor|data_operandB[8]~530_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[8]~529_combout  & ((\my_regfile|registers[29][8]~q ))) # (!\my_processor|data_operandB[8]~529_combout  & 
// (\my_regfile|registers[21][8]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[8]~529_combout ))))

	.dataa(\my_regfile|registers[21][8]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[8]~529_combout ),
	.datad(\my_regfile|registers[29][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~530 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~530 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~531 (
// Equation(s):
// \my_processor|data_operandB[8]~531_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][8]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][8]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~531 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~532 (
// Equation(s):
// \my_processor|data_operandB[8]~532_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[8]~531_combout  & ((\my_regfile|registers[30][8]~q ))) # (!\my_processor|data_operandB[8]~531_combout  & 
// (\my_regfile|registers[26][8]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[8]~531_combout ))))

	.dataa(\my_regfile|registers[26][8]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[8]~531_combout ),
	.datad(\my_regfile|registers[30][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~532 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~533 (
// Equation(s):
// \my_processor|data_operandB[8]~533_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][8]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][8]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~533 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~533 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~534 (
// Equation(s):
// \my_processor|data_operandB[8]~534_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[8]~533_combout  & ((\my_regfile|registers[28][8]~q ))) # (!\my_processor|data_operandB[8]~533_combout  & 
// (\my_regfile|registers[24][8]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[8]~533_combout ))))

	.dataa(\my_regfile|registers[24][8]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[8]~533_combout ),
	.datad(\my_regfile|registers[28][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~534 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~534 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~535 (
// Equation(s):
// \my_processor|data_operandB[8]~535_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[8]~532_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[8]~534_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[8]~532_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[8]~534_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~535 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~535 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~536 (
// Equation(s):
// \my_processor|data_operandB[8]~536_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][8]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][8]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~536 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~536 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~537 (
// Equation(s):
// \my_processor|data_operandB[8]~537_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[8]~536_combout  & ((\my_regfile|registers[31][8]~q ))) # (!\my_processor|data_operandB[8]~536_combout  & 
// (\my_regfile|registers[23][8]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[8]~536_combout ))))

	.dataa(\my_regfile|registers[23][8]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[8]~536_combout ),
	.datad(\my_regfile|registers[31][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~537 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~538 (
// Equation(s):
// \my_processor|data_operandB[8]~538_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[8]~535_combout  & ((\my_processor|data_operandB[8]~537_combout ))) # (!\my_processor|data_operandB[8]~535_combout  & 
// (\my_processor|data_operandB[8]~530_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[8]~535_combout ))))

	.dataa(\my_processor|data_operandB[8]~530_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[8]~535_combout ),
	.datad(\my_processor|data_operandB[8]~537_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~538 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~538 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~539 (
// Equation(s):
// \my_processor|data_operandB[8]~539_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][8]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][8]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~539 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~539 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~540 (
// Equation(s):
// \my_processor|data_operandB[8]~540_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[8]~539_combout  & ((\my_regfile|registers[7][8]~q ))) # (!\my_processor|data_operandB[8]~539_combout  & (\my_regfile|registers[6][8]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[8]~539_combout ))))

	.dataa(\my_regfile|registers[6][8]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[8]~539_combout ),
	.datad(\my_regfile|registers[7][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~540 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~541 (
// Equation(s):
// \my_processor|data_operandB[8]~541_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][8]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][8]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~541 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~541 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~542 (
// Equation(s):
// \my_processor|data_operandB[8]~542_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[8]~541_combout  & ((\my_regfile|registers[11][8]~q ))) # (!\my_processor|data_operandB[8]~541_combout  & 
// (\my_regfile|registers[9][8]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[8]~541_combout ))))

	.dataa(\my_regfile|registers[9][8]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[8]~541_combout ),
	.datad(\my_regfile|registers[11][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~542 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~542 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~543 (
// Equation(s):
// \my_processor|data_operandB[8]~543_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][8]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][8]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~543 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~543 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~544 (
// Equation(s):
// \my_processor|data_operandB[8]~544_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[8]~543_combout  & ((\my_regfile|registers[3][8]~q ))) # (!\my_processor|data_operandB[8]~543_combout  & (\my_regfile|registers[1][8]~q 
// )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[8]~543_combout ))))

	.dataa(\my_regfile|registers[1][8]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[8]~543_combout ),
	.datad(\my_regfile|registers[3][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~544 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~544 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~545 (
// Equation(s):
// \my_processor|data_operandB[8]~545_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[8]~542_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[8]~544_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[8]~542_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[8]~544_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~545 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~545 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~546 (
// Equation(s):
// \my_processor|data_operandB[8]~546_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][8]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][8]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~546 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[8]~546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~547 (
// Equation(s):
// \my_processor|data_operandB[8]~547_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[8]~546_combout  & ((\my_regfile|registers[15][8]~q ))) # (!\my_processor|data_operandB[8]~546_combout  & 
// (\my_regfile|registers[14][8]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[8]~546_combout ))))

	.dataa(\my_regfile|registers[14][8]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[8]~546_combout ),
	.datad(\my_regfile|registers[15][8]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~547 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~548 (
// Equation(s):
// \my_processor|data_operandB[8]~548_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[8]~545_combout  & ((\my_processor|data_operandB[8]~547_combout ))) # (!\my_processor|data_operandB[8]~545_combout  & 
// (\my_processor|data_operandB[8]~540_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[8]~545_combout ))))

	.dataa(\my_processor|data_operandB[8]~540_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[8]~545_combout ),
	.datad(\my_processor|data_operandB[8]~547_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~548 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[8]~548 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~549 (
// Equation(s):
// \my_processor|data_operandB[8]~549_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[8]~538_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[8]~548_combout )))))

	.dataa(\my_processor|data_operandB[8]~538_combout ),
	.datab(\my_processor|data_operandB[8]~548_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~549 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[8]~549 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[8]~550 (
// Equation(s):
// \my_processor|data_operandB[8]~550_combout  = (\my_processor|data_operandB[8]~549_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|data_operandB[8]~549_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~550 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[8]~550 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~10 (
// Equation(s):
// \my_regfile|Mux24~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][7]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][7]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~11 (
// Equation(s):
// \my_regfile|Mux24~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux24~10_combout  & ((\my_regfile|registers[11][7]~q ))) # (!\my_regfile|Mux24~10_combout  & (\my_regfile|registers[9][7]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux24~10_combout ))))

	.dataa(\my_regfile|registers[9][7]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux24~10_combout ),
	.datad(\my_regfile|registers[11][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~12 (
// Equation(s):
// \my_regfile|Mux24~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][7]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][7]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~13 (
// Equation(s):
// \my_regfile|Mux24~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux24~12_combout  & ((\my_regfile|registers[7][7]~q ))) # (!\my_regfile|Mux24~12_combout  & (\my_regfile|registers[6][7]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux24~12_combout ))))

	.dataa(\my_regfile|registers[6][7]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux24~12_combout ),
	.datad(\my_regfile|registers[7][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~14 (
// Equation(s):
// \my_regfile|Mux24~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][7]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][7]~q ),
	.datac(\my_regfile|registers[1][7]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~15 (
// Equation(s):
// \my_regfile|Mux24~15_combout  = (\my_regfile|Mux24~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][7]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux24~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][7]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~16 (
// Equation(s):
// \my_regfile|Mux24~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux24~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux24~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux24~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux24~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~17 (
// Equation(s):
// \my_regfile|Mux24~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][7]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][7]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~18 (
// Equation(s):
// \my_regfile|Mux24~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux24~17_combout  & ((\my_regfile|registers[15][7]~q ))) # (!\my_regfile|Mux24~17_combout  & (\my_regfile|registers[14][7]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux24~17_combout ))))

	.dataa(\my_regfile|registers[14][7]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux24~17_combout ),
	.datad(\my_regfile|registers[15][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~19 (
// Equation(s):
// \my_regfile|Mux24~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux24~16_combout  & ((\my_regfile|Mux24~18_combout ))) # (!\my_regfile|Mux24~16_combout  & (\my_regfile|Mux24~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux24~16_combout ))))

	.dataa(\my_regfile|Mux24~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux24~16_combout ),
	.datad(\my_regfile|Mux24~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[7]~7 (
// Equation(s):
// \my_processor|data[7]~7_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux24~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux24~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux24~9_combout ),
	.datac(\my_regfile|Mux24~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~7 .lut_mask = 16'h88A0;
defparam \my_processor|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~18 (
// Equation(s):
// \my_processor|alu1|Add0~18_combout  = (\my_regfile|Mux22~20_combout  & ((\my_processor|data_operandB[9]~528_combout  & (\my_processor|alu1|Add0~17  & VCC)) # (!\my_processor|data_operandB[9]~528_combout  & (!\my_processor|alu1|Add0~17 )))) # 
// (!\my_regfile|Mux22~20_combout  & ((\my_processor|data_operandB[9]~528_combout  & (!\my_processor|alu1|Add0~17 )) # (!\my_processor|data_operandB[9]~528_combout  & ((\my_processor|alu1|Add0~17 ) # (GND)))))
// \my_processor|alu1|Add0~19  = CARRY((\my_regfile|Mux22~20_combout  & (!\my_processor|data_operandB[9]~528_combout  & !\my_processor|alu1|Add0~17 )) # (!\my_regfile|Mux22~20_combout  & ((!\my_processor|alu1|Add0~17 ) # 
// (!\my_processor|data_operandB[9]~528_combout ))))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_processor|data_operandB[9]~528_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~17 ),
	.combout(\my_processor|alu1|Add0~18_combout ),
	.cout(\my_processor|alu1|Add0~19 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~20 (
// Equation(s):
// \my_processor|alu1|Add0~20_combout  = ((\my_regfile|Mux21~20_combout  $ (\my_processor|data_operandB[10]~506_combout  $ (!\my_processor|alu1|Add0~19 )))) # (GND)
// \my_processor|alu1|Add0~21  = CARRY((\my_regfile|Mux21~20_combout  & ((\my_processor|data_operandB[10]~506_combout ) # (!\my_processor|alu1|Add0~19 ))) # (!\my_regfile|Mux21~20_combout  & (\my_processor|data_operandB[10]~506_combout  & 
// !\my_processor|alu1|Add0~19 )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_processor|data_operandB[10]~506_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~19 ),
	.combout(\my_processor|alu1|Add0~20_combout ),
	.cout(\my_processor|alu1|Add0~21 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~20 (
// Equation(s):
// \my_processor|alu1|Add1~20_combout  = ((\my_regfile|Mux21~20_combout  $ (\my_processor|data_operandB[10]~506_combout  $ (\my_processor|alu1|Add1~19 )))) # (GND)
// \my_processor|alu1|Add1~21  = CARRY((\my_regfile|Mux21~20_combout  & ((!\my_processor|alu1|Add1~19 ) # (!\my_processor|data_operandB[10]~506_combout ))) # (!\my_regfile|Mux21~20_combout  & (!\my_processor|data_operandB[10]~506_combout  & 
// !\my_processor|alu1|Add1~19 )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_processor|data_operandB[10]~506_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~19 ),
	.combout(\my_processor|alu1|Add1~20_combout ),
	.cout(\my_processor|alu1|Add1~21 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~20 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~60 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux14~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux16~20_combout )))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_regfile|Mux16~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~60 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~29 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux15~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux17~20_combout )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_regfile|Mux17~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~29 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~61 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~29_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~60_combout ),
	.datab(\my_processor|alu1|ShiftRight0~29_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~61 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~64 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~63_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~61_combout ),
	.datab(\my_processor|alu1|ShiftRight0~63_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~64 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~49 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~49_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux7~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux9~20_combout )))))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_regfile|Mux9~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~49 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~10 (
// Equation(s):
// \my_regfile|Mux6~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][25]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][25]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~11 (
// Equation(s):
// \my_regfile|Mux6~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux6~10_combout  & ((\my_regfile|registers[11][25]~q ))) # (!\my_regfile|Mux6~10_combout  & (\my_regfile|registers[10][25]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux6~10_combout ))))

	.dataa(\my_regfile|registers[10][25]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux6~10_combout ),
	.datad(\my_regfile|registers[11][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~12 (
// Equation(s):
// \my_regfile|Mux6~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][25]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][25]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~13 (
// Equation(s):
// \my_regfile|Mux6~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux6~12_combout  & ((\my_regfile|registers[7][25]~q ))) # (!\my_regfile|Mux6~12_combout  & (\my_regfile|registers[5][25]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux6~12_combout ))))

	.dataa(\my_regfile|registers[5][25]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux6~12_combout ),
	.datad(\my_regfile|registers[7][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~14 (
// Equation(s):
// \my_regfile|Mux6~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][25]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][25]~q ),
	.datac(\my_regfile|registers[1][25]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~15 (
// Equation(s):
// \my_regfile|Mux6~15_combout  = (\my_regfile|Mux6~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][25]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux6~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][25]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~16 (
// Equation(s):
// \my_regfile|Mux6~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux6~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux6~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux6~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux6~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~17 (
// Equation(s):
// \my_regfile|Mux6~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][25]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][25]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~18 (
// Equation(s):
// \my_regfile|Mux6~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux6~17_combout  & ((\my_regfile|registers[15][25]~q ))) # (!\my_regfile|Mux6~17_combout  & (\my_regfile|registers[13][25]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux6~17_combout ))))

	.dataa(\my_regfile|registers[13][25]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux6~17_combout ),
	.datad(\my_regfile|registers[15][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~19 (
// Equation(s):
// \my_regfile|Mux6~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux6~16_combout  & ((\my_regfile|Mux6~18_combout ))) # (!\my_regfile|Mux6~16_combout  & (\my_regfile|Mux6~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux6~16_combout ))))

	.dataa(\my_regfile|Mux6~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux6~16_combout ),
	.datad(\my_regfile|Mux6~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[25]~25 (
// Equation(s):
// \my_processor|data[25]~25_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux6~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux6~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux6~9_combout ),
	.datac(\my_regfile|Mux6~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~25 .lut_mask = 16'h88A0;
defparam \my_processor|data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[11]~35 (
// Equation(s):
// \my_processor|address_dmem[11]~35_combout  = (\my_processor|alu1|Selector20~4_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector20~4_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[11]~35 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~25_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|registers[26][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~155 (
// Equation(s):
// \my_processor|data_operandB[25]~155_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][25]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][25]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~155 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~156 (
// Equation(s):
// \my_processor|data_operandB[25]~156_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[25]~155_combout  & ((\my_regfile|registers[30][25]~q ))) # (!\my_processor|data_operandB[25]~155_combout  & 
// (\my_regfile|registers[22][25]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[25]~155_combout ))))

	.dataa(\my_regfile|registers[22][25]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[25]~155_combout ),
	.datad(\my_regfile|registers[30][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~156 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~157 (
// Equation(s):
// \my_processor|data_operandB[25]~157_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][25]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][25]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~157 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~158 (
// Equation(s):
// \my_processor|data_operandB[25]~158_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[25]~157_combout  & ((\my_regfile|registers[29][25]~q ))) # (!\my_processor|data_operandB[25]~157_combout  & 
// (\my_regfile|registers[25][25]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[25]~157_combout ))))

	.dataa(\my_regfile|registers[25][25]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[25]~157_combout ),
	.datad(\my_regfile|registers[29][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~158 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~159 (
// Equation(s):
// \my_processor|data_operandB[25]~159_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][25]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][25]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~159 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~160 (
// Equation(s):
// \my_processor|data_operandB[25]~160_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[25]~159_combout  & ((\my_regfile|registers[28][25]~q ))) # (!\my_processor|data_operandB[25]~159_combout  & 
// (\my_regfile|registers[20][25]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[25]~159_combout ))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[25]~159_combout ),
	.datad(\my_regfile|registers[28][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~160 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~161 (
// Equation(s):
// \my_processor|data_operandB[25]~161_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[25]~158_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[25]~160_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[25]~158_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[25]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~161 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~162 (
// Equation(s):
// \my_processor|data_operandB[25]~162_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][25]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][25]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~162 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~163 (
// Equation(s):
// \my_processor|data_operandB[25]~163_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[25]~162_combout  & ((\my_regfile|registers[31][25]~q ))) # (!\my_processor|data_operandB[25]~162_combout  & 
// (\my_regfile|registers[27][25]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[25]~162_combout ))))

	.dataa(\my_regfile|registers[27][25]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[25]~162_combout ),
	.datad(\my_regfile|registers[31][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~163 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~164 (
// Equation(s):
// \my_processor|data_operandB[25]~164_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[25]~161_combout  & ((\my_processor|data_operandB[25]~163_combout ))) # (!\my_processor|data_operandB[25]~161_combout  & 
// (\my_processor|data_operandB[25]~156_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[25]~161_combout ))))

	.dataa(\my_processor|data_operandB[25]~156_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[25]~161_combout ),
	.datad(\my_processor|data_operandB[25]~163_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~164 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~165 (
// Equation(s):
// \my_processor|data_operandB[25]~165_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][25]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][25]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~165 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~166 (
// Equation(s):
// \my_processor|data_operandB[25]~166_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[25]~165_combout  & ((\my_regfile|registers[11][25]~q ))) # (!\my_processor|data_operandB[25]~165_combout  & 
// (\my_regfile|registers[10][25]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[25]~165_combout ))))

	.dataa(\my_regfile|registers[10][25]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[25]~165_combout ),
	.datad(\my_regfile|registers[11][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~166 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~167 (
// Equation(s):
// \my_processor|data_operandB[25]~167_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][25]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][25]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~167 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~168 (
// Equation(s):
// \my_processor|data_operandB[25]~168_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[25]~167_combout  & ((\my_regfile|registers[7][25]~q ))) # (!\my_processor|data_operandB[25]~167_combout  & 
// (\my_regfile|registers[5][25]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[25]~167_combout ))))

	.dataa(\my_regfile|registers[5][25]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[25]~167_combout ),
	.datad(\my_regfile|registers[7][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~168 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~169 (
// Equation(s):
// \my_processor|data_operandB[25]~169_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][25]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][25]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][25]~q ),
	.datac(\my_regfile|registers[1][25]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~169 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[25]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~170 (
// Equation(s):
// \my_processor|data_operandB[25]~170_combout  = (\my_processor|data_operandB[25]~169_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][25]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[25]~169_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][25]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~170 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[25]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~171 (
// Equation(s):
// \my_processor|data_operandB[25]~171_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[25]~168_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[25]~170_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[25]~168_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[25]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~171 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~172 (
// Equation(s):
// \my_processor|data_operandB[25]~172_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][25]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][25]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~172 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[25]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~173 (
// Equation(s):
// \my_processor|data_operandB[25]~173_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[25]~172_combout  & ((\my_regfile|registers[15][25]~q ))) # (!\my_processor|data_operandB[25]~172_combout  & 
// (\my_regfile|registers[13][25]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[25]~172_combout ))))

	.dataa(\my_regfile|registers[13][25]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[25]~172_combout ),
	.datad(\my_regfile|registers[15][25]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~173 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~174 (
// Equation(s):
// \my_processor|data_operandB[25]~174_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[25]~171_combout  & ((\my_processor|data_operandB[25]~173_combout ))) # (!\my_processor|data_operandB[25]~171_combout  & 
// (\my_processor|data_operandB[25]~166_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[25]~171_combout ))))

	.dataa(\my_processor|data_operandB[25]~166_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[25]~171_combout ),
	.datad(\my_processor|data_operandB[25]~173_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~174 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[25]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~175 (
// Equation(s):
// \my_processor|data_operandB[25]~175_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[25]~164_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[25]~174_combout )))))

	.dataa(\my_processor|data_operandB[25]~164_combout ),
	.datab(\my_processor|data_operandB[25]~174_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~175 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[25]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[25]~176 (
// Equation(s):
// \my_processor|data_operandB[25]~176_combout  = (\my_processor|data_operandB[25]~175_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[25]~175_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~176 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[25]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~14 (
// Equation(s):
// \my_processor|alu1|Selector29~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|is_rType~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|alu1|Selector30~9_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|is_rType~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~14 .lut_mask = 16'h0002;
defparam \my_processor|alu1|Selector29~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~177 (
// Equation(s):
// \my_processor|data_operandB[24]~177_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][24]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][24]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~177 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~178 (
// Equation(s):
// \my_processor|data_operandB[24]~178_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[24]~177_combout  & ((\my_regfile|registers[30][24]~q ))) # (!\my_processor|data_operandB[24]~177_combout  & 
// (\my_regfile|registers[26][24]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[24]~177_combout ))))

	.dataa(\my_regfile|registers[26][24]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[24]~177_combout ),
	.datad(\my_regfile|registers[30][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~178 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~179 (
// Equation(s):
// \my_processor|data_operandB[24]~179_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][24]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][24]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~179 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~180 (
// Equation(s):
// \my_processor|data_operandB[24]~180_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[24]~179_combout  & ((\my_regfile|registers[29][24]~q ))) # (!\my_processor|data_operandB[24]~179_combout  & 
// (\my_regfile|registers[21][24]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[24]~179_combout ))))

	.dataa(\my_regfile|registers[21][24]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[24]~179_combout ),
	.datad(\my_regfile|registers[29][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~180 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~181 (
// Equation(s):
// \my_processor|data_operandB[24]~181_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][24]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][24]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~181 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~182 (
// Equation(s):
// \my_processor|data_operandB[24]~182_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[24]~181_combout  & ((\my_regfile|registers[28][24]~q ))) # (!\my_processor|data_operandB[24]~181_combout  & 
// (\my_regfile|registers[24][24]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[24]~181_combout ))))

	.dataa(\my_regfile|registers[24][24]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[24]~181_combout ),
	.datad(\my_regfile|registers[28][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~182 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~183 (
// Equation(s):
// \my_processor|data_operandB[24]~183_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[24]~180_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[24]~182_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[24]~180_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[24]~182_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~183 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~184 (
// Equation(s):
// \my_processor|data_operandB[24]~184_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][24]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][24]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~184 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~185 (
// Equation(s):
// \my_processor|data_operandB[24]~185_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[24]~184_combout  & ((\my_regfile|registers[31][24]~q ))) # (!\my_processor|data_operandB[24]~184_combout  & 
// (\my_regfile|registers[23][24]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[24]~184_combout ))))

	.dataa(\my_regfile|registers[23][24]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[24]~184_combout ),
	.datad(\my_regfile|registers[31][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~185 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~186 (
// Equation(s):
// \my_processor|data_operandB[24]~186_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[24]~183_combout  & ((\my_processor|data_operandB[24]~185_combout ))) # (!\my_processor|data_operandB[24]~183_combout  & 
// (\my_processor|data_operandB[24]~178_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[24]~183_combout ))))

	.dataa(\my_processor|data_operandB[24]~178_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[24]~183_combout ),
	.datad(\my_processor|data_operandB[24]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~186 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~187 (
// Equation(s):
// \my_processor|data_operandB[24]~187_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][24]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][24]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~187 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~188 (
// Equation(s):
// \my_processor|data_operandB[24]~188_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[24]~187_combout  & ((\my_regfile|registers[7][24]~q ))) # (!\my_processor|data_operandB[24]~187_combout  & 
// (\my_regfile|registers[5][24]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[24]~187_combout ))))

	.dataa(\my_regfile|registers[5][24]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[24]~187_combout ),
	.datad(\my_regfile|registers[7][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~188 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~189 (
// Equation(s):
// \my_processor|data_operandB[24]~189_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][24]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][24]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~189 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~190 (
// Equation(s):
// \my_processor|data_operandB[24]~190_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[24]~189_combout  & ((\my_regfile|registers[11][24]~q ))) # (!\my_processor|data_operandB[24]~189_combout  & 
// (\my_regfile|registers[10][24]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[24]~189_combout ))))

	.dataa(\my_regfile|registers[10][24]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[24]~189_combout ),
	.datad(\my_regfile|registers[11][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~190 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~191 (
// Equation(s):
// \my_processor|data_operandB[24]~191_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][24]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][24]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][24]~q ),
	.datac(\my_regfile|registers[1][24]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~191 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[24]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~192 (
// Equation(s):
// \my_processor|data_operandB[24]~192_combout  = (\my_processor|data_operandB[24]~191_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][24]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[24]~191_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][24]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~192 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[24]~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~193 (
// Equation(s):
// \my_processor|data_operandB[24]~193_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[24]~190_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[24]~192_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[24]~190_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[24]~192_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~193 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~194 (
// Equation(s):
// \my_processor|data_operandB[24]~194_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][24]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][24]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~194 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[24]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~195 (
// Equation(s):
// \my_processor|data_operandB[24]~195_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[24]~194_combout  & ((\my_regfile|registers[15][24]~q ))) # (!\my_processor|data_operandB[24]~194_combout  & 
// (\my_regfile|registers[13][24]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[24]~194_combout ))))

	.dataa(\my_regfile|registers[13][24]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[24]~194_combout ),
	.datad(\my_regfile|registers[15][24]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~195 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~196 (
// Equation(s):
// \my_processor|data_operandB[24]~196_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[24]~193_combout  & ((\my_processor|data_operandB[24]~195_combout ))) # (!\my_processor|data_operandB[24]~193_combout  & 
// (\my_processor|data_operandB[24]~188_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[24]~193_combout ))))

	.dataa(\my_processor|data_operandB[24]~188_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[24]~193_combout ),
	.datad(\my_processor|data_operandB[24]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~196 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[24]~196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~197 (
// Equation(s):
// \my_processor|data_operandB[24]~197_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[24]~186_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[24]~196_combout )))))

	.dataa(\my_processor|data_operandB[24]~186_combout ),
	.datab(\my_processor|data_operandB[24]~196_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~197 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[24]~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[24]~198 (
// Equation(s):
// \my_processor|data_operandB[24]~198_combout  = (\my_processor|data_operandB[24]~197_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[24]~197_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~198 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[24]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~148 (
// Equation(s):
// \my_processor|data_writeReg[23]~148_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_jiType~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|is_jiType~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~148 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[23]~148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~199 (
// Equation(s):
// \my_processor|data_operandB[23]~199_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][23]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][23]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~199 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~200 (
// Equation(s):
// \my_processor|data_operandB[23]~200_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[23]~199_combout  & ((\my_regfile|registers[29][23]~q ))) # (!\my_processor|data_operandB[23]~199_combout  & 
// (\my_regfile|registers[25][23]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[23]~199_combout ))))

	.dataa(\my_regfile|registers[25][23]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[23]~199_combout ),
	.datad(\my_regfile|registers[29][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~200 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~201 (
// Equation(s):
// \my_processor|data_operandB[23]~201_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][23]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][23]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~201 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~202 (
// Equation(s):
// \my_processor|data_operandB[23]~202_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[23]~201_combout  & ((\my_regfile|registers[30][23]~q ))) # (!\my_processor|data_operandB[23]~201_combout  & 
// (\my_regfile|registers[22][23]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[23]~201_combout ))))

	.dataa(\my_regfile|registers[22][23]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[23]~201_combout ),
	.datad(\my_regfile|registers[30][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~202 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~203 (
// Equation(s):
// \my_processor|data_operandB[23]~203_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][23]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][23]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~203 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~204 (
// Equation(s):
// \my_processor|data_operandB[23]~204_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[23]~203_combout  & ((\my_regfile|registers[28][23]~q ))) # (!\my_processor|data_operandB[23]~203_combout  & 
// (\my_regfile|registers[20][23]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[23]~203_combout ))))

	.dataa(\my_regfile|registers[20][23]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[23]~203_combout ),
	.datad(\my_regfile|registers[28][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~204 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~205 (
// Equation(s):
// \my_processor|data_operandB[23]~205_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[23]~202_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[23]~204_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[23]~202_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[23]~204_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~205 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~206 (
// Equation(s):
// \my_processor|data_operandB[23]~206_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][23]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][23]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~206 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~207 (
// Equation(s):
// \my_processor|data_operandB[23]~207_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[23]~206_combout  & ((\my_regfile|registers[31][23]~q ))) # (!\my_processor|data_operandB[23]~206_combout  & 
// (\my_regfile|registers[27][23]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[23]~206_combout ))))

	.dataa(\my_regfile|registers[27][23]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[23]~206_combout ),
	.datad(\my_regfile|registers[31][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~207 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~208 (
// Equation(s):
// \my_processor|data_operandB[23]~208_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[23]~205_combout  & ((\my_processor|data_operandB[23]~207_combout ))) # (!\my_processor|data_operandB[23]~205_combout  & 
// (\my_processor|data_operandB[23]~200_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[23]~205_combout ))))

	.dataa(\my_processor|data_operandB[23]~200_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[23]~205_combout ),
	.datad(\my_processor|data_operandB[23]~207_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~208 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~209 (
// Equation(s):
// \my_processor|data_operandB[23]~209_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][23]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][23]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~209 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~210 (
// Equation(s):
// \my_processor|data_operandB[23]~210_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[23]~209_combout  & ((\my_regfile|registers[11][23]~q ))) # (!\my_processor|data_operandB[23]~209_combout  & 
// (\my_regfile|registers[9][23]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[23]~209_combout ))))

	.dataa(\my_regfile|registers[9][23]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[23]~209_combout ),
	.datad(\my_regfile|registers[11][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~210 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~211 (
// Equation(s):
// \my_processor|data_operandB[23]~211_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][23]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][23]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~211 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~212 (
// Equation(s):
// \my_processor|data_operandB[23]~212_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[23]~211_combout  & ((\my_regfile|registers[7][23]~q ))) # (!\my_processor|data_operandB[23]~211_combout  & 
// (\my_regfile|registers[6][23]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[23]~211_combout ))))

	.dataa(\my_regfile|registers[6][23]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[23]~211_combout ),
	.datad(\my_regfile|registers[7][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~212 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~213 (
// Equation(s):
// \my_processor|data_operandB[23]~213_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][23]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][23]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~213 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~214 (
// Equation(s):
// \my_processor|data_operandB[23]~214_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[23]~213_combout  & ((\my_regfile|registers[3][23]~q ))) # (!\my_processor|data_operandB[23]~213_combout  & 
// (\my_regfile|registers[1][23]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[23]~213_combout ))))

	.dataa(\my_regfile|registers[1][23]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[23]~213_combout ),
	.datad(\my_regfile|registers[3][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~214 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~215 (
// Equation(s):
// \my_processor|data_operandB[23]~215_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[23]~212_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[23]~214_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[23]~212_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[23]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~215 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~216 (
// Equation(s):
// \my_processor|data_operandB[23]~216_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][23]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][23]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~216 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[23]~216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~217 (
// Equation(s):
// \my_processor|data_operandB[23]~217_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[23]~216_combout  & ((\my_regfile|registers[15][23]~q ))) # (!\my_processor|data_operandB[23]~216_combout  & 
// (\my_regfile|registers[14][23]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[23]~216_combout ))))

	.dataa(\my_regfile|registers[14][23]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[23]~216_combout ),
	.datad(\my_regfile|registers[15][23]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~217 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~218 (
// Equation(s):
// \my_processor|data_operandB[23]~218_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[23]~215_combout  & ((\my_processor|data_operandB[23]~217_combout ))) # (!\my_processor|data_operandB[23]~215_combout  & 
// (\my_processor|data_operandB[23]~210_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[23]~215_combout ))))

	.dataa(\my_processor|data_operandB[23]~210_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[23]~215_combout ),
	.datad(\my_processor|data_operandB[23]~217_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~218 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[23]~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~219 (
// Equation(s):
// \my_processor|data_operandB[23]~219_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[23]~208_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[23]~218_combout )))))

	.dataa(\my_processor|data_operandB[23]~208_combout ),
	.datab(\my_processor|data_operandB[23]~218_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~219 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[23]~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[23]~220 (
// Equation(s):
// \my_processor|data_operandB[23]~220_combout  = (\my_processor|data_operandB[23]~219_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[23]~219_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~220 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[23]~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~44 (
// Equation(s):
// \my_processor|alu1|Add0~44_combout  = ((\my_regfile|Mux9~20_combout  $ (\my_processor|data_operandB[22]~242_combout  $ (!\my_processor|alu1|Add0~43 )))) # (GND)
// \my_processor|alu1|Add0~45  = CARRY((\my_regfile|Mux9~20_combout  & ((\my_processor|data_operandB[22]~242_combout ) # (!\my_processor|alu1|Add0~43 ))) # (!\my_regfile|Mux9~20_combout  & (\my_processor|data_operandB[22]~242_combout  & 
// !\my_processor|alu1|Add0~43 )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_processor|data_operandB[22]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~43 ),
	.combout(\my_processor|alu1|Add0~44_combout ),
	.cout(\my_processor|alu1|Add0~45 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~46 (
// Equation(s):
// \my_processor|alu1|Add0~46_combout  = (\my_regfile|Mux8~20_combout  & ((\my_processor|data_operandB[23]~220_combout  & (\my_processor|alu1|Add0~45  & VCC)) # (!\my_processor|data_operandB[23]~220_combout  & (!\my_processor|alu1|Add0~45 )))) # 
// (!\my_regfile|Mux8~20_combout  & ((\my_processor|data_operandB[23]~220_combout  & (!\my_processor|alu1|Add0~45 )) # (!\my_processor|data_operandB[23]~220_combout  & ((\my_processor|alu1|Add0~45 ) # (GND)))))
// \my_processor|alu1|Add0~47  = CARRY((\my_regfile|Mux8~20_combout  & (!\my_processor|data_operandB[23]~220_combout  & !\my_processor|alu1|Add0~45 )) # (!\my_regfile|Mux8~20_combout  & ((!\my_processor|alu1|Add0~45 ) # 
// (!\my_processor|data_operandB[23]~220_combout ))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_processor|data_operandB[23]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~45 ),
	.combout(\my_processor|alu1|Add0~46_combout ),
	.cout(\my_processor|alu1|Add0~47 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~42 (
// Equation(s):
// \my_processor|alu1|Add1~42_combout  = (\my_regfile|Mux10~20_combout  & ((\my_processor|data_operandB[21]~264_combout  & (!\my_processor|alu1|Add1~41 )) # (!\my_processor|data_operandB[21]~264_combout  & (\my_processor|alu1|Add1~41  & VCC)))) # 
// (!\my_regfile|Mux10~20_combout  & ((\my_processor|data_operandB[21]~264_combout  & ((\my_processor|alu1|Add1~41 ) # (GND))) # (!\my_processor|data_operandB[21]~264_combout  & (!\my_processor|alu1|Add1~41 ))))
// \my_processor|alu1|Add1~43  = CARRY((\my_regfile|Mux10~20_combout  & (\my_processor|data_operandB[21]~264_combout  & !\my_processor|alu1|Add1~41 )) # (!\my_regfile|Mux10~20_combout  & ((\my_processor|data_operandB[21]~264_combout ) # 
// (!\my_processor|alu1|Add1~41 ))))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_processor|data_operandB[21]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~41 ),
	.combout(\my_processor|alu1|Add1~42_combout ),
	.cout(\my_processor|alu1|Add1~43 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~42 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~44 (
// Equation(s):
// \my_processor|alu1|Add1~44_combout  = ((\my_regfile|Mux9~20_combout  $ (\my_processor|data_operandB[22]~242_combout  $ (\my_processor|alu1|Add1~43 )))) # (GND)
// \my_processor|alu1|Add1~45  = CARRY((\my_regfile|Mux9~20_combout  & ((!\my_processor|alu1|Add1~43 ) # (!\my_processor|data_operandB[22]~242_combout ))) # (!\my_regfile|Mux9~20_combout  & (!\my_processor|data_operandB[22]~242_combout  & 
// !\my_processor|alu1|Add1~43 )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_processor|data_operandB[22]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~43 ),
	.combout(\my_processor|alu1|Add1~44_combout ),
	.cout(\my_processor|alu1|Add1~45 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~46 (
// Equation(s):
// \my_processor|alu1|Add1~46_combout  = (\my_regfile|Mux8~20_combout  & ((\my_processor|data_operandB[23]~220_combout  & (!\my_processor|alu1|Add1~45 )) # (!\my_processor|data_operandB[23]~220_combout  & (\my_processor|alu1|Add1~45  & VCC)))) # 
// (!\my_regfile|Mux8~20_combout  & ((\my_processor|data_operandB[23]~220_combout  & ((\my_processor|alu1|Add1~45 ) # (GND))) # (!\my_processor|data_operandB[23]~220_combout  & (!\my_processor|alu1|Add1~45 ))))
// \my_processor|alu1|Add1~47  = CARRY((\my_regfile|Mux8~20_combout  & (\my_processor|data_operandB[23]~220_combout  & !\my_processor|alu1|Add1~45 )) # (!\my_regfile|Mux8~20_combout  & ((\my_processor|data_operandB[23]~220_combout ) # 
// (!\my_processor|alu1|Add1~45 ))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_processor|data_operandB[23]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~45 ),
	.combout(\my_processor|alu1|Add1~46_combout ),
	.cout(\my_processor|alu1|Add1~47 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~46 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~24 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux23~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux21~20_combout )))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_regfile|Mux21~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~24 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~25 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux22~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux20~20_combout )))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_regfile|Mux20~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~25 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~26 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~25_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~24_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~25_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~26 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~27 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux19~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux17~20_combout )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_regfile|Mux17~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~27 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~28 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux18~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux16~20_combout )))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_regfile|Mux16~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~28 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~29 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~28_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~27_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~28_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~29 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~30 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~29_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~26_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~29_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~30 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~92 (
// Equation(s):
// \my_processor|data_writeReg[21]~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (((\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|is_rType~combout 
// ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((!\my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|is_rType~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~92 .lut_mask = 16'h0ACE;
defparam \my_processor|data_writeReg[21]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~17 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~17_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux29~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux28~20_combout )))))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_regfile|Mux28~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~17 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~18 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux31~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux30~26_combout )))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_regfile|Mux30~26_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~18 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~19 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~19_combout  = (\my_processor|alu1|ShiftLeft0~17_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu1|ShiftLeft0~18_combout ))

	.dataa(\my_processor|alu1|ShiftLeft0~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu1|ShiftLeft0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~19 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~10 (
// Equation(s):
// \my_regfile|Mux27~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][4]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][4]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~11 (
// Equation(s):
// \my_regfile|Mux27~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux27~10_combout  & ((\my_regfile|registers[7][4]~q ))) # (!\my_regfile|Mux27~10_combout  & (\my_regfile|registers[6][4]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux27~10_combout ))))

	.dataa(\my_regfile|registers[6][4]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux27~10_combout ),
	.datad(\my_regfile|registers[7][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~12 (
// Equation(s):
// \my_regfile|Mux27~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][4]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][4]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~13 (
// Equation(s):
// \my_regfile|Mux27~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux27~12_combout  & ((\my_regfile|registers[11][4]~q ))) # (!\my_regfile|Mux27~12_combout  & (\my_regfile|registers[9][4]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux27~12_combout ))))

	.dataa(\my_regfile|registers[9][4]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux27~12_combout ),
	.datad(\my_regfile|registers[11][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~14 (
// Equation(s):
// \my_regfile|Mux27~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][4]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][4]~q ),
	.datac(\my_regfile|registers[1][4]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~15 (
// Equation(s):
// \my_regfile|Mux27~15_combout  = (\my_regfile|Mux27~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][4]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux27~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][4]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~16 (
// Equation(s):
// \my_regfile|Mux27~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux27~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux27~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux27~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux27~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~17 (
// Equation(s):
// \my_regfile|Mux27~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][4]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][4]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~18 (
// Equation(s):
// \my_regfile|Mux27~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux27~17_combout  & ((\my_regfile|registers[15][4]~q ))) # (!\my_regfile|Mux27~17_combout  & (\my_regfile|registers[14][4]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux27~17_combout ))))

	.dataa(\my_regfile|registers[14][4]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux27~17_combout ),
	.datad(\my_regfile|registers[15][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~19 (
// Equation(s):
// \my_regfile|Mux27~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux27~16_combout  & ((\my_regfile|Mux27~18_combout ))) # (!\my_regfile|Mux27~16_combout  & (\my_regfile|Mux27~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux27~16_combout ))))

	.dataa(\my_regfile|Mux27~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux27~16_combout ),
	.datad(\my_regfile|Mux27~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[4]~4 (
// Equation(s):
// \my_processor|data[4]~4_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux27~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux27~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux27~9_combout ),
	.datac(\my_regfile|Mux27~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~4 .lut_mask = 16'h88A0;
defparam \my_processor|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[4]~4_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~34 (
// Equation(s):
// \my_processor|data_writeReg[4]~34_combout  = (\my_processor|data_writeReg[7]~210_combout  & (((!\my_processor|data_writeReg[7]~211_combout )))) # (!\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[7]~211_combout  & 
// ((\my_processor|alu1|Selector27~5_combout ))) # (!\my_processor|data_writeReg[7]~211_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|Selector27~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~34 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~35 (
// Equation(s):
// \my_processor|data_writeReg[4]~35_combout  = (\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[4]~34_combout  & ((\my_processor|Add2~8_combout ))) # (!\my_processor|data_writeReg[4]~34_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [4])))) # (!\my_processor|data_writeReg[7]~210_combout  & (((\my_processor|data_writeReg[4]~34_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|data_writeReg[7]~210_combout ),
	.datac(\my_processor|data_writeReg[4]~34_combout ),
	.datad(\my_processor|Add2~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~35 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~36 (
// Equation(s):
// \my_processor|data_writeReg[4]~36_combout  = (\my_processor|data_writeReg[2]~29_combout  & \my_processor|data_writeReg[4]~35_combout )

	.dataa(\my_processor|data_writeReg[2]~29_combout ),
	.datab(\my_processor|data_writeReg[4]~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~36 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~0 (
// Equation(s):
// \my_regfile|Mux27~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][4]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][4]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~1 (
// Equation(s):
// \my_regfile|Mux27~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux27~0_combout  & ((\my_regfile|registers[29][4]~q ))) # (!\my_regfile|Mux27~0_combout  & (\my_regfile|registers[21][4]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux27~0_combout ))))

	.dataa(\my_regfile|registers[21][4]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux27~0_combout ),
	.datad(\my_regfile|registers[29][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~2 (
// Equation(s):
// \my_regfile|Mux27~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][4]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][4]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~3 (
// Equation(s):
// \my_regfile|Mux27~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux27~2_combout  & ((\my_regfile|registers[30][4]~q ))) # (!\my_regfile|Mux27~2_combout  & (\my_regfile|registers[26][4]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux27~2_combout ))))

	.dataa(\my_regfile|registers[26][4]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux27~2_combout ),
	.datad(\my_regfile|registers[30][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~4 (
// Equation(s):
// \my_regfile|Mux27~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][4]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][4]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~5 (
// Equation(s):
// \my_regfile|Mux27~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux27~4_combout  & ((\my_regfile|registers[28][4]~q ))) # (!\my_regfile|Mux27~4_combout  & (\my_regfile|registers[24][4]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux27~4_combout ))))

	.dataa(\my_regfile|registers[24][4]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux27~4_combout ),
	.datad(\my_regfile|registers[28][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~6 (
// Equation(s):
// \my_regfile|Mux27~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux27~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux27~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux27~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux27~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~7 (
// Equation(s):
// \my_regfile|Mux27~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][4]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][4]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][4]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][4] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~8 (
// Equation(s):
// \my_regfile|Mux27~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux27~7_combout  & ((\my_regfile|registers[31][4]~q ))) # (!\my_regfile|Mux27~7_combout  & (\my_regfile|registers[23][4]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux27~7_combout ))))

	.dataa(\my_regfile|registers[23][4]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux27~7_combout ),
	.datad(\my_regfile|registers[31][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~9 (
// Equation(s):
// \my_regfile|Mux27~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux27~6_combout  & ((\my_regfile|Mux27~8_combout ))) # (!\my_regfile|Mux27~6_combout  & (\my_regfile|Mux27~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux27~6_combout ))))

	.dataa(\my_regfile|Mux27~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux27~6_combout ),
	.datad(\my_regfile|Mux27~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~20 (
// Equation(s):
// \my_regfile|Mux27~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux27~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux27~19_combout )))

	.dataa(\my_regfile|Mux27~9_combout ),
	.datab(\my_regfile|Mux27~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~10 (
// Equation(s):
// \my_regfile|Mux25~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][6]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][6]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~11 (
// Equation(s):
// \my_regfile|Mux25~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux25~10_combout  & ((\my_regfile|registers[7][6]~q ))) # (!\my_regfile|Mux25~10_combout  & (\my_regfile|registers[6][6]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux25~10_combout ))))

	.dataa(\my_regfile|registers[6][6]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux25~10_combout ),
	.datad(\my_regfile|registers[7][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~12 (
// Equation(s):
// \my_regfile|Mux25~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][6]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][6]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~13 (
// Equation(s):
// \my_regfile|Mux25~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux25~12_combout  & ((\my_regfile|registers[11][6]~q ))) # (!\my_regfile|Mux25~12_combout  & (\my_regfile|registers[9][6]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux25~12_combout ))))

	.dataa(\my_regfile|registers[9][6]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux25~12_combout ),
	.datad(\my_regfile|registers[11][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~14 (
// Equation(s):
// \my_regfile|Mux25~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][6]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][6]~q ),
	.datac(\my_regfile|registers[1][6]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~15 (
// Equation(s):
// \my_regfile|Mux25~15_combout  = (\my_regfile|Mux25~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][6]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux25~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][6]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~16 (
// Equation(s):
// \my_regfile|Mux25~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux25~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux25~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux25~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux25~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~17 (
// Equation(s):
// \my_regfile|Mux25~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][6]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][6]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~18 (
// Equation(s):
// \my_regfile|Mux25~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux25~17_combout  & ((\my_regfile|registers[15][6]~q ))) # (!\my_regfile|Mux25~17_combout  & (\my_regfile|registers[14][6]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux25~17_combout ))))

	.dataa(\my_regfile|registers[14][6]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux25~17_combout ),
	.datad(\my_regfile|registers[15][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~19 (
// Equation(s):
// \my_regfile|Mux25~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux25~16_combout  & ((\my_regfile|Mux25~18_combout ))) # (!\my_regfile|Mux25~16_combout  & (\my_regfile|Mux25~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux25~16_combout ))))

	.dataa(\my_regfile|Mux25~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux25~16_combout ),
	.datad(\my_regfile|Mux25~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[6]~6 (
// Equation(s):
// \my_processor|data[6]~6_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux25~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux25~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux25~9_combout ),
	.datac(\my_regfile|Mux25~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~6 .lut_mask = 16'h88A0;
defparam \my_processor|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[6]~6_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~40 (
// Equation(s):
// \my_processor|data_writeReg[6]~40_combout  = (\my_processor|data_writeReg[7]~210_combout  & (((!\my_processor|data_writeReg[7]~211_combout )))) # (!\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[7]~211_combout  & 
// ((\my_processor|alu1|Selector25~5_combout ))) # (!\my_processor|data_writeReg[7]~211_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|Selector25~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~40 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~41 (
// Equation(s):
// \my_processor|data_writeReg[6]~41_combout  = (\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[6]~40_combout  & ((\my_processor|Add2~12_combout ))) # (!\my_processor|data_writeReg[6]~40_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [6])))) # (!\my_processor|data_writeReg[7]~210_combout  & (((\my_processor|data_writeReg[6]~40_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|data_writeReg[7]~210_combout ),
	.datac(\my_processor|data_writeReg[6]~40_combout ),
	.datad(\my_processor|Add2~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~41 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~42 (
// Equation(s):
// \my_processor|data_writeReg[6]~42_combout  = (\my_processor|data_writeReg[2]~29_combout  & \my_processor|data_writeReg[6]~41_combout )

	.dataa(\my_processor|data_writeReg[2]~29_combout ),
	.datab(\my_processor|data_writeReg[6]~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~42 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~0 (
// Equation(s):
// \my_regfile|Mux25~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][6]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][6]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~1 (
// Equation(s):
// \my_regfile|Mux25~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux25~0_combout  & ((\my_regfile|registers[29][6]~q ))) # (!\my_regfile|Mux25~0_combout  & (\my_regfile|registers[21][6]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux25~0_combout ))))

	.dataa(\my_regfile|registers[21][6]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux25~0_combout ),
	.datad(\my_regfile|registers[29][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~2 (
// Equation(s):
// \my_regfile|Mux25~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][6]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][6]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~3 (
// Equation(s):
// \my_regfile|Mux25~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux25~2_combout  & ((\my_regfile|registers[30][6]~q ))) # (!\my_regfile|Mux25~2_combout  & (\my_regfile|registers[26][6]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux25~2_combout ))))

	.dataa(\my_regfile|registers[26][6]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux25~2_combout ),
	.datad(\my_regfile|registers[30][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~4 (
// Equation(s):
// \my_regfile|Mux25~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][6]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][6]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~5 (
// Equation(s):
// \my_regfile|Mux25~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux25~4_combout  & ((\my_regfile|registers[28][6]~q ))) # (!\my_regfile|Mux25~4_combout  & (\my_regfile|registers[24][6]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux25~4_combout ))))

	.dataa(\my_regfile|registers[24][6]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux25~4_combout ),
	.datad(\my_regfile|registers[28][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~6 (
// Equation(s):
// \my_regfile|Mux25~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux25~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux25~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux25~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux25~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~7 (
// Equation(s):
// \my_regfile|Mux25~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][6]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][6]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][6]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][6] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[6]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~8 (
// Equation(s):
// \my_regfile|Mux25~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux25~7_combout  & ((\my_regfile|registers[31][6]~q ))) # (!\my_regfile|Mux25~7_combout  & (\my_regfile|registers[23][6]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux25~7_combout ))))

	.dataa(\my_regfile|registers[23][6]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux25~7_combout ),
	.datad(\my_regfile|registers[31][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~9 (
// Equation(s):
// \my_regfile|Mux25~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux25~6_combout  & ((\my_regfile|Mux25~8_combout ))) # (!\my_regfile|Mux25~6_combout  & (\my_regfile|Mux25~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux25~6_combout ))))

	.dataa(\my_regfile|Mux25~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux25~6_combout ),
	.datad(\my_regfile|Mux25~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~20 (
// Equation(s):
// \my_regfile|Mux25~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux25~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux25~19_combout )))

	.dataa(\my_regfile|Mux25~9_combout ),
	.datab(\my_regfile|Mux25~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~20 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux27~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux25~20_combout )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_regfile|Mux25~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~20 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~10 (
// Equation(s):
// \my_regfile|Mux26~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][5]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][5]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~11 (
// Equation(s):
// \my_regfile|Mux26~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux26~10_combout  & ((\my_regfile|registers[11][5]~q ))) # (!\my_regfile|Mux26~10_combout  & (\my_regfile|registers[9][5]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux26~10_combout ))))

	.dataa(\my_regfile|registers[9][5]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux26~10_combout ),
	.datad(\my_regfile|registers[11][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~12 (
// Equation(s):
// \my_regfile|Mux26~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][5]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][5]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~13 (
// Equation(s):
// \my_regfile|Mux26~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux26~12_combout  & ((\my_regfile|registers[7][5]~q ))) # (!\my_regfile|Mux26~12_combout  & (\my_regfile|registers[6][5]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux26~12_combout ))))

	.dataa(\my_regfile|registers[6][5]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux26~12_combout ),
	.datad(\my_regfile|registers[7][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~14 (
// Equation(s):
// \my_regfile|Mux26~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][5]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][5]~q ),
	.datac(\my_regfile|registers[1][5]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~15 (
// Equation(s):
// \my_regfile|Mux26~15_combout  = (\my_regfile|Mux26~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][5]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux26~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][5]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~16 (
// Equation(s):
// \my_regfile|Mux26~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux26~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux26~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux26~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux26~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~17 (
// Equation(s):
// \my_regfile|Mux26~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][5]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][5]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~18 (
// Equation(s):
// \my_regfile|Mux26~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux26~17_combout  & ((\my_regfile|registers[15][5]~q ))) # (!\my_regfile|Mux26~17_combout  & (\my_regfile|registers[14][5]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux26~17_combout ))))

	.dataa(\my_regfile|registers[14][5]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux26~17_combout ),
	.datad(\my_regfile|registers[15][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~19 (
// Equation(s):
// \my_regfile|Mux26~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux26~16_combout  & ((\my_regfile|Mux26~18_combout ))) # (!\my_regfile|Mux26~16_combout  & (\my_regfile|Mux26~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux26~16_combout ))))

	.dataa(\my_regfile|Mux26~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux26~16_combout ),
	.datad(\my_regfile|Mux26~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[5]~5 (
// Equation(s):
// \my_processor|data[5]~5_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux26~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux26~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux26~9_combout ),
	.datac(\my_regfile|Mux26~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~5 .lut_mask = 16'h88A0;
defparam \my_processor|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~5_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~37 (
// Equation(s):
// \my_processor|data_writeReg[5]~37_combout  = (\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[7]~210_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|data_writeReg[7]~210_combout  & 
// ((\my_processor|alu1|Selector26~8_combout ))))) # (!\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[7]~210_combout ))))

	.dataa(\my_processor|data_writeReg[7]~211_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|data_writeReg[7]~210_combout ),
	.datad(\my_processor|alu1|Selector26~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~37 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~38 (
// Equation(s):
// \my_processor|data_writeReg[5]~38_combout  = (\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[5]~37_combout )))) # (!\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[5]~37_combout  & 
// ((\my_processor|Add2~10_combout ))) # (!\my_processor|data_writeReg[5]~37_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|data_writeReg[7]~211_combout ),
	.datac(\my_processor|data_writeReg[5]~37_combout ),
	.datad(\my_processor|Add2~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~38 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~39 (
// Equation(s):
// \my_processor|data_writeReg[5]~39_combout  = (\my_processor|data_writeReg[2]~29_combout  & \my_processor|data_writeReg[5]~38_combout )

	.dataa(\my_processor|data_writeReg[2]~29_combout ),
	.datab(\my_processor|data_writeReg[5]~38_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~39 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~0 (
// Equation(s):
// \my_regfile|Mux26~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][5]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][5]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~1 (
// Equation(s):
// \my_regfile|Mux26~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux26~0_combout  & ((\my_regfile|registers[29][5]~q ))) # (!\my_regfile|Mux26~0_combout  & (\my_regfile|registers[25][5]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux26~0_combout ))))

	.dataa(\my_regfile|registers[25][5]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux26~0_combout ),
	.datad(\my_regfile|registers[29][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~2 (
// Equation(s):
// \my_regfile|Mux26~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][5]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][5]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~3 (
// Equation(s):
// \my_regfile|Mux26~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux26~2_combout  & ((\my_regfile|registers[30][5]~q ))) # (!\my_regfile|Mux26~2_combout  & (\my_regfile|registers[22][5]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux26~2_combout ))))

	.dataa(\my_regfile|registers[22][5]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux26~2_combout ),
	.datad(\my_regfile|registers[30][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~4 (
// Equation(s):
// \my_regfile|Mux26~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][5]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][5]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~5 (
// Equation(s):
// \my_regfile|Mux26~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux26~4_combout  & ((\my_regfile|registers[28][5]~q ))) # (!\my_regfile|Mux26~4_combout  & (\my_regfile|registers[20][5]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux26~4_combout ))))

	.dataa(\my_regfile|registers[20][5]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux26~4_combout ),
	.datad(\my_regfile|registers[28][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~6 (
// Equation(s):
// \my_regfile|Mux26~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux26~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux26~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux26~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux26~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~7 (
// Equation(s):
// \my_regfile|Mux26~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][5]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][5]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][5]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][5] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~8 (
// Equation(s):
// \my_regfile|Mux26~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux26~7_combout  & ((\my_regfile|registers[31][5]~q ))) # (!\my_regfile|Mux26~7_combout  & (\my_regfile|registers[27][5]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux26~7_combout ))))

	.dataa(\my_regfile|registers[27][5]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux26~7_combout ),
	.datad(\my_regfile|registers[31][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~9 (
// Equation(s):
// \my_regfile|Mux26~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux26~6_combout  & ((\my_regfile|Mux26~8_combout ))) # (!\my_regfile|Mux26~6_combout  & (\my_regfile|Mux26~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux26~6_combout ))))

	.dataa(\my_regfile|Mux26~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux26~6_combout ),
	.datad(\my_regfile|Mux26~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~20 (
// Equation(s):
// \my_regfile|Mux26~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux26~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux26~19_combout )))

	.dataa(\my_regfile|Mux26~9_combout ),
	.datab(\my_regfile|Mux26~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~21 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux26~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux24~20_combout )))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_regfile|Mux24~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~21 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~22 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~21_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~20_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~22 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~47 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~47_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~19_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~22_combout )))))

	.dataa(\my_processor|alu1|ShiftLeft0~19_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~47 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~91 (
// Equation(s):
// \my_processor|data_writeReg[21]~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|is_rType~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~91 .lut_mask = 16'hAAEE;
defparam \my_processor|data_writeReg[21]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~10 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux15~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux13~20_combout )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_regfile|Mux13~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~10 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~11 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux14~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux12~20_combout )))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~11 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~12 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~11_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~10_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~11_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~12 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~13 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux11~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux9~20_combout )))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_regfile|Mux9~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~13 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~14 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux10~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux8~20_combout )))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~14 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~15 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~14_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~13_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~14_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~15 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~16 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~15_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~12_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~15_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~16 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~149 (
// Equation(s):
// \my_processor|data_writeReg[23]~149_combout  = (\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[21]~91_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[21]~91_combout  & 
// (\my_processor|alu1|ShiftLeft0~47_combout )) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|alu1|ShiftLeft0~16_combout )))))

	.dataa(\my_processor|data_writeReg[21]~92_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~47_combout ),
	.datac(\my_processor|data_writeReg[21]~91_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~149 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~89 (
// Equation(s):
// \my_processor|data_operandB[28]~89_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][28]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][28]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~89 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~90 (
// Equation(s):
// \my_processor|data_operandB[28]~90_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[28]~89_combout  & ((\my_regfile|registers[29][28]~q ))) # (!\my_processor|data_operandB[28]~89_combout  & 
// (\my_regfile|registers[21][28]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[28]~89_combout ))))

	.dataa(\my_regfile|registers[21][28]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[28]~89_combout ),
	.datad(\my_regfile|registers[29][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~90 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~91 (
// Equation(s):
// \my_processor|data_operandB[28]~91_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][28]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][28]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~91 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~92 (
// Equation(s):
// \my_processor|data_operandB[28]~92_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[28]~91_combout  & ((\my_regfile|registers[30][28]~q ))) # (!\my_processor|data_operandB[28]~91_combout  & 
// (\my_regfile|registers[26][28]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[28]~91_combout ))))

	.dataa(\my_regfile|registers[26][28]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[28]~91_combout ),
	.datad(\my_regfile|registers[30][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~92 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~93 (
// Equation(s):
// \my_processor|data_operandB[28]~93_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][28]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][28]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~93 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~94 (
// Equation(s):
// \my_processor|data_operandB[28]~94_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[28]~93_combout  & ((\my_regfile|registers[28][28]~q ))) # (!\my_processor|data_operandB[28]~93_combout  & 
// (\my_regfile|registers[24][28]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[28]~93_combout ))))

	.dataa(\my_regfile|registers[24][28]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[28]~93_combout ),
	.datad(\my_regfile|registers[28][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~94 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~95 (
// Equation(s):
// \my_processor|data_operandB[28]~95_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[28]~92_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[28]~94_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[28]~92_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[28]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~95 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~96 (
// Equation(s):
// \my_processor|data_operandB[28]~96_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][28]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][28]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~96 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~97 (
// Equation(s):
// \my_processor|data_operandB[28]~97_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[28]~96_combout  & ((\my_regfile|registers[31][28]~q ))) # (!\my_processor|data_operandB[28]~96_combout  & 
// (\my_regfile|registers[23][28]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[28]~96_combout ))))

	.dataa(\my_regfile|registers[23][28]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[28]~96_combout ),
	.datad(\my_regfile|registers[31][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~97 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~98 (
// Equation(s):
// \my_processor|data_operandB[28]~98_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[28]~95_combout  & ((\my_processor|data_operandB[28]~97_combout ))) # (!\my_processor|data_operandB[28]~95_combout  & 
// (\my_processor|data_operandB[28]~90_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[28]~95_combout ))))

	.dataa(\my_processor|data_operandB[28]~90_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[28]~95_combout ),
	.datad(\my_processor|data_operandB[28]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~98 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~98 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~99 (
// Equation(s):
// \my_processor|data_operandB[28]~99_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][28]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][28]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~99 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~100 (
// Equation(s):
// \my_processor|data_operandB[28]~100_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[28]~99_combout  & ((\my_regfile|registers[7][28]~q ))) # (!\my_processor|data_operandB[28]~99_combout  & 
// (\my_regfile|registers[6][28]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[28]~99_combout ))))

	.dataa(\my_regfile|registers[6][28]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[28]~99_combout ),
	.datad(\my_regfile|registers[7][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~100 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~101 (
// Equation(s):
// \my_processor|data_operandB[28]~101_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][28]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][28]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~101 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~102 (
// Equation(s):
// \my_processor|data_operandB[28]~102_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[28]~101_combout  & ((\my_regfile|registers[11][28]~q ))) # (!\my_processor|data_operandB[28]~101_combout  & 
// (\my_regfile|registers[9][28]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[28]~101_combout ))))

	.dataa(\my_regfile|registers[9][28]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[28]~101_combout ),
	.datad(\my_regfile|registers[11][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~102 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[2][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~103 (
// Equation(s):
// \my_processor|data_operandB[28]~103_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][28]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][28]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~103 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~104 (
// Equation(s):
// \my_processor|data_operandB[28]~104_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[28]~103_combout  & ((\my_regfile|registers[3][28]~q ))) # (!\my_processor|data_operandB[28]~103_combout  & 
// (\my_regfile|registers[1][28]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[28]~103_combout ))))

	.dataa(\my_regfile|registers[1][28]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[28]~103_combout ),
	.datad(\my_regfile|registers[3][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~104 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~105 (
// Equation(s):
// \my_processor|data_operandB[28]~105_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[28]~102_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[28]~104_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[28]~102_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[28]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~105 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~106 (
// Equation(s):
// \my_processor|data_operandB[28]~106_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][28]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][28]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~106 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[28]~106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~107 (
// Equation(s):
// \my_processor|data_operandB[28]~107_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[28]~106_combout  & ((\my_regfile|registers[15][28]~q ))) # (!\my_processor|data_operandB[28]~106_combout  & 
// (\my_regfile|registers[14][28]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[28]~106_combout ))))

	.dataa(\my_regfile|registers[14][28]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[28]~106_combout ),
	.datad(\my_regfile|registers[15][28]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~107 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~108 (
// Equation(s):
// \my_processor|data_operandB[28]~108_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[28]~105_combout  & ((\my_processor|data_operandB[28]~107_combout ))) # (!\my_processor|data_operandB[28]~105_combout  & 
// (\my_processor|data_operandB[28]~100_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[28]~105_combout ))))

	.dataa(\my_processor|data_operandB[28]~100_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[28]~105_combout ),
	.datad(\my_processor|data_operandB[28]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~108 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[28]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~109 (
// Equation(s):
// \my_processor|data_operandB[28]~109_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[28]~98_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[28]~108_combout )))))

	.dataa(\my_processor|data_operandB[28]~98_combout ),
	.datab(\my_processor|data_operandB[28]~108_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~109 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[28]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[28]~110 (
// Equation(s):
// \my_processor|data_operandB[28]~110_combout  = (\my_processor|data_operandB[28]~109_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[28]~109_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~110 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[28]~110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~10 (
// Equation(s):
// \my_regfile|Mux4~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][27]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][27]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~11 (
// Equation(s):
// \my_regfile|Mux4~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux4~10_combout  & ((\my_regfile|registers[11][27]~q ))) # (!\my_regfile|Mux4~10_combout  & (\my_regfile|registers[10][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux4~10_combout ))))

	.dataa(\my_regfile|registers[10][27]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux4~10_combout ),
	.datad(\my_regfile|registers[11][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~12 (
// Equation(s):
// \my_regfile|Mux4~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][27]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][27]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~13 (
// Equation(s):
// \my_regfile|Mux4~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux4~12_combout  & ((\my_regfile|registers[7][27]~q ))) # (!\my_regfile|Mux4~12_combout  & (\my_regfile|registers[5][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux4~12_combout ))))

	.dataa(\my_regfile|registers[5][27]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux4~12_combout ),
	.datad(\my_regfile|registers[7][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~14 (
// Equation(s):
// \my_regfile|Mux4~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][27]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][27]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~15 (
// Equation(s):
// \my_regfile|Mux4~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux4~14_combout  & ((\my_regfile|registers[3][27]~q ))) # (!\my_regfile|Mux4~14_combout  & (\my_regfile|registers[2][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux4~14_combout ))))

	.dataa(\my_regfile|registers[2][27]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux4~14_combout ),
	.datad(\my_regfile|registers[3][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~16 (
// Equation(s):
// \my_regfile|Mux4~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux4~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux4~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux4~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux4~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~17 (
// Equation(s):
// \my_regfile|Mux4~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][27]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][27]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~18 (
// Equation(s):
// \my_regfile|Mux4~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux4~17_combout  & ((\my_regfile|registers[15][27]~q ))) # (!\my_regfile|Mux4~17_combout  & (\my_regfile|registers[13][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux4~17_combout ))))

	.dataa(\my_regfile|registers[13][27]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux4~17_combout ),
	.datad(\my_regfile|registers[15][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~19 (
// Equation(s):
// \my_regfile|Mux4~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux4~16_combout  & ((\my_regfile|Mux4~18_combout ))) # (!\my_regfile|Mux4~16_combout  & (\my_regfile|Mux4~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux4~16_combout ))))

	.dataa(\my_regfile|Mux4~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux4~16_combout ),
	.datad(\my_regfile|Mux4~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[27]~27 (
// Equation(s):
// \my_processor|data[27]~27_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux4~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux4~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux4~9_combout ),
	.datac(\my_regfile|Mux4~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~27 .lut_mask = 16'h88A0;
defparam \my_processor|data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~27_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|registers[26][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~111 (
// Equation(s):
// \my_processor|data_operandB[27]~111_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][27]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][27]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~111 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~112 (
// Equation(s):
// \my_processor|data_operandB[27]~112_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[27]~111_combout  & ((\my_regfile|registers[30][27]~q ))) # (!\my_processor|data_operandB[27]~111_combout  & 
// (\my_regfile|registers[22][27]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[27]~111_combout ))))

	.dataa(\my_regfile|registers[22][27]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[27]~111_combout ),
	.datad(\my_regfile|registers[30][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~112 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~113 (
// Equation(s):
// \my_processor|data_operandB[27]~113_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][27]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][27]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~113 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~114 (
// Equation(s):
// \my_processor|data_operandB[27]~114_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[27]~113_combout  & ((\my_regfile|registers[29][27]~q ))) # (!\my_processor|data_operandB[27]~113_combout  & 
// (\my_regfile|registers[25][27]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[27]~113_combout ))))

	.dataa(\my_regfile|registers[25][27]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[27]~113_combout ),
	.datad(\my_regfile|registers[29][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~114 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~115 (
// Equation(s):
// \my_processor|data_operandB[27]~115_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][27]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][27]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~115 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~116 (
// Equation(s):
// \my_processor|data_operandB[27]~116_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[27]~115_combout  & ((\my_regfile|registers[28][27]~q ))) # (!\my_processor|data_operandB[27]~115_combout  & 
// (\my_regfile|registers[20][27]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[27]~115_combout ))))

	.dataa(\my_regfile|registers[20][27]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[27]~115_combout ),
	.datad(\my_regfile|registers[28][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~116 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~117 (
// Equation(s):
// \my_processor|data_operandB[27]~117_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[27]~114_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[27]~116_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[27]~114_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[27]~116_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~117 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~118 (
// Equation(s):
// \my_processor|data_operandB[27]~118_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][27]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][27]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~118 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~119 (
// Equation(s):
// \my_processor|data_operandB[27]~119_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[27]~118_combout  & ((\my_regfile|registers[31][27]~q ))) # (!\my_processor|data_operandB[27]~118_combout  & 
// (\my_regfile|registers[27][27]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[27]~118_combout ))))

	.dataa(\my_regfile|registers[27][27]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[27]~118_combout ),
	.datad(\my_regfile|registers[31][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~119 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~120 (
// Equation(s):
// \my_processor|data_operandB[27]~120_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[27]~117_combout  & ((\my_processor|data_operandB[27]~119_combout ))) # (!\my_processor|data_operandB[27]~117_combout  & 
// (\my_processor|data_operandB[27]~112_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[27]~117_combout ))))

	.dataa(\my_processor|data_operandB[27]~112_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[27]~117_combout ),
	.datad(\my_processor|data_operandB[27]~119_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~120 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~121 (
// Equation(s):
// \my_processor|data_operandB[27]~121_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][27]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][27]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~121 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~122 (
// Equation(s):
// \my_processor|data_operandB[27]~122_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[27]~121_combout  & ((\my_regfile|registers[11][27]~q ))) # (!\my_processor|data_operandB[27]~121_combout  & 
// (\my_regfile|registers[10][27]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[27]~121_combout ))))

	.dataa(\my_regfile|registers[10][27]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[27]~121_combout ),
	.datad(\my_regfile|registers[11][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~122 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~123 (
// Equation(s):
// \my_processor|data_operandB[27]~123_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][27]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][27]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~123 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~124 (
// Equation(s):
// \my_processor|data_operandB[27]~124_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[27]~123_combout  & ((\my_regfile|registers[7][27]~q ))) # (!\my_processor|data_operandB[27]~123_combout  & 
// (\my_regfile|registers[5][27]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[27]~123_combout ))))

	.dataa(\my_regfile|registers[5][27]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[27]~123_combout ),
	.datad(\my_regfile|registers[7][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~124 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~125 (
// Equation(s):
// \my_processor|data_operandB[27]~125_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][27]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][27]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~125 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~126 (
// Equation(s):
// \my_processor|data_operandB[27]~126_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[27]~125_combout  & ((\my_regfile|registers[3][27]~q ))) # (!\my_processor|data_operandB[27]~125_combout  & 
// (\my_regfile|registers[2][27]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[27]~125_combout ))))

	.dataa(\my_regfile|registers[2][27]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[27]~125_combout ),
	.datad(\my_regfile|registers[3][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~126 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~127 (
// Equation(s):
// \my_processor|data_operandB[27]~127_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[27]~124_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[27]~126_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[27]~124_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[27]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~127 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~128 (
// Equation(s):
// \my_processor|data_operandB[27]~128_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][27]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][27]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~128 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[27]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~129 (
// Equation(s):
// \my_processor|data_operandB[27]~129_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[27]~128_combout  & ((\my_regfile|registers[15][27]~q ))) # (!\my_processor|data_operandB[27]~128_combout  & 
// (\my_regfile|registers[13][27]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[27]~128_combout ))))

	.dataa(\my_regfile|registers[13][27]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[27]~128_combout ),
	.datad(\my_regfile|registers[15][27]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~129 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~130 (
// Equation(s):
// \my_processor|data_operandB[27]~130_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[27]~127_combout  & ((\my_processor|data_operandB[27]~129_combout ))) # (!\my_processor|data_operandB[27]~127_combout  & 
// (\my_processor|data_operandB[27]~122_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[27]~127_combout ))))

	.dataa(\my_processor|data_operandB[27]~122_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[27]~127_combout ),
	.datad(\my_processor|data_operandB[27]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~130 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[27]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~131 (
// Equation(s):
// \my_processor|data_operandB[27]~131_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[27]~120_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[27]~130_combout )))))

	.dataa(\my_processor|data_operandB[27]~120_combout ),
	.datab(\my_processor|data_operandB[27]~130_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~131 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[27]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[27]~132 (
// Equation(s):
// \my_processor|data_operandB[27]~132_combout  = (\my_processor|data_operandB[27]~131_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[27]~131_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~132 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[27]~132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~10 (
// Equation(s):
// \my_regfile|Mux5~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][26]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][26]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~11 (
// Equation(s):
// \my_regfile|Mux5~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux5~10_combout  & ((\my_regfile|registers[7][26]~q ))) # (!\my_regfile|Mux5~10_combout  & (\my_regfile|registers[5][26]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux5~10_combout ))))

	.dataa(\my_regfile|registers[5][26]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux5~10_combout ),
	.datad(\my_regfile|registers[7][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~12 (
// Equation(s):
// \my_regfile|Mux5~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][26]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][26]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~13 (
// Equation(s):
// \my_regfile|Mux5~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux5~12_combout  & ((\my_regfile|registers[11][26]~q ))) # (!\my_regfile|Mux5~12_combout  & (\my_regfile|registers[10][26]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux5~12_combout ))))

	.dataa(\my_regfile|registers[10][26]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux5~12_combout ),
	.datad(\my_regfile|registers[11][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~14 (
// Equation(s):
// \my_regfile|Mux5~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[3][26]~q )) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[1][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[3][26]~q ),
	.datac(\my_regfile|registers[1][26]~q ),
	.datad(\my_processor|ctrl_readRegA[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~15 (
// Equation(s):
// \my_regfile|Mux5~15_combout  = (\my_regfile|Mux5~14_combout ) # ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][26]~q  & !\my_processor|ctrl_readRegA[0]~4_combout )))

	.dataa(\my_regfile|Mux5~14_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|registers[2][26]~q ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~16 (
// Equation(s):
// \my_regfile|Mux5~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux5~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux5~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux5~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux5~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~17 (
// Equation(s):
// \my_regfile|Mux5~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][26]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][26]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~18 (
// Equation(s):
// \my_regfile|Mux5~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux5~17_combout  & ((\my_regfile|registers[15][26]~q ))) # (!\my_regfile|Mux5~17_combout  & (\my_regfile|registers[13][26]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux5~17_combout ))))

	.dataa(\my_regfile|registers[13][26]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux5~17_combout ),
	.datad(\my_regfile|registers[15][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~19 (
// Equation(s):
// \my_regfile|Mux5~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux5~16_combout  & ((\my_regfile|Mux5~18_combout ))) # (!\my_regfile|Mux5~16_combout  & (\my_regfile|Mux5~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux5~16_combout ))))

	.dataa(\my_regfile|Mux5~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux5~16_combout ),
	.datad(\my_regfile|Mux5~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[26]~26 (
// Equation(s):
// \my_processor|data[26]~26_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux5~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux5~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux5~9_combout ),
	.datac(\my_regfile|Mux5~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~26 .lut_mask = 16'h88A0;
defparam \my_processor|data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[26]~26_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|registers[22][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~133 (
// Equation(s):
// \my_processor|data_operandB[26]~133_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][26]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][26]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~133 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~134 (
// Equation(s):
// \my_processor|data_operandB[26]~134_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[26]~133_combout  & ((\my_regfile|registers[30][26]~q ))) # (!\my_processor|data_operandB[26]~133_combout  & 
// (\my_regfile|registers[26][26]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[26]~133_combout ))))

	.dataa(\my_regfile|registers[26][26]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[26]~133_combout ),
	.datad(\my_regfile|registers[30][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~134 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~135 (
// Equation(s):
// \my_processor|data_operandB[26]~135_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][26]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][26]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~135 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~136 (
// Equation(s):
// \my_processor|data_operandB[26]~136_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[26]~135_combout  & ((\my_regfile|registers[29][26]~q ))) # (!\my_processor|data_operandB[26]~135_combout  & 
// (\my_regfile|registers[21][26]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[26]~135_combout ))))

	.dataa(\my_regfile|registers[21][26]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[26]~135_combout ),
	.datad(\my_regfile|registers[29][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~136 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~137 (
// Equation(s):
// \my_processor|data_operandB[26]~137_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][26]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][26]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~137 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~137 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~138 (
// Equation(s):
// \my_processor|data_operandB[26]~138_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[26]~137_combout  & ((\my_regfile|registers[28][26]~q ))) # (!\my_processor|data_operandB[26]~137_combout  & 
// (\my_regfile|registers[24][26]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[26]~137_combout ))))

	.dataa(\my_regfile|registers[24][26]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[26]~137_combout ),
	.datad(\my_regfile|registers[28][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~138 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~139 (
// Equation(s):
// \my_processor|data_operandB[26]~139_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[26]~136_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[26]~138_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[26]~136_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[26]~138_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~139 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~140 (
// Equation(s):
// \my_processor|data_operandB[26]~140_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][26]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][26]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~140 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~140 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~141 (
// Equation(s):
// \my_processor|data_operandB[26]~141_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[26]~140_combout  & ((\my_regfile|registers[31][26]~q ))) # (!\my_processor|data_operandB[26]~140_combout  & 
// (\my_regfile|registers[23][26]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[26]~140_combout ))))

	.dataa(\my_regfile|registers[23][26]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[26]~140_combout ),
	.datad(\my_regfile|registers[31][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~141 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~142 (
// Equation(s):
// \my_processor|data_operandB[26]~142_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[26]~139_combout  & ((\my_processor|data_operandB[26]~141_combout ))) # (!\my_processor|data_operandB[26]~139_combout  & 
// (\my_processor|data_operandB[26]~134_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[26]~139_combout ))))

	.dataa(\my_processor|data_operandB[26]~134_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[26]~139_combout ),
	.datad(\my_processor|data_operandB[26]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~142 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~143 (
// Equation(s):
// \my_processor|data_operandB[26]~143_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][26]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][26]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~143 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~144 (
// Equation(s):
// \my_processor|data_operandB[26]~144_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[26]~143_combout  & ((\my_regfile|registers[7][26]~q ))) # (!\my_processor|data_operandB[26]~143_combout  & 
// (\my_regfile|registers[5][26]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[26]~143_combout ))))

	.dataa(\my_regfile|registers[5][26]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[26]~143_combout ),
	.datad(\my_regfile|registers[7][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~144 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~145 (
// Equation(s):
// \my_processor|data_operandB[26]~145_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][26]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][26]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~145 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~146 (
// Equation(s):
// \my_processor|data_operandB[26]~146_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[26]~145_combout  & ((\my_regfile|registers[11][26]~q ))) # (!\my_processor|data_operandB[26]~145_combout  & 
// (\my_regfile|registers[10][26]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[26]~145_combout ))))

	.dataa(\my_regfile|registers[10][26]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[26]~145_combout ),
	.datad(\my_regfile|registers[11][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~146 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~147 (
// Equation(s):
// \my_processor|data_operandB[26]~147_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][26]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][26]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][26]~q ),
	.datac(\my_regfile|registers[1][26]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~147 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[26]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~148 (
// Equation(s):
// \my_processor|data_operandB[26]~148_combout  = (\my_processor|data_operandB[26]~147_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][26]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[26]~147_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][26]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~148 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[26]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~149 (
// Equation(s):
// \my_processor|data_operandB[26]~149_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[26]~146_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[26]~148_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[26]~146_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[26]~148_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~149 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~150 (
// Equation(s):
// \my_processor|data_operandB[26]~150_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][26]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][26]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~150 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[26]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~151 (
// Equation(s):
// \my_processor|data_operandB[26]~151_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[26]~150_combout  & ((\my_regfile|registers[15][26]~q ))) # (!\my_processor|data_operandB[26]~150_combout  & 
// (\my_regfile|registers[13][26]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[26]~150_combout ))))

	.dataa(\my_regfile|registers[13][26]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[26]~150_combout ),
	.datad(\my_regfile|registers[15][26]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~151 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~152 (
// Equation(s):
// \my_processor|data_operandB[26]~152_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[26]~149_combout  & ((\my_processor|data_operandB[26]~151_combout ))) # (!\my_processor|data_operandB[26]~149_combout  & 
// (\my_processor|data_operandB[26]~144_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[26]~149_combout ))))

	.dataa(\my_processor|data_operandB[26]~144_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[26]~149_combout ),
	.datad(\my_processor|data_operandB[26]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~152 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[26]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~153 (
// Equation(s):
// \my_processor|data_operandB[26]~153_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[26]~142_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[26]~152_combout )))))

	.dataa(\my_processor|data_operandB[26]~142_combout ),
	.datab(\my_processor|data_operandB[26]~152_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~153 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[26]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[26]~154 (
// Equation(s):
// \my_processor|data_operandB[26]~154_combout  = (\my_processor|data_operandB[26]~153_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[26]~153_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~154 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[26]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~50 (
// Equation(s):
// \my_processor|alu1|Add0~50_combout  = (\my_regfile|Mux6~20_combout  & ((\my_processor|data_operandB[25]~176_combout  & (\my_processor|alu1|Add0~49  & VCC)) # (!\my_processor|data_operandB[25]~176_combout  & (!\my_processor|alu1|Add0~49 )))) # 
// (!\my_regfile|Mux6~20_combout  & ((\my_processor|data_operandB[25]~176_combout  & (!\my_processor|alu1|Add0~49 )) # (!\my_processor|data_operandB[25]~176_combout  & ((\my_processor|alu1|Add0~49 ) # (GND)))))
// \my_processor|alu1|Add0~51  = CARRY((\my_regfile|Mux6~20_combout  & (!\my_processor|data_operandB[25]~176_combout  & !\my_processor|alu1|Add0~49 )) # (!\my_regfile|Mux6~20_combout  & ((!\my_processor|alu1|Add0~49 ) # 
// (!\my_processor|data_operandB[25]~176_combout ))))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_processor|data_operandB[25]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~49 ),
	.combout(\my_processor|alu1|Add0~50_combout ),
	.cout(\my_processor|alu1|Add0~51 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~52 (
// Equation(s):
// \my_processor|alu1|Add0~52_combout  = ((\my_regfile|Mux5~20_combout  $ (\my_processor|data_operandB[26]~154_combout  $ (!\my_processor|alu1|Add0~51 )))) # (GND)
// \my_processor|alu1|Add0~53  = CARRY((\my_regfile|Mux5~20_combout  & ((\my_processor|data_operandB[26]~154_combout ) # (!\my_processor|alu1|Add0~51 ))) # (!\my_regfile|Mux5~20_combout  & (\my_processor|data_operandB[26]~154_combout  & 
// !\my_processor|alu1|Add0~51 )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_processor|data_operandB[26]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~51 ),
	.combout(\my_processor|alu1|Add0~52_combout ),
	.cout(\my_processor|alu1|Add0~53 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~65 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux20~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux18~20_combout )))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_regfile|Mux18~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~65 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~70 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~27_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~65_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~27_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~70 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~76 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux16~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux14~20_combout )))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_regfile|Mux14~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~76 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~79 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~10_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~76_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~10_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~79 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~80 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~79_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~70_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~79_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~80 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~85 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux12~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux10~20_combout )))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_regfile|Mux10~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~85 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~88 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~85_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~13_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~85_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~13_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~88 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~94 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux7~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(\my_regfile|Mux7~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~94 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~95 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux6~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux5~20_combout )))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_regfile|Mux5~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~95 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~96 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~96_combout  = (\my_processor|alu1|ShiftLeft0~94_combout ) # ((\my_processor|alu1|ShiftLeft0~95_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|alu1|ShiftLeft0~94_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~95_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~96 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~172 (
// Equation(s):
// \my_processor|data_writeReg[26]~172_combout  = (\my_processor|alu1|Selector26~0_combout  & ((\my_processor|alu1|Selector26~1_combout  & (\my_processor|alu1|ShiftLeft0~88_combout )) # (!\my_processor|alu1|Selector26~1_combout  & 
// ((\my_processor|alu1|ShiftLeft0~96_combout ))))) # (!\my_processor|alu1|Selector26~0_combout  & (((\my_processor|alu1|Selector26~1_combout ))))

	.dataa(\my_processor|alu1|Selector26~0_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~88_combout ),
	.datac(\my_processor|alu1|Selector26~1_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~172 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[26]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~41 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux28~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux26~20_combout )))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_regfile|Mux26~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~41 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~45 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~20_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~41_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~45 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~52 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux24~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux22~20_combout )))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_regfile|Mux22~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~52 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~56 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~24_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~52_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~24_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~56 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~57 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~56_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~45_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~56_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~57 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~32 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~32_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux31~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux29~20_combout )))))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_regfile|Mux29~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~32 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~33 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~33_combout  = (\my_processor|alu1|ShiftLeft0~32_combout ) # ((\my_regfile|Mux30~26_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\my_processor|alu1|ShiftLeft0~32_combout ),
	.datab(\my_regfile|Mux30~26_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~33 .lut_mask = 16'hAAEA;
defparam \my_processor|alu1|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~58 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu1|ShiftLeft0~33_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftLeft0~57_combout ))

	.dataa(\my_processor|alu1|ShiftLeft0~57_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~33_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~58 .lut_mask = 16'h0ACA;
defparam \my_processor|alu1|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~173 (
// Equation(s):
// \my_processor|data_writeReg[26]~173_combout  = (\my_processor|alu1|Selector26~0_combout  & (((\my_processor|data_writeReg[26]~172_combout )))) # (!\my_processor|alu1|Selector26~0_combout  & ((\my_processor|data_writeReg[26]~172_combout  & 
// ((\my_processor|alu1|ShiftLeft0~58_combout ))) # (!\my_processor|data_writeReg[26]~172_combout  & (\my_processor|alu1|ShiftLeft0~80_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~80_combout ),
	.datab(\my_processor|alu1|Selector26~0_combout ),
	.datac(\my_processor|data_writeReg[26]~172_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~173 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[26]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~8 (
// Equation(s):
// \my_processor|alu1|Selector29~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|is_rType~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_imem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~8 .lut_mask = 16'h008A;
defparam \my_processor|alu1|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~93 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~48_combout )))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~48_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~93 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~6 (
// Equation(s):
// \my_processor|alu1|Selector29~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|is_rType~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~6 .lut_mask = 16'h0088;
defparam \my_processor|alu1|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~48 (
// Equation(s):
// \my_processor|alu1|Add1~48_combout  = ((\my_regfile|Mux7~20_combout  $ (\my_processor|data_operandB[24]~198_combout  $ (\my_processor|alu1|Add1~47 )))) # (GND)
// \my_processor|alu1|Add1~49  = CARRY((\my_regfile|Mux7~20_combout  & ((!\my_processor|alu1|Add1~47 ) # (!\my_processor|data_operandB[24]~198_combout ))) # (!\my_regfile|Mux7~20_combout  & (!\my_processor|data_operandB[24]~198_combout  & 
// !\my_processor|alu1|Add1~47 )))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_processor|data_operandB[24]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~47 ),
	.combout(\my_processor|alu1|Add1~48_combout ),
	.cout(\my_processor|alu1|Add1~49 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~48 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~50 (
// Equation(s):
// \my_processor|alu1|Add1~50_combout  = (\my_regfile|Mux6~20_combout  & ((\my_processor|data_operandB[25]~176_combout  & (!\my_processor|alu1|Add1~49 )) # (!\my_processor|data_operandB[25]~176_combout  & (\my_processor|alu1|Add1~49  & VCC)))) # 
// (!\my_regfile|Mux6~20_combout  & ((\my_processor|data_operandB[25]~176_combout  & ((\my_processor|alu1|Add1~49 ) # (GND))) # (!\my_processor|data_operandB[25]~176_combout  & (!\my_processor|alu1|Add1~49 ))))
// \my_processor|alu1|Add1~51  = CARRY((\my_regfile|Mux6~20_combout  & (\my_processor|data_operandB[25]~176_combout  & !\my_processor|alu1|Add1~49 )) # (!\my_regfile|Mux6~20_combout  & ((\my_processor|data_operandB[25]~176_combout ) # 
// (!\my_processor|alu1|Add1~49 ))))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_processor|data_operandB[25]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~49 ),
	.combout(\my_processor|alu1|Add1~50_combout ),
	.cout(\my_processor|alu1|Add1~51 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~52 (
// Equation(s):
// \my_processor|alu1|Add1~52_combout  = ((\my_regfile|Mux5~20_combout  $ (\my_processor|data_operandB[26]~154_combout  $ (\my_processor|alu1|Add1~51 )))) # (GND)
// \my_processor|alu1|Add1~53  = CARRY((\my_regfile|Mux5~20_combout  & ((!\my_processor|alu1|Add1~51 ) # (!\my_processor|data_operandB[26]~154_combout ))) # (!\my_regfile|Mux5~20_combout  & (!\my_processor|data_operandB[26]~154_combout  & 
// !\my_processor|alu1|Add1~51 )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_processor|data_operandB[26]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~51 ),
	.combout(\my_processor|alu1|Add1~52_combout ),
	.cout(\my_processor|alu1|Add1~53 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~52 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~174 (
// Equation(s):
// \my_processor|data_writeReg[26]~174_combout  = (\my_processor|alu1|Selector29~8_combout  & (((\my_processor|alu1|Selector29~6_combout )))) # (!\my_processor|alu1|Selector29~8_combout  & ((\my_processor|alu1|Selector29~6_combout  & 
// (\my_processor|alu1|ShiftRight0~93_combout )) # (!\my_processor|alu1|Selector29~6_combout  & ((\my_processor|alu1|Add1~52_combout )))))

	.dataa(\my_processor|alu1|Selector29~8_combout ),
	.datab(\my_processor|alu1|ShiftRight0~93_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~174 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[26]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~175 (
// Equation(s):
// \my_processor|data_writeReg[26]~175_combout  = (\my_processor|alu1|Selector29~8_combout  & ((\my_processor|data_writeReg[26]~174_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[26]~174_combout  & 
// (\my_processor|data_writeReg[26]~173_combout )))) # (!\my_processor|alu1|Selector29~8_combout  & (((\my_processor|data_writeReg[26]~174_combout ))))

	.dataa(\my_processor|data_writeReg[26]~173_combout ),
	.datab(\my_processor|alu1|Selector29~8_combout ),
	.datac(\my_processor|data_writeReg[26]~174_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~175 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[26]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~11 (
// Equation(s):
// \my_processor|alu1|Selector29~11_combout  = (\my_processor|alu1|Selector30~9_combout ) # ((\my_processor|ALU_op[0]~0_combout  & (\my_processor|ALU_op[1]~1_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_processor|alu1|Selector30~9_combout ),
	.datab(\my_processor|ALU_op[0]~0_combout ),
	.datac(\my_processor|ALU_op[1]~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~11 .lut_mask = 16'hAAEA;
defparam \my_processor|alu1|Selector29~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~176 (
// Equation(s):
// \my_processor|data_writeReg[26]~176_combout  = (\my_regfile|Mux5~20_combout  & ((\my_processor|alu1|Selector29~11_combout ) # ((\my_processor|data_operandB[26]~154_combout  & \my_processor|alu1|Selector29~14_combout )))) # (!\my_regfile|Mux5~20_combout  & 
// (\my_processor|alu1|Selector29~11_combout  & ((\my_processor|data_operandB[26]~154_combout ) # (!\my_processor|alu1|Selector29~14_combout ))))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_processor|data_operandB[26]~154_combout ),
	.datac(\my_processor|alu1|Selector29~11_combout ),
	.datad(\my_processor|alu1|Selector29~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~176 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[26]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~177 (
// Equation(s):
// \my_processor|data_writeReg[26]~177_combout  = (\my_processor|alu1|Selector29~14_combout  & (((\my_processor|data_writeReg[26]~176_combout )))) # (!\my_processor|alu1|Selector29~14_combout  & ((\my_processor|data_writeReg[26]~176_combout  & 
// (\my_processor|alu1|Add0~52_combout )) # (!\my_processor|data_writeReg[26]~176_combout  & ((\my_processor|data_writeReg[26]~175_combout )))))

	.dataa(\my_processor|alu1|Add0~52_combout ),
	.datab(\my_processor|data_writeReg[26]~175_combout ),
	.datac(\my_processor|alu1|Selector29~14_combout ),
	.datad(\my_processor|data_writeReg[26]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~177 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[26]~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~178 (
// Equation(s):
// \my_processor|data_writeReg[26]~178_combout  = (\my_processor|data_writeReg[16]~59_combout  & ((\my_processor|is_lw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|is_lw~combout  & 
// ((\my_processor|data_writeReg[26]~177_combout )))))

	.dataa(\my_processor|data_writeReg[16]~59_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|data_writeReg[26]~177_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~178 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[26]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~179 (
// Equation(s):
// \my_processor|data_writeReg[26]~179_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[26]~178_combout ) # ((\my_processor|is_setx~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|data_writeReg[26]~178_combout ),
	.datab(\my_processor|is_setx~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~179 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[26]~179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][26] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[26]~179_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~0 (
// Equation(s):
// \my_regfile|Mux5~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][26]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][26]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~1 (
// Equation(s):
// \my_regfile|Mux5~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux5~0_combout  & ((\my_regfile|registers[30][26]~q ))) # (!\my_regfile|Mux5~0_combout  & (\my_regfile|registers[26][26]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux5~0_combout ))))

	.dataa(\my_regfile|registers[26][26]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux5~0_combout ),
	.datad(\my_regfile|registers[30][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~2 (
// Equation(s):
// \my_regfile|Mux5~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][26]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][26]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~3 (
// Equation(s):
// \my_regfile|Mux5~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux5~2_combout  & ((\my_regfile|registers[29][26]~q ))) # (!\my_regfile|Mux5~2_combout  & (\my_regfile|registers[21][26]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux5~2_combout ))))

	.dataa(\my_regfile|registers[21][26]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux5~2_combout ),
	.datad(\my_regfile|registers[29][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~4 (
// Equation(s):
// \my_regfile|Mux5~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][26]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][26]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~5 (
// Equation(s):
// \my_regfile|Mux5~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux5~4_combout  & ((\my_regfile|registers[28][26]~q ))) # (!\my_regfile|Mux5~4_combout  & (\my_regfile|registers[24][26]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux5~4_combout ))))

	.dataa(\my_regfile|registers[24][26]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux5~4_combout ),
	.datad(\my_regfile|registers[28][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~6 (
// Equation(s):
// \my_regfile|Mux5~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux5~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux5~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux5~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux5~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~7 (
// Equation(s):
// \my_regfile|Mux5~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][26]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][26]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][26]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~8 (
// Equation(s):
// \my_regfile|Mux5~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux5~7_combout  & ((\my_regfile|registers[31][26]~q ))) # (!\my_regfile|Mux5~7_combout  & (\my_regfile|registers[23][26]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux5~7_combout ))))

	.dataa(\my_regfile|registers[23][26]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux5~7_combout ),
	.datad(\my_regfile|registers[31][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~9 (
// Equation(s):
// \my_regfile|Mux5~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux5~6_combout  & ((\my_regfile|Mux5~8_combout ))) # (!\my_regfile|Mux5~6_combout  & (\my_regfile|Mux5~1_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & 
// (((\my_regfile|Mux5~6_combout ))))

	.dataa(\my_regfile|Mux5~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux5~6_combout ),
	.datad(\my_regfile|Mux5~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~20 (
// Equation(s):
// \my_regfile|Mux5~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux5~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux5~19_combout )))

	.dataa(\my_regfile|Mux5~9_combout ),
	.datab(\my_regfile|Mux5~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~54 (
// Equation(s):
// \my_processor|alu1|Add0~54_combout  = (\my_regfile|Mux4~20_combout  & ((\my_processor|data_operandB[27]~132_combout  & (\my_processor|alu1|Add0~53  & VCC)) # (!\my_processor|data_operandB[27]~132_combout  & (!\my_processor|alu1|Add0~53 )))) # 
// (!\my_regfile|Mux4~20_combout  & ((\my_processor|data_operandB[27]~132_combout  & (!\my_processor|alu1|Add0~53 )) # (!\my_processor|data_operandB[27]~132_combout  & ((\my_processor|alu1|Add0~53 ) # (GND)))))
// \my_processor|alu1|Add0~55  = CARRY((\my_regfile|Mux4~20_combout  & (!\my_processor|data_operandB[27]~132_combout  & !\my_processor|alu1|Add0~53 )) # (!\my_regfile|Mux4~20_combout  & ((!\my_processor|alu1|Add0~53 ) # 
// (!\my_processor|data_operandB[27]~132_combout ))))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_processor|data_operandB[27]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~53 ),
	.combout(\my_processor|alu1|Add0~54_combout ),
	.cout(\my_processor|alu1|Add0~55 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg~214 (
// Equation(s):
// \my_processor|data_writeReg~214_combout  = (\my_processor|alu1|Selector0~7_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|is_rType~combout  & \my_imem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|is_rType~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|alu1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg~214 .lut_mask = 16'hFF20;
defparam \my_processor|data_writeReg~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~54 (
// Equation(s):
// \my_processor|alu1|Add1~54_combout  = (\my_regfile|Mux4~20_combout  & ((\my_processor|data_operandB[27]~132_combout  & (!\my_processor|alu1|Add1~53 )) # (!\my_processor|data_operandB[27]~132_combout  & (\my_processor|alu1|Add1~53  & VCC)))) # 
// (!\my_regfile|Mux4~20_combout  & ((\my_processor|data_operandB[27]~132_combout  & ((\my_processor|alu1|Add1~53 ) # (GND))) # (!\my_processor|data_operandB[27]~132_combout  & (!\my_processor|alu1|Add1~53 ))))
// \my_processor|alu1|Add1~55  = CARRY((\my_regfile|Mux4~20_combout  & (\my_processor|data_operandB[27]~132_combout  & !\my_processor|alu1|Add1~53 )) # (!\my_regfile|Mux4~20_combout  & ((\my_processor|data_operandB[27]~132_combout ) # 
// (!\my_processor|alu1|Add1~53 ))))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_processor|data_operandB[27]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~53 ),
	.combout(\my_processor|alu1|Add1~54_combout ),
	.cout(\my_processor|alu1|Add1~55 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector4~0 (
// Equation(s):
// \my_processor|alu1|Selector4~0_combout  = (\my_processor|ALU_op[1]~1_combout  & (((\my_processor|ALU_op[0]~0_combout )))) # (!\my_processor|ALU_op[1]~1_combout  & ((\my_processor|ALU_op[0]~0_combout  & (\my_processor|alu1|Add1~54_combout )) # 
// (!\my_processor|ALU_op[0]~0_combout  & ((\my_processor|alu1|Add0~54_combout )))))

	.dataa(\my_processor|ALU_op[1]~1_combout ),
	.datab(\my_processor|alu1|Add1~54_combout ),
	.datac(\my_processor|ALU_op[0]~0_combout ),
	.datad(\my_processor|alu1|Add0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector4~0 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector4~1 (
// Equation(s):
// \my_processor|alu1|Selector4~1_combout  = (\my_regfile|Mux4~20_combout  & ((\my_processor|alu1|Selector4~0_combout ) # ((\my_processor|data_operandB[27]~132_combout  & \my_processor|ALU_op[1]~1_combout )))) # (!\my_regfile|Mux4~20_combout  & 
// (\my_processor|alu1|Selector4~0_combout  & ((\my_processor|data_operandB[27]~132_combout ) # (!\my_processor|ALU_op[1]~1_combout ))))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_processor|data_operandB[27]~132_combout ),
	.datac(\my_processor|alu1|Selector4~0_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector4~1 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~3 (
// Equation(s):
// \my_processor|alu1|Selector29~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~3 .lut_mask = 16'hEEEE;
defparam \my_processor|alu1|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~182 (
// Equation(s):
// \my_processor|data_writeReg[27]~182_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu1|Selector29~3_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|alu1|Selector29~3_combout  & ((\my_processor|alu1|ShiftRight0~66_combout )))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~66_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu1|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~182 .lut_mask = 16'hAAAC;
defparam \my_processor|data_writeReg[27]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~59 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~26_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~22_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~26_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~59 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~60 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu1|ShiftLeft0~19_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftLeft0~59_combout ))

	.dataa(\my_processor|alu1|ShiftLeft0~59_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~19_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~60 .lut_mask = 16'h0ACA;
defparam \my_processor|alu1|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~183 (
// Equation(s):
// \my_processor|data_writeReg[27]~183_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~29_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~12_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu1|ShiftLeft0~29_combout ),
	.datac(\my_processor|alu1|ShiftLeft0~12_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~183 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[27]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~184 (
// Equation(s):
// \my_processor|data_writeReg[27]~184_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~15_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~8_combout )))))

	.dataa(\my_processor|alu1|ShiftLeft0~15_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~184 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[27]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~185 (
// Equation(s):
// \my_processor|data_writeReg[27]~185_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|alu1|ShiftLeft0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|data_writeReg[27]~183_combout 
// ) # (\my_processor|data_writeReg[27]~184_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~60_combout ),
	.datab(\my_processor|data_writeReg[27]~183_combout ),
	.datac(\my_processor|data_writeReg[27]~184_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~185 .lut_mask = 16'hAAFC;
defparam \my_processor|data_writeReg[27]~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~213 (
// Equation(s):
// \my_processor|data_writeReg[27]~213_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_processor|is_rType~combout  & ((\my_processor|data_writeReg[27]~185_combout ))) # (!\my_processor|is_rType~combout  & 
// (\my_processor|data_writeReg[27]~182_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (((\my_processor|data_writeReg[27]~185_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|is_rType~combout ),
	.datac(\my_processor|data_writeReg[27]~182_combout ),
	.datad(\my_processor|data_writeReg[27]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~213 .lut_mask = 16'hFD20;
defparam \my_processor|data_writeReg[27]~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~186 (
// Equation(s):
// \my_processor|data_writeReg[27]~186_combout  = (\my_processor|ALU_op[2]~2_combout  & (((\my_processor|data_writeReg[27]~213_combout  & !\my_processor|ALU_op[1]~1_combout )))) # (!\my_processor|ALU_op[2]~2_combout  & (\my_processor|alu1|Selector4~1_combout 
// ))

	.dataa(\my_processor|alu1|Selector4~1_combout ),
	.datab(\my_processor|data_writeReg[27]~213_combout ),
	.datac(\my_processor|ALU_op[2]~2_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~186 .lut_mask = 16'h0ACA;
defparam \my_processor|data_writeReg[27]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~187 (
// Equation(s):
// \my_processor|data_writeReg[27]~187_combout  = (\my_processor|alu1|Add0~54_combout  & ((\my_processor|data_writeReg~214_combout ) # ((\my_processor|data_writeReg[27]~186_combout  & !\my_processor|alu1|Selector0~7_combout )))) # 
// (!\my_processor|alu1|Add0~54_combout  & (((\my_processor|data_writeReg[27]~186_combout  & !\my_processor|alu1|Selector0~7_combout ))))

	.dataa(\my_processor|alu1|Add0~54_combout ),
	.datab(\my_processor|data_writeReg~214_combout ),
	.datac(\my_processor|data_writeReg[27]~186_combout ),
	.datad(\my_processor|alu1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~187 .lut_mask = 16'h88F8;
defparam \my_processor|data_writeReg[27]~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~188 (
// Equation(s):
// \my_processor|data_writeReg[27]~188_combout  = (\my_processor|data_writeReg[30]~181_combout  & ((\my_processor|is_lw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|is_lw~combout  & 
// ((\my_processor|data_writeReg[27]~187_combout )))))

	.dataa(\my_processor|data_writeReg[30]~181_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|data_writeReg[27]~187_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~188 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[27]~188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][27] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~0 (
// Equation(s):
// \my_regfile|Mux4~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][27]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][27]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~1 (
// Equation(s):
// \my_regfile|Mux4~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux4~0_combout  & ((\my_regfile|registers[30][27]~q ))) # (!\my_regfile|Mux4~0_combout  & (\my_regfile|registers[22][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux4~0_combout ))))

	.dataa(\my_regfile|registers[22][27]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux4~0_combout ),
	.datad(\my_regfile|registers[30][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~2 (
// Equation(s):
// \my_regfile|Mux4~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][27]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][27]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~3 (
// Equation(s):
// \my_regfile|Mux4~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux4~2_combout  & ((\my_regfile|registers[29][27]~q ))) # (!\my_regfile|Mux4~2_combout  & (\my_regfile|registers[25][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux4~2_combout ))))

	.dataa(\my_regfile|registers[25][27]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux4~2_combout ),
	.datad(\my_regfile|registers[29][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~4 (
// Equation(s):
// \my_regfile|Mux4~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][27]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][27]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~5 (
// Equation(s):
// \my_regfile|Mux4~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux4~4_combout  & ((\my_regfile|registers[28][27]~q ))) # (!\my_regfile|Mux4~4_combout  & (\my_regfile|registers[20][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux4~4_combout ))))

	.dataa(\my_regfile|registers[20][27]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux4~4_combout ),
	.datad(\my_regfile|registers[28][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~6 (
// Equation(s):
// \my_regfile|Mux4~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux4~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux4~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux4~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~7 (
// Equation(s):
// \my_regfile|Mux4~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][27]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][27]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][27]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~8 (
// Equation(s):
// \my_regfile|Mux4~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux4~7_combout  & ((\my_regfile|registers[31][27]~q ))) # (!\my_regfile|Mux4~7_combout  & (\my_regfile|registers[27][27]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux4~7_combout ))))

	.dataa(\my_regfile|registers[27][27]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux4~7_combout ),
	.datad(\my_regfile|registers[31][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~9 (
// Equation(s):
// \my_regfile|Mux4~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux4~6_combout  & ((\my_regfile|Mux4~8_combout ))) # (!\my_regfile|Mux4~6_combout  & (\my_regfile|Mux4~1_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & 
// (((\my_regfile|Mux4~6_combout ))))

	.dataa(\my_regfile|Mux4~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux4~6_combout ),
	.datad(\my_regfile|Mux4~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~20 (
// Equation(s):
// \my_regfile|Mux4~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux4~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux4~19_combout )))

	.dataa(\my_regfile|Mux4~9_combout ),
	.datab(\my_regfile|Mux4~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~56 (
// Equation(s):
// \my_processor|alu1|Add0~56_combout  = ((\my_regfile|Mux3~20_combout  $ (\my_processor|data_operandB[28]~110_combout  $ (!\my_processor|alu1|Add0~55 )))) # (GND)
// \my_processor|alu1|Add0~57  = CARRY((\my_regfile|Mux3~20_combout  & ((\my_processor|data_operandB[28]~110_combout ) # (!\my_processor|alu1|Add0~55 ))) # (!\my_regfile|Mux3~20_combout  & (\my_processor|data_operandB[28]~110_combout  & 
// !\my_processor|alu1|Add0~55 )))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_processor|data_operandB[28]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~55 ),
	.combout(\my_processor|alu1|Add0~56_combout ),
	.cout(\my_processor|alu1|Add0~57 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~14 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux2~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_regfile|Mux2~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~14 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~15 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~15_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux1~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux3~20_combout )))))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_regfile|Mux3~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~15 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~95 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~95_combout  = (\my_processor|alu1|Selector29~3_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|alu1|Selector29~3_combout  & (((\my_processor|alu1|ShiftRight0~14_combout ) # 
// (\my_processor|alu1|ShiftRight0~15_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~14_combout ),
	.datac(\my_processor|alu1|ShiftRight0~15_combout ),
	.datad(\my_processor|alu1|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~95 .lut_mask = 16'hAAFC;
defparam \my_processor|alu1|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~48 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux25~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux23~20_combout )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_regfile|Mux23~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~48 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~49 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~48_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~21_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~48_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~49 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~61 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux21~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux19~20_combout )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_regfile|Mux19~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~61 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~62 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~61_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~25_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~62 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~63 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~62_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~49_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~62_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~63 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~64 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftLeft0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftLeft0~63_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~39_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~63_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~64 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~2 (
// Equation(s):
// \my_processor|alu1|Selector29~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~2 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~90 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux9~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux7~20_combout )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_regfile|Mux7~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~90 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~91 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~90_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~14_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~90_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~91 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~97 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux4~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux3~20_combout )))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_regfile|Mux3~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~97 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~189 (
// Equation(s):
// \my_processor|data_writeReg[28]~189_combout  = (\my_processor|alu1|Selector29~2_combout  & (((\my_processor|alu1|Selector29~3_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & ((\my_processor|alu1|Selector29~3_combout  & 
// (\my_processor|alu1|ShiftLeft0~91_combout )) # (!\my_processor|alu1|Selector29~3_combout  & ((\my_processor|alu1|ShiftLeft0~97_combout )))))

	.dataa(\my_processor|alu1|Selector29~2_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~91_combout ),
	.datac(\my_processor|alu1|Selector29~3_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~189 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[28]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~73 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux17~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux15~20_combout )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_regfile|Mux15~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~73 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~74 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~73_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~28_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~73_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~74 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~82 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux13~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux11~20_combout )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_regfile|Mux11~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~82 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~83 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~82_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~11_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~82_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~83 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~84 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~74_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~83_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~74_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~83_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~84 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~190 (
// Equation(s):
// \my_processor|data_writeReg[28]~190_combout  = (\my_processor|alu1|Selector29~2_combout  & ((\my_processor|data_writeReg[28]~189_combout  & ((\my_processor|alu1|ShiftLeft0~84_combout ))) # (!\my_processor|data_writeReg[28]~189_combout  & 
// (\my_processor|alu1|ShiftLeft0~95_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & (((\my_processor|data_writeReg[28]~189_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~95_combout ),
	.datab(\my_processor|alu1|Selector29~2_combout ),
	.datac(\my_processor|data_writeReg[28]~189_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~190 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[28]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~191 (
// Equation(s):
// \my_processor|data_writeReg[28]~191_combout  = (\my_processor|ALU_op[0]~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|ALU_op[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|alu1|ShiftLeft0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[28]~190_combout )))))

	.dataa(\my_processor|ALU_op[0]~0_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~64_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|data_writeReg[28]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~191 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[28]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~192 (
// Equation(s):
// \my_processor|data_writeReg[28]~192_combout  = (\my_processor|ALU_op[0]~0_combout  & ((\my_processor|data_writeReg[28]~191_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[28]~191_combout  & 
// (\my_processor|alu1|ShiftRight0~95_combout )))) # (!\my_processor|ALU_op[0]~0_combout  & (((\my_processor|data_writeReg[28]~191_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~95_combout ),
	.datab(\my_processor|ALU_op[0]~0_combout ),
	.datac(\my_processor|data_writeReg[28]~191_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~192 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[28]~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~6 (
// Equation(s):
// \my_processor|alu1|Selector30~6_combout  = (!\my_processor|is_rType~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~6 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~56 (
// Equation(s):
// \my_processor|alu1|Add1~56_combout  = ((\my_regfile|Mux3~20_combout  $ (\my_processor|data_operandB[28]~110_combout  $ (\my_processor|alu1|Add1~55 )))) # (GND)
// \my_processor|alu1|Add1~57  = CARRY((\my_regfile|Mux3~20_combout  & ((!\my_processor|alu1|Add1~55 ) # (!\my_processor|data_operandB[28]~110_combout ))) # (!\my_regfile|Mux3~20_combout  & (!\my_processor|data_operandB[28]~110_combout  & 
// !\my_processor|alu1|Add1~55 )))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_processor|data_operandB[28]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~55 ),
	.combout(\my_processor|alu1|Add1~56_combout ),
	.cout(\my_processor|alu1|Add1~57 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~56 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~193 (
// Equation(s):
// \my_processor|data_writeReg[28]~193_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|data_writeReg[28]~192_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~56_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|data_writeReg[28]~192_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~193 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[28]~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~194 (
// Equation(s):
// \my_processor|data_writeReg[28]~194_combout  = (\my_regfile|Mux3~20_combout  & ((\my_processor|data_writeReg[28]~193_combout ) # ((\my_processor|data_operandB[28]~110_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux3~20_combout  
// & (\my_processor|data_writeReg[28]~193_combout  & ((\my_processor|data_operandB[28]~110_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_processor|data_operandB[28]~110_combout ),
	.datac(\my_processor|data_writeReg[28]~193_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~194 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[28]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~195 (
// Equation(s):
// \my_processor|data_writeReg[28]~195_combout  = (!\my_processor|is_lw~combout  & ((\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~56_combout )) # (!\my_processor|alu1|Selector30~9_combout  & 
// ((\my_processor|data_writeReg[28]~194_combout )))))

	.dataa(\my_processor|alu1|Add0~56_combout ),
	.datab(\my_processor|data_writeReg[28]~194_combout ),
	.datac(\my_processor|alu1|Selector30~9_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~195 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[28]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~10 (
// Equation(s):
// \my_regfile|Mux3~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][28]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][28]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~11 (
// Equation(s):
// \my_regfile|Mux3~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux3~10_combout  & ((\my_regfile|registers[7][28]~q ))) # (!\my_regfile|Mux3~10_combout  & (\my_regfile|registers[6][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux3~10_combout ))))

	.dataa(\my_regfile|registers[6][28]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux3~10_combout ),
	.datad(\my_regfile|registers[7][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~12 (
// Equation(s):
// \my_regfile|Mux3~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][28]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][28]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~13 (
// Equation(s):
// \my_regfile|Mux3~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux3~12_combout  & ((\my_regfile|registers[11][28]~q ))) # (!\my_regfile|Mux3~12_combout  & (\my_regfile|registers[9][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux3~12_combout ))))

	.dataa(\my_regfile|registers[9][28]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux3~12_combout ),
	.datad(\my_regfile|registers[11][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~14 (
// Equation(s):
// \my_regfile|Mux3~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][28]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][28]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~15 (
// Equation(s):
// \my_regfile|Mux3~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux3~14_combout  & ((\my_regfile|registers[3][28]~q ))) # (!\my_regfile|Mux3~14_combout  & (\my_regfile|registers[1][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux3~14_combout ))))

	.dataa(\my_regfile|registers[1][28]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux3~14_combout ),
	.datad(\my_regfile|registers[3][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~16 (
// Equation(s):
// \my_regfile|Mux3~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux3~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux3~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux3~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux3~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~17 (
// Equation(s):
// \my_regfile|Mux3~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][28]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][28]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~18 (
// Equation(s):
// \my_regfile|Mux3~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux3~17_combout  & ((\my_regfile|registers[15][28]~q ))) # (!\my_regfile|Mux3~17_combout  & (\my_regfile|registers[14][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux3~17_combout ))))

	.dataa(\my_regfile|registers[14][28]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux3~17_combout ),
	.datad(\my_regfile|registers[15][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~19 (
// Equation(s):
// \my_regfile|Mux3~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux3~16_combout  & ((\my_regfile|Mux3~18_combout ))) # (!\my_regfile|Mux3~16_combout  & (\my_regfile|Mux3~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux3~16_combout ))))

	.dataa(\my_regfile|Mux3~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux3~16_combout ),
	.datad(\my_regfile|Mux3~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[28]~28 (
// Equation(s):
// \my_processor|data[28]~28_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux3~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux3~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux3~9_combout ),
	.datac(\my_regfile|Mux3~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~28 .lut_mask = 16'h88A0;
defparam \my_processor|data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[28]~28_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~196 (
// Equation(s):
// \my_processor|data_writeReg[28]~196_combout  = (\my_processor|data_writeReg[30]~181_combout  & ((\my_processor|data_writeReg[28]~195_combout ) # ((\my_processor|is_lw~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\my_processor|data_writeReg[30]~181_combout ),
	.datab(\my_processor|data_writeReg[28]~195_combout ),
	.datac(\my_processor|is_lw~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~196 .lut_mask = 16'hA888;
defparam \my_processor|data_writeReg[28]~196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][28] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[28]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~0 (
// Equation(s):
// \my_regfile|Mux3~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][28]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][28]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~1 (
// Equation(s):
// \my_regfile|Mux3~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux3~0_combout  & ((\my_regfile|registers[29][28]~q ))) # (!\my_regfile|Mux3~0_combout  & (\my_regfile|registers[21][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux3~0_combout ))))

	.dataa(\my_regfile|registers[21][28]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux3~0_combout ),
	.datad(\my_regfile|registers[29][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~2 (
// Equation(s):
// \my_regfile|Mux3~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][28]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][28]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~3 (
// Equation(s):
// \my_regfile|Mux3~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux3~2_combout  & ((\my_regfile|registers[30][28]~q ))) # (!\my_regfile|Mux3~2_combout  & (\my_regfile|registers[26][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux3~2_combout ))))

	.dataa(\my_regfile|registers[26][28]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux3~2_combout ),
	.datad(\my_regfile|registers[30][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~4 (
// Equation(s):
// \my_regfile|Mux3~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][28]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][28]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~5 (
// Equation(s):
// \my_regfile|Mux3~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux3~4_combout  & ((\my_regfile|registers[28][28]~q ))) # (!\my_regfile|Mux3~4_combout  & (\my_regfile|registers[24][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux3~4_combout ))))

	.dataa(\my_regfile|registers[24][28]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux3~4_combout ),
	.datad(\my_regfile|registers[28][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~6 (
// Equation(s):
// \my_regfile|Mux3~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux3~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux3~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux3~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~7 (
// Equation(s):
// \my_regfile|Mux3~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][28]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][28]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][28]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~8 (
// Equation(s):
// \my_regfile|Mux3~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux3~7_combout  & ((\my_regfile|registers[31][28]~q ))) # (!\my_regfile|Mux3~7_combout  & (\my_regfile|registers[23][28]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux3~7_combout ))))

	.dataa(\my_regfile|registers[23][28]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux3~7_combout ),
	.datad(\my_regfile|registers[31][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~9 (
// Equation(s):
// \my_regfile|Mux3~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux3~6_combout  & ((\my_regfile|Mux3~8_combout ))) # (!\my_regfile|Mux3~6_combout  & (\my_regfile|Mux3~1_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|Mux3~6_combout ))))

	.dataa(\my_regfile|Mux3~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux3~6_combout ),
	.datad(\my_regfile|Mux3~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~20 (
// Equation(s):
// \my_regfile|Mux3~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux3~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux3~19_combout )))

	.dataa(\my_regfile|Mux3~9_combout ),
	.datab(\my_regfile|Mux3~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~65 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~65_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux3~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux4~20_combout )))))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_regfile|Mux4~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~65 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~34 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux1~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux2~20_combout )))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_regfile|Mux2~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~34 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~66 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~66_combout  = (\my_processor|alu1|ShiftRight0~65_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu1|ShiftRight0~34_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~65_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu1|ShiftRight0~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~66 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~12 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux5~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux7~20_combout )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_regfile|Mux7~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~12 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~68 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~50_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~12_combout ),
	.datab(\my_processor|alu1|ShiftRight0~50_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~68 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~89 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~68_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~66_combout ),
	.datab(\my_processor|alu1|ShiftRight0~68_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~89 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~90 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~89_combout )))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~89_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~90 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~150 (
// Equation(s):
// \my_processor|data_writeReg[23]~150_combout  = (\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[23]~149_combout  & ((\my_processor|alu1|ShiftRight0~90_combout ))) # (!\my_processor|data_writeReg[23]~149_combout  & 
// (\my_processor|alu1|ShiftLeft0~30_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[23]~149_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~30_combout ),
	.datab(\my_processor|data_writeReg[21]~92_combout ),
	.datac(\my_processor|data_writeReg[23]~149_combout ),
	.datad(\my_processor|alu1|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~150 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[23]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~151 (
// Equation(s):
// \my_processor|data_writeReg[23]~151_combout  = (\my_regfile|Mux8~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[23]~220_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux8~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[23]~220_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_processor|data_operandB[23]~220_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~151 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[23]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~152 (
// Equation(s):
// \my_processor|data_writeReg[23]~152_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|data_writeReg[23]~151_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|data_writeReg[23]~151_combout  & 
// ((\my_processor|data_writeReg[23]~150_combout ))) # (!\my_processor|data_writeReg[23]~151_combout  & (\my_processor|alu1|Add1~46_combout ))))

	.dataa(\my_processor|alu1|Add1~46_combout ),
	.datab(\my_processor|data_writeReg[23]~150_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|data_writeReg[23]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~152 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[23]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~153 (
// Equation(s):
// \my_processor|data_writeReg[23]~153_combout  = (\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[21]~88_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[21]~88_combout  & 
// (\my_processor|alu1|Add0~46_combout )) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[23]~152_combout )))))

	.dataa(\my_processor|data_writeReg[21]~90_combout ),
	.datab(\my_processor|alu1|Add0~46_combout ),
	.datac(\my_processor|data_writeReg[21]~88_combout ),
	.datad(\my_processor|data_writeReg[23]~152_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~153 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~10 (
// Equation(s):
// \my_regfile|Mux8~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][23]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][23]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~11 (
// Equation(s):
// \my_regfile|Mux8~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux8~10_combout  & ((\my_regfile|registers[11][23]~q ))) # (!\my_regfile|Mux8~10_combout  & (\my_regfile|registers[9][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux8~10_combout ))))

	.dataa(\my_regfile|registers[9][23]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux8~10_combout ),
	.datad(\my_regfile|registers[11][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~12 (
// Equation(s):
// \my_regfile|Mux8~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][23]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][23]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~13 (
// Equation(s):
// \my_regfile|Mux8~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux8~12_combout  & ((\my_regfile|registers[7][23]~q ))) # (!\my_regfile|Mux8~12_combout  & (\my_regfile|registers[6][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux8~12_combout ))))

	.dataa(\my_regfile|registers[6][23]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux8~12_combout ),
	.datad(\my_regfile|registers[7][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~14 (
// Equation(s):
// \my_regfile|Mux8~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][23]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][23]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~15 (
// Equation(s):
// \my_regfile|Mux8~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux8~14_combout  & ((\my_regfile|registers[3][23]~q ))) # (!\my_regfile|Mux8~14_combout  & (\my_regfile|registers[1][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux8~14_combout ))))

	.dataa(\my_regfile|registers[1][23]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux8~14_combout ),
	.datad(\my_regfile|registers[3][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~16 (
// Equation(s):
// \my_regfile|Mux8~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux8~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux8~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux8~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux8~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~17 (
// Equation(s):
// \my_regfile|Mux8~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][23]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][23]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~18 (
// Equation(s):
// \my_regfile|Mux8~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux8~17_combout  & ((\my_regfile|registers[15][23]~q ))) # (!\my_regfile|Mux8~17_combout  & (\my_regfile|registers[14][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux8~17_combout ))))

	.dataa(\my_regfile|registers[14][23]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux8~17_combout ),
	.datad(\my_regfile|registers[15][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~19 (
// Equation(s):
// \my_regfile|Mux8~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux8~16_combout  & ((\my_regfile|Mux8~18_combout ))) # (!\my_regfile|Mux8~16_combout  & (\my_regfile|Mux8~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux8~16_combout ))))

	.dataa(\my_regfile|Mux8~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux8~16_combout ),
	.datad(\my_regfile|Mux8~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[23]~23 (
// Equation(s):
// \my_processor|data[23]~23_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux8~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux8~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux8~9_combout ),
	.datac(\my_regfile|Mux8~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~23 .lut_mask = 16'h88A0;
defparam \my_processor|data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~23_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~154 (
// Equation(s):
// \my_processor|data_writeReg[23]~154_combout  = (\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[23]~153_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|data_writeReg[23]~153_combout  & 
// (\my_regfile|Mux0~20_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[23]~153_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[21]~90_combout ),
	.datac(\my_processor|data_writeReg[23]~153_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~154 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[23]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~155 (
// Equation(s):
// \my_processor|data_writeReg[23]~155_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[23]~148_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[23]~154_combout ))))

	.dataa(\my_processor|data_writeReg[23]~148_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[23]~154_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~155 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[23]~155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][23] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[23]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~0 (
// Equation(s):
// \my_regfile|Mux8~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][23]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][23]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~1 (
// Equation(s):
// \my_regfile|Mux8~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux8~0_combout  & ((\my_regfile|registers[29][23]~q ))) # (!\my_regfile|Mux8~0_combout  & (\my_regfile|registers[25][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux8~0_combout ))))

	.dataa(\my_regfile|registers[25][23]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux8~0_combout ),
	.datad(\my_regfile|registers[29][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~2 (
// Equation(s):
// \my_regfile|Mux8~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][23]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][23]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~3 (
// Equation(s):
// \my_regfile|Mux8~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux8~2_combout  & ((\my_regfile|registers[30][23]~q ))) # (!\my_regfile|Mux8~2_combout  & (\my_regfile|registers[22][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux8~2_combout ))))

	.dataa(\my_regfile|registers[22][23]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux8~2_combout ),
	.datad(\my_regfile|registers[30][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~4 (
// Equation(s):
// \my_regfile|Mux8~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][23]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][23]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~5 (
// Equation(s):
// \my_regfile|Mux8~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux8~4_combout  & ((\my_regfile|registers[28][23]~q ))) # (!\my_regfile|Mux8~4_combout  & (\my_regfile|registers[20][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux8~4_combout ))))

	.dataa(\my_regfile|registers[20][23]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux8~4_combout ),
	.datad(\my_regfile|registers[28][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~6 (
// Equation(s):
// \my_regfile|Mux8~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux8~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux8~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux8~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux8~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~7 (
// Equation(s):
// \my_regfile|Mux8~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][23]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][23]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][23]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~8 (
// Equation(s):
// \my_regfile|Mux8~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux8~7_combout  & ((\my_regfile|registers[31][23]~q ))) # (!\my_regfile|Mux8~7_combout  & (\my_regfile|registers[27][23]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux8~7_combout ))))

	.dataa(\my_regfile|registers[27][23]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux8~7_combout ),
	.datad(\my_regfile|registers[31][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~9 (
// Equation(s):
// \my_regfile|Mux8~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux8~6_combout  & ((\my_regfile|Mux8~8_combout ))) # (!\my_regfile|Mux8~6_combout  & (\my_regfile|Mux8~1_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|Mux8~6_combout ))))

	.dataa(\my_regfile|Mux8~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux8~6_combout ),
	.datad(\my_regfile|Mux8~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~20 (
// Equation(s):
// \my_regfile|Mux8~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux8~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux8~19_combout )))

	.dataa(\my_regfile|Mux8~9_combout ),
	.datab(\my_regfile|Mux8~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~48 (
// Equation(s):
// \my_processor|alu1|Add0~48_combout  = ((\my_regfile|Mux7~20_combout  $ (\my_processor|data_operandB[24]~198_combout  $ (!\my_processor|alu1|Add0~47 )))) # (GND)
// \my_processor|alu1|Add0~49  = CARRY((\my_regfile|Mux7~20_combout  & ((\my_processor|data_operandB[24]~198_combout ) # (!\my_processor|alu1|Add0~47 ))) # (!\my_regfile|Mux7~20_combout  & (\my_processor|data_operandB[24]~198_combout  & 
// !\my_processor|alu1|Add0~47 )))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_processor|data_operandB[24]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~47 ),
	.combout(\my_processor|alu1|Add0~48_combout ),
	.cout(\my_processor|alu1|Add0~49 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~86 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~82_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~85_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~82_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~85_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~86 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~66 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~65_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~61_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~65_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~66 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~77 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~76_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~73_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~76_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~77 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~78 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~77_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~66_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~77_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~78 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~92 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~92_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux6~20_combout )))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_regfile|Mux6~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~92 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~93 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~93_combout  = (\my_processor|alu1|ShiftLeft0~92_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu1|ShiftLeft0~90_combout ))

	.dataa(\my_processor|alu1|ShiftLeft0~92_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu1|ShiftLeft0~90_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~93 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~164 (
// Equation(s):
// \my_processor|data_writeReg[25]~164_combout  = (\my_processor|alu1|Selector26~1_combout  & (((!\my_processor|alu1|Selector26~0_combout )))) # (!\my_processor|alu1|Selector26~1_combout  & ((\my_processor|alu1|Selector26~0_combout  & 
// ((\my_processor|alu1|ShiftLeft0~93_combout ))) # (!\my_processor|alu1|Selector26~0_combout  & (\my_processor|alu1|ShiftLeft0~78_combout ))))

	.dataa(\my_processor|alu1|Selector26~1_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~78_combout ),
	.datac(\my_processor|alu1|Selector26~0_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~164 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[25]~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~42 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~41_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~37_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~41_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~42 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~53 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftLeft0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftLeft0~52_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~48_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~52_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~53 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~54 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~42_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~53_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~42_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~53_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~54 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~1 (
// Equation(s):
// \my_processor|alu1|Selector30~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~1 .lut_mask = 16'hEEEE;
defparam \my_processor|alu1|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~55 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu1|ShiftLeft0~18_combout  & !\my_processor|alu1|Selector30~1_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|alu1|ShiftLeft0~54_combout ))

	.dataa(\my_processor|alu1|ShiftLeft0~54_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~18_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu1|Selector30~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~55 .lut_mask = 16'h0ACA;
defparam \my_processor|alu1|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~165 (
// Equation(s):
// \my_processor|data_writeReg[25]~165_combout  = (\my_processor|alu1|Selector26~1_combout  & ((\my_processor|data_writeReg[25]~164_combout  & ((\my_processor|alu1|ShiftLeft0~55_combout ))) # (!\my_processor|data_writeReg[25]~164_combout  & 
// (\my_processor|alu1|ShiftLeft0~86_combout )))) # (!\my_processor|alu1|Selector26~1_combout  & (((\my_processor|data_writeReg[25]~164_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~86_combout ),
	.datab(\my_processor|alu1|Selector26~1_combout ),
	.datac(\my_processor|data_writeReg[25]~164_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~165 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~35 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_processor|alu1|ShiftRight0~34_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|alu1|ShiftRight0~34_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~35 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~36 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux3~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux5~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux3~20_combout ),
	.datac(\my_regfile|Mux5~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~36 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~37 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~37_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux4~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux6~20_combout )))))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_regfile|Mux6~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~37 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~38 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~38_combout  = (\my_processor|alu1|ShiftRight0~35_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~36_combout ) # (\my_processor|alu1|ShiftRight0~37_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~35_combout ),
	.datab(\my_processor|alu1|ShiftRight0~36_combout ),
	.datac(\my_processor|alu1|ShiftRight0~37_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~38 .lut_mask = 16'hAAFE;
defparam \my_processor|alu1|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~92 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~38_combout )))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~38_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~92 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~166 (
// Equation(s):
// \my_processor|data_writeReg[25]~166_combout  = (\my_processor|alu1|Selector29~8_combout  & (((\my_processor|alu1|Selector29~6_combout )))) # (!\my_processor|alu1|Selector29~8_combout  & ((\my_processor|alu1|Selector29~6_combout  & 
// (\my_processor|alu1|ShiftRight0~92_combout )) # (!\my_processor|alu1|Selector29~6_combout  & ((\my_processor|alu1|Add1~50_combout )))))

	.dataa(\my_processor|alu1|Selector29~8_combout ),
	.datab(\my_processor|alu1|ShiftRight0~92_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~166 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~167 (
// Equation(s):
// \my_processor|data_writeReg[25]~167_combout  = (\my_processor|alu1|Selector29~8_combout  & ((\my_processor|data_writeReg[25]~166_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[25]~166_combout  & 
// (\my_processor|data_writeReg[25]~165_combout )))) # (!\my_processor|alu1|Selector29~8_combout  & (((\my_processor|data_writeReg[25]~166_combout ))))

	.dataa(\my_processor|data_writeReg[25]~165_combout ),
	.datab(\my_processor|alu1|Selector29~8_combout ),
	.datac(\my_processor|data_writeReg[25]~166_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~167 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~168 (
// Equation(s):
// \my_processor|data_writeReg[25]~168_combout  = (\my_processor|alu1|Selector29~14_combout  & (((\my_processor|alu1|Selector29~11_combout )))) # (!\my_processor|alu1|Selector29~14_combout  & ((\my_processor|alu1|Selector29~11_combout  & 
// (\my_processor|alu1|Add0~50_combout )) # (!\my_processor|alu1|Selector29~11_combout  & ((\my_processor|data_writeReg[25]~167_combout )))))

	.dataa(\my_processor|alu1|Selector29~14_combout ),
	.datab(\my_processor|alu1|Add0~50_combout ),
	.datac(\my_processor|alu1|Selector29~11_combout ),
	.datad(\my_processor|data_writeReg[25]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~168 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[25]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~169 (
// Equation(s):
// \my_processor|data_writeReg[25]~169_combout  = (\my_regfile|Mux6~20_combout  & ((\my_processor|data_writeReg[25]~168_combout ) # ((\my_processor|data_operandB[25]~176_combout  & \my_processor|alu1|Selector29~14_combout )))) # (!\my_regfile|Mux6~20_combout 
//  & (\my_processor|data_writeReg[25]~168_combout  & ((\my_processor|data_operandB[25]~176_combout ) # (!\my_processor|alu1|Selector29~14_combout ))))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_processor|data_operandB[25]~176_combout ),
	.datac(\my_processor|data_writeReg[25]~168_combout ),
	.datad(\my_processor|alu1|Selector29~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~169 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[25]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~170 (
// Equation(s):
// \my_processor|data_writeReg[25]~170_combout  = (\my_processor|data_writeReg[16]~59_combout  & ((\my_processor|is_lw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|is_lw~combout  & 
// ((\my_processor|data_writeReg[25]~169_combout )))))

	.dataa(\my_processor|data_writeReg[16]~59_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|data_writeReg[25]~169_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~170 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[25]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~171 (
// Equation(s):
// \my_processor|data_writeReg[25]~171_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[25]~170_combout ) # ((\my_processor|is_setx~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\my_processor|data_writeReg[25]~170_combout ),
	.datab(\my_processor|is_setx~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~171 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[25]~171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][25] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[25]~171_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~0 (
// Equation(s):
// \my_regfile|Mux6~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][25]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][25]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~1 (
// Equation(s):
// \my_regfile|Mux6~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux6~0_combout  & ((\my_regfile|registers[30][25]~q ))) # (!\my_regfile|Mux6~0_combout  & (\my_regfile|registers[22][25]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux6~0_combout ))))

	.dataa(\my_regfile|registers[22][25]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux6~0_combout ),
	.datad(\my_regfile|registers[30][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~2 (
// Equation(s):
// \my_regfile|Mux6~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][25]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][25]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~3 (
// Equation(s):
// \my_regfile|Mux6~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux6~2_combout  & ((\my_regfile|registers[29][25]~q ))) # (!\my_regfile|Mux6~2_combout  & (\my_regfile|registers[25][25]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux6~2_combout ))))

	.dataa(\my_regfile|registers[25][25]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux6~2_combout ),
	.datad(\my_regfile|registers[29][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~4 (
// Equation(s):
// \my_regfile|Mux6~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][25]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][25]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~5 (
// Equation(s):
// \my_regfile|Mux6~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux6~4_combout  & ((\my_regfile|registers[28][25]~q ))) # (!\my_regfile|Mux6~4_combout  & (\my_regfile|registers[20][25]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux6~4_combout ))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux6~4_combout ),
	.datad(\my_regfile|registers[28][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~6 (
// Equation(s):
// \my_regfile|Mux6~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux6~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux6~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux6~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux6~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~7 (
// Equation(s):
// \my_regfile|Mux6~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][25]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][25]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][25]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~8 (
// Equation(s):
// \my_regfile|Mux6~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux6~7_combout  & ((\my_regfile|registers[31][25]~q ))) # (!\my_regfile|Mux6~7_combout  & (\my_regfile|registers[27][25]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux6~7_combout ))))

	.dataa(\my_regfile|registers[27][25]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux6~7_combout ),
	.datad(\my_regfile|registers[31][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~9 (
// Equation(s):
// \my_regfile|Mux6~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux6~6_combout  & ((\my_regfile|Mux6~8_combout ))) # (!\my_regfile|Mux6~6_combout  & (\my_regfile|Mux6~1_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & 
// (((\my_regfile|Mux6~6_combout ))))

	.dataa(\my_regfile|Mux6~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux6~6_combout ),
	.datad(\my_regfile|Mux6~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~20 (
// Equation(s):
// \my_regfile|Mux6~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux6~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux6~19_combout )))

	.dataa(\my_regfile|Mux6~9_combout ),
	.datab(\my_regfile|Mux6~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~50 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux6~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux8~20_combout )))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~50 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~51 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~51_combout  = (\my_processor|alu1|ShiftRight0~49_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu1|ShiftRight0~50_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~49_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu1|ShiftRight0~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~51 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~55 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~54_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~51_combout ),
	.datab(\my_processor|alu1|ShiftRight0~54_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~55 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~2 (
// Equation(s):
// \my_processor|alu1|Selector30~2_combout  = (\my_processor|is_rType~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\my_processor|is_rType~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~2 .lut_mask = 16'hEEFF;
defparam \my_processor|alu1|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~3 (
// Equation(s):
// \my_processor|alu1|Selector30~3_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((!\my_processor|is_rType~combout  & \my_imem|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|is_rType~combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~3 .lut_mask = 16'h99AA;
defparam \my_processor|alu1|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~4 (
// Equation(s):
// \my_processor|alu1|Selector30~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_processor|is_rType~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|is_rType~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~4 .lut_mask = 16'h00A8;
defparam \my_processor|alu1|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector21~0 (
// Equation(s):
// \my_processor|alu1|Selector21~0_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~93_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~58_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~58_combout ),
	.datab(\my_processor|alu1|ShiftRight0~93_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector21~0 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector21~1 (
// Equation(s):
// \my_processor|alu1|Selector21~1_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|alu1|Selector21~0_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|alu1|Selector21~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~55_combout ))) # (!\my_processor|alu1|Selector21~0_combout  & (\my_processor|alu1|ShiftRight0~64_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~64_combout ),
	.datab(\my_processor|alu1|ShiftRight0~55_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|alu1|Selector21~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector21~1 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector21~2 (
// Equation(s):
// \my_processor|alu1|Selector21~2_combout  = (\my_regfile|Mux21~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[10]~506_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux21~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[10]~506_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_processor|data_operandB[10]~506_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector21~2 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector21~3 (
// Equation(s):
// \my_processor|alu1|Selector21~3_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector21~2_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector21~2_combout  & 
// ((\my_processor|alu1|Selector21~1_combout ))) # (!\my_processor|alu1|Selector21~2_combout  & (\my_processor|alu1|Add1~20_combout ))))

	.dataa(\my_processor|alu1|Add1~20_combout ),
	.datab(\my_processor|alu1|Selector21~1_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|alu1|Selector21~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector21~3 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector21~4 (
// Equation(s):
// \my_processor|alu1|Selector21~4_combout  = (\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~20_combout )) # (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector21~3_combout )))

	.dataa(\my_processor|alu1|Add0~20_combout ),
	.datab(\my_processor|alu1|Selector30~9_combout ),
	.datac(\my_processor|alu1|Selector21~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector21~4 .lut_mask = 16'hB8B8;
defparam \my_processor|alu1|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[10]~34 (
// Equation(s):
// \my_processor|address_dmem[10]~34_combout  = (\my_processor|alu1|Selector21~4_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector21~4_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[10]~34 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~7_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~43 (
// Equation(s):
// \my_processor|data_writeReg[7]~43_combout  = (\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[7]~210_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|data_writeReg[7]~210_combout  & 
// ((\my_processor|alu1|Selector24~5_combout ))))) # (!\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[7]~210_combout ))))

	.dataa(\my_processor|data_writeReg[7]~211_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|data_writeReg[7]~210_combout ),
	.datad(\my_processor|alu1|Selector24~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~43 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~44 (
// Equation(s):
// \my_processor|data_writeReg[7]~44_combout  = (\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[7]~43_combout )))) # (!\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[7]~43_combout  & 
// ((\my_processor|Add2~14_combout ))) # (!\my_processor|data_writeReg[7]~43_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|data_writeReg[7]~211_combout ),
	.datac(\my_processor|data_writeReg[7]~43_combout ),
	.datad(\my_processor|Add2~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~44 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~45 (
// Equation(s):
// \my_processor|data_writeReg[7]~45_combout  = (\my_processor|data_writeReg[2]~29_combout  & \my_processor|data_writeReg[7]~44_combout )

	.dataa(\my_processor|data_writeReg[2]~29_combout ),
	.datab(\my_processor|data_writeReg[7]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~45 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~0 (
// Equation(s):
// \my_regfile|Mux24~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][7]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][7]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~1 (
// Equation(s):
// \my_regfile|Mux24~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux24~0_combout  & ((\my_regfile|registers[29][7]~q ))) # (!\my_regfile|Mux24~0_combout  & (\my_regfile|registers[25][7]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux24~0_combout ))))

	.dataa(\my_regfile|registers[25][7]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux24~0_combout ),
	.datad(\my_regfile|registers[29][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~2 (
// Equation(s):
// \my_regfile|Mux24~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][7]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][7]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~3 (
// Equation(s):
// \my_regfile|Mux24~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux24~2_combout  & ((\my_regfile|registers[30][7]~q ))) # (!\my_regfile|Mux24~2_combout  & (\my_regfile|registers[22][7]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux24~2_combout ))))

	.dataa(\my_regfile|registers[22][7]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux24~2_combout ),
	.datad(\my_regfile|registers[30][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~4 (
// Equation(s):
// \my_regfile|Mux24~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][7]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][7]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~5 (
// Equation(s):
// \my_regfile|Mux24~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux24~4_combout  & ((\my_regfile|registers[28][7]~q ))) # (!\my_regfile|Mux24~4_combout  & (\my_regfile|registers[20][7]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux24~4_combout ))))

	.dataa(\my_regfile|registers[20][7]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux24~4_combout ),
	.datad(\my_regfile|registers[28][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~6 (
// Equation(s):
// \my_regfile|Mux24~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux24~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux24~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux24~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux24~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~7 (
// Equation(s):
// \my_regfile|Mux24~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][7]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][7]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][7]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][7] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[7]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~8 (
// Equation(s):
// \my_regfile|Mux24~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux24~7_combout  & ((\my_regfile|registers[31][7]~q ))) # (!\my_regfile|Mux24~7_combout  & (\my_regfile|registers[27][7]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux24~7_combout ))))

	.dataa(\my_regfile|registers[27][7]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux24~7_combout ),
	.datad(\my_regfile|registers[31][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~9 (
// Equation(s):
// \my_regfile|Mux24~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux24~6_combout  & ((\my_regfile|Mux24~8_combout ))) # (!\my_regfile|Mux24~6_combout  & (\my_regfile|Mux24~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux24~6_combout ))))

	.dataa(\my_regfile|Mux24~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux24~6_combout ),
	.datad(\my_regfile|Mux24~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~20 (
// Equation(s):
// \my_regfile|Mux24~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux24~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux24~19_combout )))

	.dataa(\my_regfile|Mux24~9_combout ),
	.datab(\my_regfile|Mux24~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~551 (
// Equation(s):
// \my_processor|data_operandB[7]~551_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][7]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][7]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~551 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~551 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~552 (
// Equation(s):
// \my_processor|data_operandB[7]~552_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[7]~551_combout  & ((\my_regfile|registers[29][7]~q ))) # (!\my_processor|data_operandB[7]~551_combout  & 
// (\my_regfile|registers[25][7]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[7]~551_combout ))))

	.dataa(\my_regfile|registers[25][7]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[7]~551_combout ),
	.datad(\my_regfile|registers[29][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~552 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~552 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~553 (
// Equation(s):
// \my_processor|data_operandB[7]~553_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][7]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][7]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~553 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~554 (
// Equation(s):
// \my_processor|data_operandB[7]~554_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[7]~553_combout  & ((\my_regfile|registers[30][7]~q ))) # (!\my_processor|data_operandB[7]~553_combout  & 
// (\my_regfile|registers[22][7]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[7]~553_combout ))))

	.dataa(\my_regfile|registers[22][7]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[7]~553_combout ),
	.datad(\my_regfile|registers[30][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~554 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~554 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~555 (
// Equation(s):
// \my_processor|data_operandB[7]~555_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][7]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][7]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~555 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~555 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~556 (
// Equation(s):
// \my_processor|data_operandB[7]~556_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[7]~555_combout  & ((\my_regfile|registers[28][7]~q ))) # (!\my_processor|data_operandB[7]~555_combout  & 
// (\my_regfile|registers[20][7]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[7]~555_combout ))))

	.dataa(\my_regfile|registers[20][7]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[7]~555_combout ),
	.datad(\my_regfile|registers[28][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~556 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~556 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~557 (
// Equation(s):
// \my_processor|data_operandB[7]~557_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[7]~554_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[7]~556_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[7]~554_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[7]~556_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~557 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~558 (
// Equation(s):
// \my_processor|data_operandB[7]~558_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][7]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][7]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~558 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~558 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~559 (
// Equation(s):
// \my_processor|data_operandB[7]~559_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[7]~558_combout  & ((\my_regfile|registers[31][7]~q ))) # (!\my_processor|data_operandB[7]~558_combout  & 
// (\my_regfile|registers[27][7]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[7]~558_combout ))))

	.dataa(\my_regfile|registers[27][7]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[7]~558_combout ),
	.datad(\my_regfile|registers[31][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~559 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~559 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~560 (
// Equation(s):
// \my_processor|data_operandB[7]~560_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[7]~557_combout  & ((\my_processor|data_operandB[7]~559_combout ))) # (!\my_processor|data_operandB[7]~557_combout  & 
// (\my_processor|data_operandB[7]~552_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[7]~557_combout ))))

	.dataa(\my_processor|data_operandB[7]~552_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[7]~557_combout ),
	.datad(\my_processor|data_operandB[7]~559_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~560 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~561 (
// Equation(s):
// \my_processor|data_operandB[7]~561_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][7]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][7]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~561 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~561 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~562 (
// Equation(s):
// \my_processor|data_operandB[7]~562_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[7]~561_combout  & ((\my_regfile|registers[11][7]~q ))) # (!\my_processor|data_operandB[7]~561_combout  & 
// (\my_regfile|registers[9][7]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[7]~561_combout ))))

	.dataa(\my_regfile|registers[9][7]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[7]~561_combout ),
	.datad(\my_regfile|registers[11][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~562 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~562 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~563 (
// Equation(s):
// \my_processor|data_operandB[7]~563_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][7]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][7]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~563 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~563 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~564 (
// Equation(s):
// \my_processor|data_operandB[7]~564_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[7]~563_combout  & ((\my_regfile|registers[7][7]~q ))) # (!\my_processor|data_operandB[7]~563_combout  & (\my_regfile|registers[6][7]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[7]~563_combout ))))

	.dataa(\my_regfile|registers[6][7]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[7]~563_combout ),
	.datad(\my_regfile|registers[7][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~564 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~564 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~565 (
// Equation(s):
// \my_processor|data_operandB[7]~565_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][7]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][7]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][7]~q ),
	.datac(\my_regfile|registers[1][7]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~565 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[7]~565 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~566 (
// Equation(s):
// \my_processor|data_operandB[7]~566_combout  = (\my_processor|data_operandB[7]~565_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][7]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[7]~565_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][7]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~566 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[7]~566 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~567 (
// Equation(s):
// \my_processor|data_operandB[7]~567_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[7]~564_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[7]~566_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[7]~564_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[7]~566_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~567 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~568 (
// Equation(s):
// \my_processor|data_operandB[7]~568_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][7]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][7]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~568 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[7]~568 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~569 (
// Equation(s):
// \my_processor|data_operandB[7]~569_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[7]~568_combout  & ((\my_regfile|registers[15][7]~q ))) # (!\my_processor|data_operandB[7]~568_combout  & 
// (\my_regfile|registers[14][7]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[7]~568_combout ))))

	.dataa(\my_regfile|registers[14][7]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[7]~568_combout ),
	.datad(\my_regfile|registers[15][7]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~569 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~569 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~570 (
// Equation(s):
// \my_processor|data_operandB[7]~570_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[7]~567_combout  & ((\my_processor|data_operandB[7]~569_combout ))) # (!\my_processor|data_operandB[7]~567_combout  & 
// (\my_processor|data_operandB[7]~562_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[7]~567_combout ))))

	.dataa(\my_processor|data_operandB[7]~562_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[7]~567_combout ),
	.datad(\my_processor|data_operandB[7]~569_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~570 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[7]~570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~571 (
// Equation(s):
// \my_processor|data_operandB[7]~571_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[7]~560_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[7]~570_combout )))))

	.dataa(\my_processor|data_operandB[7]~560_combout ),
	.datab(\my_processor|data_operandB[7]~570_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~571 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[7]~571 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[7]~572 (
// Equation(s):
// \my_processor|data_operandB[7]~572_combout  = (\my_processor|data_operandB[7]~571_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|data_operandB[7]~571_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~572 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[7]~572 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~573 (
// Equation(s):
// \my_processor|data_operandB[6]~573_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][6]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][6]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~573 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~573 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~574 (
// Equation(s):
// \my_processor|data_operandB[6]~574_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[6]~573_combout  & ((\my_regfile|registers[29][6]~q ))) # (!\my_processor|data_operandB[6]~573_combout  & 
// (\my_regfile|registers[21][6]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[6]~573_combout ))))

	.dataa(\my_regfile|registers[21][6]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[6]~573_combout ),
	.datad(\my_regfile|registers[29][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~574 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~574 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~575 (
// Equation(s):
// \my_processor|data_operandB[6]~575_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][6]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][6]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~575 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~575 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~576 (
// Equation(s):
// \my_processor|data_operandB[6]~576_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[6]~575_combout  & ((\my_regfile|registers[30][6]~q ))) # (!\my_processor|data_operandB[6]~575_combout  & 
// (\my_regfile|registers[26][6]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[6]~575_combout ))))

	.dataa(\my_regfile|registers[26][6]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[6]~575_combout ),
	.datad(\my_regfile|registers[30][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~576 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~576 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~577 (
// Equation(s):
// \my_processor|data_operandB[6]~577_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][6]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][6]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~577 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~578 (
// Equation(s):
// \my_processor|data_operandB[6]~578_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[6]~577_combout  & ((\my_regfile|registers[28][6]~q ))) # (!\my_processor|data_operandB[6]~577_combout  & 
// (\my_regfile|registers[24][6]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[6]~577_combout ))))

	.dataa(\my_regfile|registers[24][6]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[6]~577_combout ),
	.datad(\my_regfile|registers[28][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~578 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~578 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~579 (
// Equation(s):
// \my_processor|data_operandB[6]~579_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[6]~576_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[6]~578_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[6]~576_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[6]~578_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~579 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~579 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~580 (
// Equation(s):
// \my_processor|data_operandB[6]~580_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][6]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][6]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~580 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~581 (
// Equation(s):
// \my_processor|data_operandB[6]~581_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[6]~580_combout  & ((\my_regfile|registers[31][6]~q ))) # (!\my_processor|data_operandB[6]~580_combout  & 
// (\my_regfile|registers[23][6]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[6]~580_combout ))))

	.dataa(\my_regfile|registers[23][6]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[6]~580_combout ),
	.datad(\my_regfile|registers[31][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~581 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~581 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~582 (
// Equation(s):
// \my_processor|data_operandB[6]~582_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[6]~579_combout  & ((\my_processor|data_operandB[6]~581_combout ))) # (!\my_processor|data_operandB[6]~579_combout  & 
// (\my_processor|data_operandB[6]~574_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[6]~579_combout ))))

	.dataa(\my_processor|data_operandB[6]~574_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[6]~579_combout ),
	.datad(\my_processor|data_operandB[6]~581_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~582 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~582 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~583 (
// Equation(s):
// \my_processor|data_operandB[6]~583_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][6]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][6]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~583 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~583 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~584 (
// Equation(s):
// \my_processor|data_operandB[6]~584_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[6]~583_combout  & ((\my_regfile|registers[7][6]~q ))) # (!\my_processor|data_operandB[6]~583_combout  & (\my_regfile|registers[6][6]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[6]~583_combout ))))

	.dataa(\my_regfile|registers[6][6]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[6]~583_combout ),
	.datad(\my_regfile|registers[7][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~584 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~584 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~585 (
// Equation(s):
// \my_processor|data_operandB[6]~585_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][6]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][6]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~585 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~585 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~586 (
// Equation(s):
// \my_processor|data_operandB[6]~586_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[6]~585_combout  & ((\my_regfile|registers[11][6]~q ))) # (!\my_processor|data_operandB[6]~585_combout  & 
// (\my_regfile|registers[9][6]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[6]~585_combout ))))

	.dataa(\my_regfile|registers[9][6]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[6]~585_combout ),
	.datad(\my_regfile|registers[11][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~586 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~586 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~587 (
// Equation(s):
// \my_processor|data_operandB[6]~587_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][6]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][6]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][6]~q ),
	.datac(\my_regfile|registers[1][6]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~587 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[6]~587 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~588 (
// Equation(s):
// \my_processor|data_operandB[6]~588_combout  = (\my_processor|data_operandB[6]~587_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][6]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[6]~587_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][6]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~588 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[6]~588 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~589 (
// Equation(s):
// \my_processor|data_operandB[6]~589_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[6]~586_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[6]~588_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[6]~586_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[6]~588_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~589 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~589 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~590 (
// Equation(s):
// \my_processor|data_operandB[6]~590_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][6]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][6]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~590 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[6]~590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~591 (
// Equation(s):
// \my_processor|data_operandB[6]~591_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[6]~590_combout  & ((\my_regfile|registers[15][6]~q ))) # (!\my_processor|data_operandB[6]~590_combout  & 
// (\my_regfile|registers[14][6]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[6]~590_combout ))))

	.dataa(\my_regfile|registers[14][6]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[6]~590_combout ),
	.datad(\my_regfile|registers[15][6]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~591 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~591 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~592 (
// Equation(s):
// \my_processor|data_operandB[6]~592_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[6]~589_combout  & ((\my_processor|data_operandB[6]~591_combout ))) # (!\my_processor|data_operandB[6]~589_combout  & 
// (\my_processor|data_operandB[6]~584_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[6]~589_combout ))))

	.dataa(\my_processor|data_operandB[6]~584_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[6]~589_combout ),
	.datad(\my_processor|data_operandB[6]~591_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~592 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[6]~592 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~593 (
// Equation(s):
// \my_processor|data_operandB[6]~593_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[6]~582_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[6]~592_combout )))))

	.dataa(\my_processor|data_operandB[6]~582_combout ),
	.datab(\my_processor|data_operandB[6]~592_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~593 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[6]~593 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[6]~594 (
// Equation(s):
// \my_processor|data_operandB[6]~594_combout  = (\my_processor|data_operandB[6]~593_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\my_processor|data_operandB[6]~593_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~594 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[6]~594 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~595 (
// Equation(s):
// \my_processor|data_operandB[5]~595_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][5]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][5]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~595 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~595 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~596 (
// Equation(s):
// \my_processor|data_operandB[5]~596_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[5]~595_combout  & ((\my_regfile|registers[29][5]~q ))) # (!\my_processor|data_operandB[5]~595_combout  & 
// (\my_regfile|registers[25][5]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[5]~595_combout ))))

	.dataa(\my_regfile|registers[25][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[5]~595_combout ),
	.datad(\my_regfile|registers[29][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~596 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~596 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~597 (
// Equation(s):
// \my_processor|data_operandB[5]~597_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][5]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][5]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~597 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~597 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~598 (
// Equation(s):
// \my_processor|data_operandB[5]~598_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[5]~597_combout  & ((\my_regfile|registers[30][5]~q ))) # (!\my_processor|data_operandB[5]~597_combout  & 
// (\my_regfile|registers[22][5]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[5]~597_combout ))))

	.dataa(\my_regfile|registers[22][5]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[5]~597_combout ),
	.datad(\my_regfile|registers[30][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~598 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~598 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~599 (
// Equation(s):
// \my_processor|data_operandB[5]~599_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][5]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][5]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~599 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~599 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~600 (
// Equation(s):
// \my_processor|data_operandB[5]~600_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[5]~599_combout  & ((\my_regfile|registers[28][5]~q ))) # (!\my_processor|data_operandB[5]~599_combout  & 
// (\my_regfile|registers[20][5]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[5]~599_combout ))))

	.dataa(\my_regfile|registers[20][5]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[5]~599_combout ),
	.datad(\my_regfile|registers[28][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~600 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~600 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~601 (
// Equation(s):
// \my_processor|data_operandB[5]~601_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[5]~598_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[5]~600_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[5]~598_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[5]~600_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~601 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~601 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~602 (
// Equation(s):
// \my_processor|data_operandB[5]~602_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][5]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][5]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~602 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~602 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~603 (
// Equation(s):
// \my_processor|data_operandB[5]~603_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[5]~602_combout  & ((\my_regfile|registers[31][5]~q ))) # (!\my_processor|data_operandB[5]~602_combout  & 
// (\my_regfile|registers[27][5]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[5]~602_combout ))))

	.dataa(\my_regfile|registers[27][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[5]~602_combout ),
	.datad(\my_regfile|registers[31][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~603 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~603 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~604 (
// Equation(s):
// \my_processor|data_operandB[5]~604_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[5]~601_combout  & ((\my_processor|data_operandB[5]~603_combout ))) # (!\my_processor|data_operandB[5]~601_combout  & 
// (\my_processor|data_operandB[5]~596_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[5]~601_combout ))))

	.dataa(\my_processor|data_operandB[5]~596_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[5]~601_combout ),
	.datad(\my_processor|data_operandB[5]~603_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~604 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~604 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~605 (
// Equation(s):
// \my_processor|data_operandB[5]~605_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][5]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][5]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~605 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~605 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~606 (
// Equation(s):
// \my_processor|data_operandB[5]~606_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[5]~605_combout  & ((\my_regfile|registers[11][5]~q ))) # (!\my_processor|data_operandB[5]~605_combout  & 
// (\my_regfile|registers[9][5]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[5]~605_combout ))))

	.dataa(\my_regfile|registers[9][5]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[5]~605_combout ),
	.datad(\my_regfile|registers[11][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~606 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~606 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~607 (
// Equation(s):
// \my_processor|data_operandB[5]~607_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][5]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][5]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~607 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~607 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~608 (
// Equation(s):
// \my_processor|data_operandB[5]~608_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[5]~607_combout  & ((\my_regfile|registers[7][5]~q ))) # (!\my_processor|data_operandB[5]~607_combout  & (\my_regfile|registers[6][5]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[5]~607_combout ))))

	.dataa(\my_regfile|registers[6][5]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[5]~607_combout ),
	.datad(\my_regfile|registers[7][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~608 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~608 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~609 (
// Equation(s):
// \my_processor|data_operandB[5]~609_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][5]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][5]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][5]~q ),
	.datac(\my_regfile|registers[1][5]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~609 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[5]~609 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~610 (
// Equation(s):
// \my_processor|data_operandB[5]~610_combout  = (\my_processor|data_operandB[5]~609_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][5]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[5]~609_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][5]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~610 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[5]~610 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~611 (
// Equation(s):
// \my_processor|data_operandB[5]~611_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[5]~608_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[5]~610_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[5]~608_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[5]~610_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~611 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~611 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~612 (
// Equation(s):
// \my_processor|data_operandB[5]~612_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][5]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][5]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~612 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[5]~612 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~613 (
// Equation(s):
// \my_processor|data_operandB[5]~613_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[5]~612_combout  & ((\my_regfile|registers[15][5]~q ))) # (!\my_processor|data_operandB[5]~612_combout  & 
// (\my_regfile|registers[14][5]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[5]~612_combout ))))

	.dataa(\my_regfile|registers[14][5]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[5]~612_combout ),
	.datad(\my_regfile|registers[15][5]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~613 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~613 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~614 (
// Equation(s):
// \my_processor|data_operandB[5]~614_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[5]~611_combout  & ((\my_processor|data_operandB[5]~613_combout ))) # (!\my_processor|data_operandB[5]~611_combout  & 
// (\my_processor|data_operandB[5]~606_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[5]~611_combout ))))

	.dataa(\my_processor|data_operandB[5]~606_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[5]~611_combout ),
	.datad(\my_processor|data_operandB[5]~613_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~614 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[5]~614 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~615 (
// Equation(s):
// \my_processor|data_operandB[5]~615_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[5]~604_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[5]~614_combout )))))

	.dataa(\my_processor|data_operandB[5]~604_combout ),
	.datab(\my_processor|data_operandB[5]~614_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~615 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[5]~615 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[5]~616 (
// Equation(s):
// \my_processor|data_operandB[5]~616_combout  = (\my_processor|data_operandB[5]~615_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\my_processor|data_operandB[5]~615_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~616 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[5]~616 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~617 (
// Equation(s):
// \my_processor|data_operandB[4]~617_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][4]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][4]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~617 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~618 (
// Equation(s):
// \my_processor|data_operandB[4]~618_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[4]~617_combout  & ((\my_regfile|registers[29][4]~q ))) # (!\my_processor|data_operandB[4]~617_combout  & 
// (\my_regfile|registers[21][4]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[4]~617_combout ))))

	.dataa(\my_regfile|registers[21][4]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[4]~617_combout ),
	.datad(\my_regfile|registers[29][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~618 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~618 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~619 (
// Equation(s):
// \my_processor|data_operandB[4]~619_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][4]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][4]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~619 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~619 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~620 (
// Equation(s):
// \my_processor|data_operandB[4]~620_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[4]~619_combout  & ((\my_regfile|registers[30][4]~q ))) # (!\my_processor|data_operandB[4]~619_combout  & 
// (\my_regfile|registers[26][4]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[4]~619_combout ))))

	.dataa(\my_regfile|registers[26][4]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[4]~619_combout ),
	.datad(\my_regfile|registers[30][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~620 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~620 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~621 (
// Equation(s):
// \my_processor|data_operandB[4]~621_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][4]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][4]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~621 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~621 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~622 (
// Equation(s):
// \my_processor|data_operandB[4]~622_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[4]~621_combout  & ((\my_regfile|registers[28][4]~q ))) # (!\my_processor|data_operandB[4]~621_combout  & 
// (\my_regfile|registers[24][4]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[4]~621_combout ))))

	.dataa(\my_regfile|registers[24][4]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[4]~621_combout ),
	.datad(\my_regfile|registers[28][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~622 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~622 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~623 (
// Equation(s):
// \my_processor|data_operandB[4]~623_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[4]~620_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[4]~622_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[4]~620_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[4]~622_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~623 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~623 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~624 (
// Equation(s):
// \my_processor|data_operandB[4]~624_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][4]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][4]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~624 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~624 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~625 (
// Equation(s):
// \my_processor|data_operandB[4]~625_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[4]~624_combout  & ((\my_regfile|registers[31][4]~q ))) # (!\my_processor|data_operandB[4]~624_combout  & 
// (\my_regfile|registers[23][4]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[4]~624_combout ))))

	.dataa(\my_regfile|registers[23][4]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[4]~624_combout ),
	.datad(\my_regfile|registers[31][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~625 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~625 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~626 (
// Equation(s):
// \my_processor|data_operandB[4]~626_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[4]~623_combout  & ((\my_processor|data_operandB[4]~625_combout ))) # (!\my_processor|data_operandB[4]~623_combout  & 
// (\my_processor|data_operandB[4]~618_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[4]~623_combout ))))

	.dataa(\my_processor|data_operandB[4]~618_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[4]~623_combout ),
	.datad(\my_processor|data_operandB[4]~625_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~626 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~626 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~627 (
// Equation(s):
// \my_processor|data_operandB[4]~627_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][4]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][4]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~627 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~628 (
// Equation(s):
// \my_processor|data_operandB[4]~628_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[4]~627_combout  & ((\my_regfile|registers[7][4]~q ))) # (!\my_processor|data_operandB[4]~627_combout  & (\my_regfile|registers[6][4]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[4]~627_combout ))))

	.dataa(\my_regfile|registers[6][4]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[4]~627_combout ),
	.datad(\my_regfile|registers[7][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~628 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~628 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~629 (
// Equation(s):
// \my_processor|data_operandB[4]~629_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][4]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][4]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~629 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~629 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~630 (
// Equation(s):
// \my_processor|data_operandB[4]~630_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[4]~629_combout  & ((\my_regfile|registers[11][4]~q ))) # (!\my_processor|data_operandB[4]~629_combout  & 
// (\my_regfile|registers[9][4]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[4]~629_combout ))))

	.dataa(\my_regfile|registers[9][4]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[4]~629_combout ),
	.datad(\my_regfile|registers[11][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~630 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~631 (
// Equation(s):
// \my_processor|data_operandB[4]~631_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][4]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][4]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][4]~q ),
	.datac(\my_regfile|registers[1][4]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~631 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[4]~631 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~632 (
// Equation(s):
// \my_processor|data_operandB[4]~632_combout  = (\my_processor|data_operandB[4]~631_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][4]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[4]~631_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][4]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~632 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[4]~632 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~633 (
// Equation(s):
// \my_processor|data_operandB[4]~633_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[4]~630_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[4]~632_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[4]~630_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[4]~632_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~633 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~633 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~634 (
// Equation(s):
// \my_processor|data_operandB[4]~634_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][4]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][4]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~634 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[4]~634 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~635 (
// Equation(s):
// \my_processor|data_operandB[4]~635_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[4]~634_combout  & ((\my_regfile|registers[15][4]~q ))) # (!\my_processor|data_operandB[4]~634_combout  & 
// (\my_regfile|registers[14][4]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[4]~634_combout ))))

	.dataa(\my_regfile|registers[14][4]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[4]~634_combout ),
	.datad(\my_regfile|registers[15][4]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~635 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~635 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~636 (
// Equation(s):
// \my_processor|data_operandB[4]~636_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[4]~633_combout  & ((\my_processor|data_operandB[4]~635_combout ))) # (!\my_processor|data_operandB[4]~633_combout  & 
// (\my_processor|data_operandB[4]~628_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[4]~633_combout ))))

	.dataa(\my_processor|data_operandB[4]~628_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[4]~633_combout ),
	.datad(\my_processor|data_operandB[4]~635_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~636 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[4]~636 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~637 (
// Equation(s):
// \my_processor|data_operandB[4]~637_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[4]~626_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[4]~636_combout )))))

	.dataa(\my_processor|data_operandB[4]~626_combout ),
	.datab(\my_processor|data_operandB[4]~636_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~637 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[4]~637 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[4]~638 (
// Equation(s):
// \my_processor|data_operandB[4]~638_combout  = (\my_processor|data_operandB[4]~637_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_processor|data_operandB[4]~637_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~638 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[4]~638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~639 (
// Equation(s):
// \my_processor|data_operandB[3]~639_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][3]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][3]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~639 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~640 (
// Equation(s):
// \my_processor|data_operandB[3]~640_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[3]~639_combout  & ((\my_regfile|registers[29][3]~q ))) # (!\my_processor|data_operandB[3]~639_combout  & 
// (\my_regfile|registers[25][3]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[3]~639_combout ))))

	.dataa(\my_regfile|registers[25][3]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[3]~639_combout ),
	.datad(\my_regfile|registers[29][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~640 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~640 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~641 (
// Equation(s):
// \my_processor|data_operandB[3]~641_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][3]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][3]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~641 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~641 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~642 (
// Equation(s):
// \my_processor|data_operandB[3]~642_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[3]~641_combout  & ((\my_regfile|registers[30][3]~q ))) # (!\my_processor|data_operandB[3]~641_combout  & 
// (\my_regfile|registers[22][3]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[3]~641_combout ))))

	.dataa(\my_regfile|registers[22][3]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[3]~641_combout ),
	.datad(\my_regfile|registers[30][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~642 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~643 (
// Equation(s):
// \my_processor|data_operandB[3]~643_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][3]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][3]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~643 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~643 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~644 (
// Equation(s):
// \my_processor|data_operandB[3]~644_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[3]~643_combout  & ((\my_regfile|registers[28][3]~q ))) # (!\my_processor|data_operandB[3]~643_combout  & 
// (\my_regfile|registers[20][3]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[3]~643_combout ))))

	.dataa(\my_regfile|registers[20][3]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[3]~643_combout ),
	.datad(\my_regfile|registers[28][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~644 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~644 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~645 (
// Equation(s):
// \my_processor|data_operandB[3]~645_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[3]~642_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[3]~644_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[3]~642_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[3]~644_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~645 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~645 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~646 (
// Equation(s):
// \my_processor|data_operandB[3]~646_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][3]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][3]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~646 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~646 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~647 (
// Equation(s):
// \my_processor|data_operandB[3]~647_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[3]~646_combout  & ((\my_regfile|registers[31][3]~q ))) # (!\my_processor|data_operandB[3]~646_combout  & 
// (\my_regfile|registers[27][3]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[3]~646_combout ))))

	.dataa(\my_regfile|registers[27][3]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[3]~646_combout ),
	.datad(\my_regfile|registers[31][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~647 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~647 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~648 (
// Equation(s):
// \my_processor|data_operandB[3]~648_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[3]~645_combout  & ((\my_processor|data_operandB[3]~647_combout ))) # (!\my_processor|data_operandB[3]~645_combout  & 
// (\my_processor|data_operandB[3]~640_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[3]~645_combout ))))

	.dataa(\my_processor|data_operandB[3]~640_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[3]~645_combout ),
	.datad(\my_processor|data_operandB[3]~647_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~648 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~648 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~649 (
// Equation(s):
// \my_processor|data_operandB[3]~649_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][3]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][3]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~649 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~649 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~650 (
// Equation(s):
// \my_processor|data_operandB[3]~650_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[3]~649_combout  & ((\my_regfile|registers[11][3]~q ))) # (!\my_processor|data_operandB[3]~649_combout  & 
// (\my_regfile|registers[9][3]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[3]~649_combout ))))

	.dataa(\my_regfile|registers[9][3]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[3]~649_combout ),
	.datad(\my_regfile|registers[11][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~650 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~651 (
// Equation(s):
// \my_processor|data_operandB[3]~651_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][3]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][3]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~651 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~651 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~652 (
// Equation(s):
// \my_processor|data_operandB[3]~652_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[3]~651_combout  & ((\my_regfile|registers[7][3]~q ))) # (!\my_processor|data_operandB[3]~651_combout  & (\my_regfile|registers[6][3]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[3]~651_combout ))))

	.dataa(\my_regfile|registers[6][3]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[3]~651_combout ),
	.datad(\my_regfile|registers[7][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~652 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~652 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~653 (
// Equation(s):
// \my_processor|data_operandB[3]~653_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][3]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][3]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][3]~q ),
	.datac(\my_regfile|registers[1][3]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~653 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[3]~653 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~654 (
// Equation(s):
// \my_processor|data_operandB[3]~654_combout  = (\my_processor|data_operandB[3]~653_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][3]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[3]~653_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][3]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~654 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[3]~654 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~655 (
// Equation(s):
// \my_processor|data_operandB[3]~655_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[3]~652_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[3]~654_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[3]~652_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[3]~654_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~655 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~655 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~656 (
// Equation(s):
// \my_processor|data_operandB[3]~656_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][3]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][3]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~656 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[3]~656 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~657 (
// Equation(s):
// \my_processor|data_operandB[3]~657_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[3]~656_combout  & ((\my_regfile|registers[15][3]~q ))) # (!\my_processor|data_operandB[3]~656_combout  & 
// (\my_regfile|registers[14][3]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[3]~656_combout ))))

	.dataa(\my_regfile|registers[14][3]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[3]~656_combout ),
	.datad(\my_regfile|registers[15][3]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~657 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~658 (
// Equation(s):
// \my_processor|data_operandB[3]~658_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[3]~655_combout  & ((\my_processor|data_operandB[3]~657_combout ))) # (!\my_processor|data_operandB[3]~655_combout  & 
// (\my_processor|data_operandB[3]~650_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[3]~655_combout ))))

	.dataa(\my_processor|data_operandB[3]~650_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[3]~655_combout ),
	.datad(\my_processor|data_operandB[3]~657_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~658 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[3]~658 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~659 (
// Equation(s):
// \my_processor|data_operandB[3]~659_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[3]~648_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[3]~658_combout )))))

	.dataa(\my_processor|data_operandB[3]~648_combout ),
	.datab(\my_processor|data_operandB[3]~658_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~659 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[3]~659 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[3]~660 (
// Equation(s):
// \my_processor|data_operandB[3]~660_combout  = (\my_processor|data_operandB[3]~659_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_processor|data_operandB[3]~659_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~660 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[3]~660 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~661 (
// Equation(s):
// \my_processor|data_operandB[2]~661_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][2]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][2]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~661 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~661 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~662 (
// Equation(s):
// \my_processor|data_operandB[2]~662_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[2]~661_combout  & ((\my_regfile|registers[29][2]~q ))) # (!\my_processor|data_operandB[2]~661_combout  & 
// (\my_regfile|registers[21][2]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[2]~661_combout ))))

	.dataa(\my_regfile|registers[21][2]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[2]~661_combout ),
	.datad(\my_regfile|registers[29][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~662 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~662 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~663 (
// Equation(s):
// \my_processor|data_operandB[2]~663_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][2]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][2]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~663 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~663 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~664 (
// Equation(s):
// \my_processor|data_operandB[2]~664_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[2]~663_combout  & ((\my_regfile|registers[30][2]~q ))) # (!\my_processor|data_operandB[2]~663_combout  & 
// (\my_regfile|registers[26][2]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[2]~663_combout ))))

	.dataa(\my_regfile|registers[26][2]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[2]~663_combout ),
	.datad(\my_regfile|registers[30][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~664 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~664 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~665 (
// Equation(s):
// \my_processor|data_operandB[2]~665_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][2]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][2]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~665 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~665 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~666 (
// Equation(s):
// \my_processor|data_operandB[2]~666_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[2]~665_combout  & ((\my_regfile|registers[28][2]~q ))) # (!\my_processor|data_operandB[2]~665_combout  & 
// (\my_regfile|registers[24][2]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[2]~665_combout ))))

	.dataa(\my_regfile|registers[24][2]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[2]~665_combout ),
	.datad(\my_regfile|registers[28][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~666 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~666 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~667 (
// Equation(s):
// \my_processor|data_operandB[2]~667_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[2]~664_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[2]~666_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[2]~664_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[2]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~667 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~667 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~668 (
// Equation(s):
// \my_processor|data_operandB[2]~668_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][2]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][2]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~668 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~668 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~669 (
// Equation(s):
// \my_processor|data_operandB[2]~669_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[2]~668_combout  & ((\my_regfile|registers[31][2]~q ))) # (!\my_processor|data_operandB[2]~668_combout  & 
// (\my_regfile|registers[23][2]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[2]~668_combout ))))

	.dataa(\my_regfile|registers[23][2]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[2]~668_combout ),
	.datad(\my_regfile|registers[31][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~669 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~669 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~670 (
// Equation(s):
// \my_processor|data_operandB[2]~670_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[2]~667_combout  & ((\my_processor|data_operandB[2]~669_combout ))) # (!\my_processor|data_operandB[2]~667_combout  & 
// (\my_processor|data_operandB[2]~662_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[2]~667_combout ))))

	.dataa(\my_processor|data_operandB[2]~662_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[2]~667_combout ),
	.datad(\my_processor|data_operandB[2]~669_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~670 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~671 (
// Equation(s):
// \my_processor|data_operandB[2]~671_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][2]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][2]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~671 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~671 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~672 (
// Equation(s):
// \my_processor|data_operandB[2]~672_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[2]~671_combout  & ((\my_regfile|registers[7][2]~q ))) # (!\my_processor|data_operandB[2]~671_combout  & (\my_regfile|registers[6][2]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[2]~671_combout ))))

	.dataa(\my_regfile|registers[6][2]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[2]~671_combout ),
	.datad(\my_regfile|registers[7][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~672 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~672 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~673 (
// Equation(s):
// \my_processor|data_operandB[2]~673_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][2]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][2]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~673 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~673 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~674 (
// Equation(s):
// \my_processor|data_operandB[2]~674_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[2]~673_combout  & ((\my_regfile|registers[11][2]~q ))) # (!\my_processor|data_operandB[2]~673_combout  & 
// (\my_regfile|registers[9][2]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[2]~673_combout ))))

	.dataa(\my_regfile|registers[9][2]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[2]~673_combout ),
	.datad(\my_regfile|registers[11][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~674 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~674 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~675 (
// Equation(s):
// \my_processor|data_operandB[2]~675_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][2]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][2]~q 
// )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][2]~q ),
	.datac(\my_regfile|registers[1][2]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~675 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[2]~675 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~676 (
// Equation(s):
// \my_processor|data_operandB[2]~676_combout  = (\my_processor|data_operandB[2]~675_combout ) # ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[2][2]~q  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[2]~675_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_regfile|registers[2][2]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~676 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[2]~676 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~677 (
// Equation(s):
// \my_processor|data_operandB[2]~677_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[2]~674_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[2]~676_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[2]~674_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[2]~676_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~677 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~678 (
// Equation(s):
// \my_processor|data_operandB[2]~678_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][2]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][2]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~678 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[2]~678 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~679 (
// Equation(s):
// \my_processor|data_operandB[2]~679_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[2]~678_combout  & ((\my_regfile|registers[15][2]~q ))) # (!\my_processor|data_operandB[2]~678_combout  & 
// (\my_regfile|registers[14][2]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[2]~678_combout ))))

	.dataa(\my_regfile|registers[14][2]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[2]~678_combout ),
	.datad(\my_regfile|registers[15][2]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~679 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~679 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~680 (
// Equation(s):
// \my_processor|data_operandB[2]~680_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[2]~677_combout  & ((\my_processor|data_operandB[2]~679_combout ))) # (!\my_processor|data_operandB[2]~677_combout  & 
// (\my_processor|data_operandB[2]~672_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[2]~677_combout ))))

	.dataa(\my_processor|data_operandB[2]~672_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[2]~677_combout ),
	.datad(\my_processor|data_operandB[2]~679_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~680 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[2]~680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~681 (
// Equation(s):
// \my_processor|data_operandB[2]~681_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[2]~670_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[2]~680_combout )))))

	.dataa(\my_processor|data_operandB[2]~670_combout ),
	.datab(\my_processor|data_operandB[2]~680_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~681 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[2]~681 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[2]~682 (
// Equation(s):
// \my_processor|data_operandB[2]~682_combout  = (\my_processor|data_operandB[2]~681_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\my_processor|data_operandB[2]~681_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~682 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[2]~682 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~683 (
// Equation(s):
// \my_processor|data_operandB[1]~683_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][1]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][1]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~683 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~683 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~684 (
// Equation(s):
// \my_processor|data_operandB[1]~684_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[1]~683_combout  & ((\my_regfile|registers[30][1]~q ))) # (!\my_processor|data_operandB[1]~683_combout  & 
// (\my_regfile|registers[22][1]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[1]~683_combout ))))

	.dataa(\my_regfile|registers[22][1]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[1]~683_combout ),
	.datad(\my_regfile|registers[30][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~684 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~684 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~685 (
// Equation(s):
// \my_processor|data_operandB[1]~685_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][1]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][1]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~685 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~685 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~686 (
// Equation(s):
// \my_processor|data_operandB[1]~686_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[1]~685_combout  & ((\my_regfile|registers[29][1]~q ))) # (!\my_processor|data_operandB[1]~685_combout  & 
// (\my_regfile|registers[25][1]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[1]~685_combout ))))

	.dataa(\my_regfile|registers[25][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[1]~685_combout ),
	.datad(\my_regfile|registers[29][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~686 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~686 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[28][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~687 (
// Equation(s):
// \my_processor|data_operandB[1]~687_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[28][1]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[24][1]~q 
// ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[28][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][1]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~687 .lut_mask = 16'hBBC0;
defparam \my_processor|data_operandB[1]~687 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~688 (
// Equation(s):
// \my_processor|data_operandB[1]~688_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[1]~687_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[1]~687_combout  & 
// (\my_regfile|registers[20][1]~q )) # (!\my_processor|data_operandB[1]~687_combout  & ((\my_regfile|registers[16][1]~q )))))

	.dataa(\my_regfile|registers[20][1]~q ),
	.datab(\my_regfile|registers[16][1]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[1]~687_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~688 .lut_mask = 16'hFA0C;
defparam \my_processor|data_operandB[1]~688 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~689 (
// Equation(s):
// \my_processor|data_operandB[1]~689_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[1]~686_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[1]~688_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[1]~686_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[1]~688_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~689 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~689 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~690 (
// Equation(s):
// \my_processor|data_operandB[1]~690_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][1]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][1]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~690 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~690 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~691 (
// Equation(s):
// \my_processor|data_operandB[1]~691_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[1]~690_combout  & ((\my_regfile|registers[31][1]~q ))) # (!\my_processor|data_operandB[1]~690_combout  & 
// (\my_regfile|registers[27][1]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[1]~690_combout ))))

	.dataa(\my_regfile|registers[27][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[1]~690_combout ),
	.datad(\my_regfile|registers[31][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~691 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~691 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~692 (
// Equation(s):
// \my_processor|data_operandB[1]~692_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[1]~689_combout  & ((\my_processor|data_operandB[1]~691_combout ))) # (!\my_processor|data_operandB[1]~689_combout  & 
// (\my_processor|data_operandB[1]~684_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[1]~689_combout ))))

	.dataa(\my_processor|data_operandB[1]~684_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[1]~689_combout ),
	.datad(\my_processor|data_operandB[1]~691_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~692 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~692 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~693 (
// Equation(s):
// \my_processor|data_operandB[1]~693_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][1]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][1]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~693 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~693 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~694 (
// Equation(s):
// \my_processor|data_operandB[1]~694_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[1]~693_combout  & ((\my_regfile|registers[11][1]~q ))) # (!\my_processor|data_operandB[1]~693_combout  & 
// (\my_regfile|registers[10][1]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[1]~693_combout ))))

	.dataa(\my_regfile|registers[10][1]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[1]~693_combout ),
	.datad(\my_regfile|registers[11][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~694 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~694 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~695 (
// Equation(s):
// \my_processor|data_operandB[1]~695_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][1]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][1]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~695 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~695 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~696 (
// Equation(s):
// \my_processor|data_operandB[1]~696_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[1]~695_combout  & ((\my_regfile|registers[7][1]~q ))) # (!\my_processor|data_operandB[1]~695_combout  & (\my_regfile|registers[5][1]~q 
// )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[1]~695_combout ))))

	.dataa(\my_regfile|registers[5][1]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[1]~695_combout ),
	.datad(\my_regfile|registers[7][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~696 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~696 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~697 (
// Equation(s):
// \my_processor|data_operandB[1]~697_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [12] & ((\my_regfile|registers[1][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [13])))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [12] & (((\my_regfile|registers[0][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_regfile|registers[1][1]~q ),
	.datab(\my_regfile|registers[0][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~697 .lut_mask = 16'hF0AC;
defparam \my_processor|data_operandB[1]~697 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~698 (
// Equation(s):
// \my_processor|data_operandB[1]~698_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[1][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [17] & (((\my_regfile|registers[0][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[1][1]~q ),
	.datab(\my_regfile|registers[0][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~698 .lut_mask = 16'hF0AC;
defparam \my_processor|data_operandB[1]~698 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~699 (
// Equation(s):
// \my_processor|data_operandB[1]~699_combout  = (\my_processor|is_blt~0_combout  & ((\my_processor|is_jiType~1_combout  & ((\my_processor|data_operandB[1]~698_combout ))) # (!\my_processor|is_jiType~1_combout  & (\my_processor|data_operandB[1]~697_combout 
// )))) # (!\my_processor|is_blt~0_combout  & (((\my_processor|data_operandB[1]~697_combout ))))

	.dataa(\my_processor|is_blt~0_combout ),
	.datab(\my_processor|is_jiType~1_combout ),
	.datac(\my_processor|data_operandB[1]~697_combout ),
	.datad(\my_processor|data_operandB[1]~698_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~699 .lut_mask = 16'hF870;
defparam \my_processor|data_operandB[1]~699 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~700 (
// Equation(s):
// \my_processor|data_operandB[1]~700_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[1]~699_combout  & ((\my_regfile|registers[3][1]~q ))) # (!\my_processor|data_operandB[1]~699_combout  & (\my_regfile|registers[2][1]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[1]~699_combout ))))

	.dataa(\my_regfile|registers[2][1]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[1]~699_combout ),
	.datad(\my_regfile|registers[3][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~700 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~700 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~701 (
// Equation(s):
// \my_processor|data_operandB[1]~701_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[1]~696_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[1]~700_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[1]~696_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[1]~700_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~701 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~701 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~702 (
// Equation(s):
// \my_processor|data_operandB[1]~702_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][1]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][1]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~702 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[1]~702 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~703 (
// Equation(s):
// \my_processor|data_operandB[1]~703_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[1]~702_combout  & ((\my_regfile|registers[15][1]~q ))) # (!\my_processor|data_operandB[1]~702_combout  & 
// (\my_regfile|registers[13][1]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[1]~702_combout ))))

	.dataa(\my_regfile|registers[13][1]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[1]~702_combout ),
	.datad(\my_regfile|registers[15][1]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~703 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~703 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~704 (
// Equation(s):
// \my_processor|data_operandB[1]~704_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[1]~701_combout  & ((\my_processor|data_operandB[1]~703_combout ))) # (!\my_processor|data_operandB[1]~701_combout  & 
// (\my_processor|data_operandB[1]~694_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[1]~701_combout ))))

	.dataa(\my_processor|data_operandB[1]~694_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[1]~701_combout ),
	.datad(\my_processor|data_operandB[1]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~704 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[1]~704 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~705 (
// Equation(s):
// \my_processor|data_operandB[1]~705_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[1]~692_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[1]~704_combout )))))

	.dataa(\my_processor|data_operandB[1]~692_combout ),
	.datab(\my_processor|data_operandB[1]~704_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~705 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[1]~705 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[1]~706 (
// Equation(s):
// \my_processor|data_operandB[1]~706_combout  = (\my_processor|data_operandB[1]~705_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\my_processor|data_operandB[1]~705_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~706 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[1]~706 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~0 (
// Equation(s):
// \my_processor|data_operandB[0]~0_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][0]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][0]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~0 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~1 (
// Equation(s):
// \my_processor|data_operandB[0]~1_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[0]~0_combout  & ((\my_regfile|registers[30][0]~q ))) # (!\my_processor|data_operandB[0]~0_combout  & (\my_regfile|registers[26][0]~q 
// )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[0]~0_combout ))))

	.dataa(\my_regfile|registers[26][0]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[0]~0_combout ),
	.datad(\my_regfile|registers[30][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~1 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[29][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[25][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~2 (
// Equation(s):
// \my_processor|data_operandB[0]~2_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[29][0]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((\my_regfile|registers[25][0]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[29][0]~q ),
	.datac(\my_regfile|registers[25][0]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~2 .lut_mask = 16'hD8AA;
defparam \my_processor|data_operandB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~3 (
// Equation(s):
// \my_processor|data_operandB[0]~3_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[0]~2_combout  & 
// (\my_regfile|registers[21][0]~q )) # (!\my_processor|data_operandB[0]~2_combout  & ((\my_regfile|registers[17][0]~q )))))

	.dataa(\my_regfile|registers[21][0]~q ),
	.datab(\my_regfile|registers[17][0]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~3 .lut_mask = 16'hFA0C;
defparam \my_processor|data_operandB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[28][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~4 (
// Equation(s):
// \my_processor|data_operandB[0]~4_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_regfile|registers[28][0]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[24][0]~q )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][0]~q ),
	.datad(\my_regfile|registers[28][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~4 .lut_mask = 16'hEA62;
defparam \my_processor|data_operandB[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~5 (
// Equation(s):
// \my_processor|data_operandB[0]~5_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[0]~4_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[0]~4_combout  & 
// (\my_regfile|registers[20][0]~q )) # (!\my_processor|data_operandB[0]~4_combout  & ((\my_regfile|registers[16][0]~q )))))

	.dataa(\my_regfile|registers[20][0]~q ),
	.datab(\my_regfile|registers[16][0]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~5 .lut_mask = 16'hFA0C;
defparam \my_processor|data_operandB[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~6 (
// Equation(s):
// \my_processor|data_operandB[0]~6_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (\my_processor|ctrl_readRegB[0]~3_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[0]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[0]~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[0]~3_combout ),
	.datad(\my_processor|data_operandB[0]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~6 .lut_mask = 16'hD9C8;
defparam \my_processor|data_operandB[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~7 (
// Equation(s):
// \my_processor|data_operandB[0]~7_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][0]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][0]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~7 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~8 (
// Equation(s):
// \my_processor|data_operandB[0]~8_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[0]~7_combout  & ((\my_regfile|registers[31][0]~q ))) # (!\my_processor|data_operandB[0]~7_combout  & (\my_regfile|registers[23][0]~q 
// )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[0]~7_combout ))))

	.dataa(\my_regfile|registers[23][0]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[0]~7_combout ),
	.datad(\my_regfile|registers[31][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~8 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~9 (
// Equation(s):
// \my_processor|data_operandB[0]~9_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[0]~6_combout  & ((\my_processor|data_operandB[0]~8_combout ))) # (!\my_processor|data_operandB[0]~6_combout  & 
// (\my_processor|data_operandB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[0]~6_combout ))))

	.dataa(\my_processor|data_operandB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[0]~6_combout ),
	.datad(\my_processor|data_operandB[0]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~9 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~10 (
// Equation(s):
// \my_processor|data_operandB[0]~10_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][0]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~10 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~11 (
// Equation(s):
// \my_processor|data_operandB[0]~11_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[0]~10_combout  & ((\my_regfile|registers[7][0]~q ))) # (!\my_processor|data_operandB[0]~10_combout  & (\my_regfile|registers[5][0]~q 
// )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[0]~10_combout ))))

	.dataa(\my_regfile|registers[5][0]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[0]~10_combout ),
	.datad(\my_regfile|registers[7][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~11 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~12 (
// Equation(s):
// \my_processor|data_operandB[0]~12_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][0]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][0]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~12 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~13 (
// Equation(s):
// \my_processor|data_operandB[0]~13_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[0]~12_combout  & ((\my_regfile|registers[11][0]~q ))) # (!\my_processor|data_operandB[0]~12_combout  & (\my_regfile|registers[10][0]~q 
// )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[0]~12_combout ))))

	.dataa(\my_regfile|registers[10][0]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[0]~12_combout ),
	.datad(\my_regfile|registers[11][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~13 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~14 (
// Equation(s):
// \my_processor|data_operandB[0]~14_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & (\my_regfile|registers[3][0]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[1][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[3][0]~q ),
	.datac(\my_regfile|registers[1][0]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~14 .lut_mask = 16'h88A0;
defparam \my_processor|data_operandB[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~15 (
// Equation(s):
// \my_processor|data_operandB[0]~15_combout  = (\my_processor|data_operandB[0]~14_combout ) # ((\my_regfile|registers[2][0]~q  & (\my_processor|ctrl_readRegB[1]~2_combout  & !\my_processor|ctrl_readRegB[0]~3_combout )))

	.dataa(\my_processor|data_operandB[0]~14_combout ),
	.datab(\my_regfile|registers[2][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~15 .lut_mask = 16'hAAEA;
defparam \my_processor|data_operandB[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~16 (
// Equation(s):
// \my_processor|data_operandB[0]~16_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[0]~13_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[0]~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[0]~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[0]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~16 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~17 (
// Equation(s):
// \my_processor|data_operandB[0]~17_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][0]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~17 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~18 (
// Equation(s):
// \my_processor|data_operandB[0]~18_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[0]~17_combout  & ((\my_regfile|registers[15][0]~q ))) # (!\my_processor|data_operandB[0]~17_combout  & (\my_regfile|registers[13][0]~q 
// )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[0]~17_combout ))))

	.dataa(\my_regfile|registers[13][0]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[0]~17_combout ),
	.datad(\my_regfile|registers[15][0]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~18 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~19 (
// Equation(s):
// \my_processor|data_operandB[0]~19_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[0]~16_combout  & ((\my_processor|data_operandB[0]~18_combout ))) # (!\my_processor|data_operandB[0]~16_combout  & 
// (\my_processor|data_operandB[0]~11_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[0]~16_combout ))))

	.dataa(\my_processor|data_operandB[0]~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[0]~16_combout ),
	.datad(\my_processor|data_operandB[0]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~19 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~21 (
// Equation(s):
// \my_processor|data_operandB[0]~21_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[0]~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[0]~19_combout )))))

	.dataa(\my_processor|data_operandB[0]~9_combout ),
	.datab(\my_processor|data_operandB[0]~19_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~21 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D7FDDDD8D618EEC9C;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[0]~22 (
// Equation(s):
// \my_processor|data_operandB[0]~22_combout  = (\my_processor|data_operandB[0]~21_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [0] & \my_processor|data_operandB~20_combout ))

	.dataa(\my_processor|data_operandB[0]~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|data_operandB~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~22 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~0 (
// Equation(s):
// \my_processor|alu1|Add0~0_combout  = (\my_regfile|Mux31~26_combout  & (\my_processor|data_operandB[0]~22_combout  $ (VCC))) # (!\my_regfile|Mux31~26_combout  & (\my_processor|data_operandB[0]~22_combout  & VCC))
// \my_processor|alu1|Add0~1  = CARRY((\my_regfile|Mux31~26_combout  & \my_processor|data_operandB[0]~22_combout ))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_processor|data_operandB[0]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu1|Add0~0_combout ),
	.cout(\my_processor|alu1|Add0~1 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~2 (
// Equation(s):
// \my_processor|alu1|Add0~2_combout  = (\my_regfile|Mux30~26_combout  & ((\my_processor|data_operandB[1]~706_combout  & (\my_processor|alu1|Add0~1  & VCC)) # (!\my_processor|data_operandB[1]~706_combout  & (!\my_processor|alu1|Add0~1 )))) # 
// (!\my_regfile|Mux30~26_combout  & ((\my_processor|data_operandB[1]~706_combout  & (!\my_processor|alu1|Add0~1 )) # (!\my_processor|data_operandB[1]~706_combout  & ((\my_processor|alu1|Add0~1 ) # (GND)))))
// \my_processor|alu1|Add0~3  = CARRY((\my_regfile|Mux30~26_combout  & (!\my_processor|data_operandB[1]~706_combout  & !\my_processor|alu1|Add0~1 )) # (!\my_regfile|Mux30~26_combout  & ((!\my_processor|alu1|Add0~1 ) # 
// (!\my_processor|data_operandB[1]~706_combout ))))

	.dataa(\my_regfile|Mux30~26_combout ),
	.datab(\my_processor|data_operandB[1]~706_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~1 ),
	.combout(\my_processor|alu1|Add0~2_combout ),
	.cout(\my_processor|alu1|Add0~3 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~4 (
// Equation(s):
// \my_processor|alu1|Add0~4_combout  = ((\my_regfile|Mux29~20_combout  $ (\my_processor|data_operandB[2]~682_combout  $ (!\my_processor|alu1|Add0~3 )))) # (GND)
// \my_processor|alu1|Add0~5  = CARRY((\my_regfile|Mux29~20_combout  & ((\my_processor|data_operandB[2]~682_combout ) # (!\my_processor|alu1|Add0~3 ))) # (!\my_regfile|Mux29~20_combout  & (\my_processor|data_operandB[2]~682_combout  & 
// !\my_processor|alu1|Add0~3 )))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|data_operandB[2]~682_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~3 ),
	.combout(\my_processor|alu1|Add0~4_combout ),
	.cout(\my_processor|alu1|Add0~5 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~6 (
// Equation(s):
// \my_processor|alu1|Add0~6_combout  = (\my_regfile|Mux28~20_combout  & ((\my_processor|data_operandB[3]~660_combout  & (\my_processor|alu1|Add0~5  & VCC)) # (!\my_processor|data_operandB[3]~660_combout  & (!\my_processor|alu1|Add0~5 )))) # 
// (!\my_regfile|Mux28~20_combout  & ((\my_processor|data_operandB[3]~660_combout  & (!\my_processor|alu1|Add0~5 )) # (!\my_processor|data_operandB[3]~660_combout  & ((\my_processor|alu1|Add0~5 ) # (GND)))))
// \my_processor|alu1|Add0~7  = CARRY((\my_regfile|Mux28~20_combout  & (!\my_processor|data_operandB[3]~660_combout  & !\my_processor|alu1|Add0~5 )) # (!\my_regfile|Mux28~20_combout  & ((!\my_processor|alu1|Add0~5 ) # 
// (!\my_processor|data_operandB[3]~660_combout ))))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_processor|data_operandB[3]~660_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~5 ),
	.combout(\my_processor|alu1|Add0~6_combout ),
	.cout(\my_processor|alu1|Add0~7 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~8 (
// Equation(s):
// \my_processor|alu1|Add0~8_combout  = ((\my_regfile|Mux27~20_combout  $ (\my_processor|data_operandB[4]~638_combout  $ (!\my_processor|alu1|Add0~7 )))) # (GND)
// \my_processor|alu1|Add0~9  = CARRY((\my_regfile|Mux27~20_combout  & ((\my_processor|data_operandB[4]~638_combout ) # (!\my_processor|alu1|Add0~7 ))) # (!\my_regfile|Mux27~20_combout  & (\my_processor|data_operandB[4]~638_combout  & 
// !\my_processor|alu1|Add0~7 )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_processor|data_operandB[4]~638_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~7 ),
	.combout(\my_processor|alu1|Add0~8_combout ),
	.cout(\my_processor|alu1|Add0~9 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~10 (
// Equation(s):
// \my_processor|alu1|Add0~10_combout  = (\my_regfile|Mux26~20_combout  & ((\my_processor|data_operandB[5]~616_combout  & (\my_processor|alu1|Add0~9  & VCC)) # (!\my_processor|data_operandB[5]~616_combout  & (!\my_processor|alu1|Add0~9 )))) # 
// (!\my_regfile|Mux26~20_combout  & ((\my_processor|data_operandB[5]~616_combout  & (!\my_processor|alu1|Add0~9 )) # (!\my_processor|data_operandB[5]~616_combout  & ((\my_processor|alu1|Add0~9 ) # (GND)))))
// \my_processor|alu1|Add0~11  = CARRY((\my_regfile|Mux26~20_combout  & (!\my_processor|data_operandB[5]~616_combout  & !\my_processor|alu1|Add0~9 )) # (!\my_regfile|Mux26~20_combout  & ((!\my_processor|alu1|Add0~9 ) # 
// (!\my_processor|data_operandB[5]~616_combout ))))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_processor|data_operandB[5]~616_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~9 ),
	.combout(\my_processor|alu1|Add0~10_combout ),
	.cout(\my_processor|alu1|Add0~11 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~12 (
// Equation(s):
// \my_processor|alu1|Add0~12_combout  = ((\my_regfile|Mux25~20_combout  $ (\my_processor|data_operandB[6]~594_combout  $ (!\my_processor|alu1|Add0~11 )))) # (GND)
// \my_processor|alu1|Add0~13  = CARRY((\my_regfile|Mux25~20_combout  & ((\my_processor|data_operandB[6]~594_combout ) # (!\my_processor|alu1|Add0~11 ))) # (!\my_regfile|Mux25~20_combout  & (\my_processor|data_operandB[6]~594_combout  & 
// !\my_processor|alu1|Add0~11 )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_processor|data_operandB[6]~594_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~11 ),
	.combout(\my_processor|alu1|Add0~12_combout ),
	.cout(\my_processor|alu1|Add0~13 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~14 (
// Equation(s):
// \my_processor|alu1|Add0~14_combout  = (\my_regfile|Mux24~20_combout  & ((\my_processor|data_operandB[7]~572_combout  & (\my_processor|alu1|Add0~13  & VCC)) # (!\my_processor|data_operandB[7]~572_combout  & (!\my_processor|alu1|Add0~13 )))) # 
// (!\my_regfile|Mux24~20_combout  & ((\my_processor|data_operandB[7]~572_combout  & (!\my_processor|alu1|Add0~13 )) # (!\my_processor|data_operandB[7]~572_combout  & ((\my_processor|alu1|Add0~13 ) # (GND)))))
// \my_processor|alu1|Add0~15  = CARRY((\my_regfile|Mux24~20_combout  & (!\my_processor|data_operandB[7]~572_combout  & !\my_processor|alu1|Add0~13 )) # (!\my_regfile|Mux24~20_combout  & ((!\my_processor|alu1|Add0~13 ) # 
// (!\my_processor|data_operandB[7]~572_combout ))))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_processor|data_operandB[7]~572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~13 ),
	.combout(\my_processor|alu1|Add0~14_combout ),
	.cout(\my_processor|alu1|Add0~15 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~16 (
// Equation(s):
// \my_processor|alu1|Add0~16_combout  = ((\my_regfile|Mux23~20_combout  $ (\my_processor|data_operandB[8]~550_combout  $ (!\my_processor|alu1|Add0~15 )))) # (GND)
// \my_processor|alu1|Add0~17  = CARRY((\my_regfile|Mux23~20_combout  & ((\my_processor|data_operandB[8]~550_combout ) # (!\my_processor|alu1|Add0~15 ))) # (!\my_regfile|Mux23~20_combout  & (\my_processor|data_operandB[8]~550_combout  & 
// !\my_processor|alu1|Add0~15 )))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_processor|data_operandB[8]~550_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~15 ),
	.combout(\my_processor|alu1|Add0~16_combout ),
	.cout(\my_processor|alu1|Add0~17 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~4 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux16~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux18~20_combout )))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_regfile|Mux18~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~4 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~30 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~4_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~29_combout ),
	.datab(\my_processor|alu1|ShiftRight0~4_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~30 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~33 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~32_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~30_combout ),
	.datab(\my_processor|alu1|ShiftRight0~32_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~33 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~39 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux10~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|Mux8~20_combout ),
	.datad(\my_regfile|Mux10~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~39 .lut_mask = 16'hD9C8;
defparam \my_processor|alu1|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~40 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~39_combout  & (\my_regfile|Mux7~20_combout )) # (!\my_processor|alu1|ShiftRight0~39_combout  & 
// ((\my_regfile|Mux9~20_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_processor|alu1|ShiftRight0~39_combout ))))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_regfile|Mux9~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu1|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~40 .lut_mask = 16'hAFC0;
defparam \my_processor|alu1|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~41 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux11~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux13~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux11~20_combout ),
	.datac(\my_regfile|Mux13~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~41 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~42 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~42_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux12~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux14~20_combout )))))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_regfile|Mux14~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~42 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~43 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu1|ShiftRight0~41_combout ) # 
// (\my_processor|alu1|ShiftRight0~42_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~40_combout ),
	.datab(\my_processor|alu1|ShiftRight0~41_combout ),
	.datac(\my_processor|alu1|ShiftRight0~42_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~43 .lut_mask = 16'hAAFC;
defparam \my_processor|alu1|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector22~0 (
// Equation(s):
// \my_processor|alu1|Selector22~0_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~92_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~55_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~55_combout ),
	.datab(\my_processor|alu1|ShiftRight0~92_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector22~0 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector22~1 (
// Equation(s):
// \my_processor|alu1|Selector22~1_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|alu1|Selector22~0_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|alu1|Selector22~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~43_combout ))) # (!\my_processor|alu1|Selector22~0_combout  & (\my_processor|alu1|ShiftRight0~33_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~33_combout ),
	.datab(\my_processor|alu1|ShiftRight0~43_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|alu1|Selector22~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector22~1 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~0 (
// Equation(s):
// \my_processor|alu1|Add1~0_combout  = (\my_regfile|Mux31~26_combout  & ((GND) # (!\my_processor|data_operandB[0]~22_combout ))) # (!\my_regfile|Mux31~26_combout  & (\my_processor|data_operandB[0]~22_combout  $ (GND)))
// \my_processor|alu1|Add1~1  = CARRY((\my_regfile|Mux31~26_combout ) # (!\my_processor|data_operandB[0]~22_combout ))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_processor|data_operandB[0]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu1|Add1~0_combout ),
	.cout(\my_processor|alu1|Add1~1 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~0 .lut_mask = 16'h66BB;
defparam \my_processor|alu1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~2 (
// Equation(s):
// \my_processor|alu1|Add1~2_combout  = (\my_regfile|Mux30~26_combout  & ((\my_processor|data_operandB[1]~706_combout  & (!\my_processor|alu1|Add1~1 )) # (!\my_processor|data_operandB[1]~706_combout  & (\my_processor|alu1|Add1~1  & VCC)))) # 
// (!\my_regfile|Mux30~26_combout  & ((\my_processor|data_operandB[1]~706_combout  & ((\my_processor|alu1|Add1~1 ) # (GND))) # (!\my_processor|data_operandB[1]~706_combout  & (!\my_processor|alu1|Add1~1 ))))
// \my_processor|alu1|Add1~3  = CARRY((\my_regfile|Mux30~26_combout  & (\my_processor|data_operandB[1]~706_combout  & !\my_processor|alu1|Add1~1 )) # (!\my_regfile|Mux30~26_combout  & ((\my_processor|data_operandB[1]~706_combout ) # 
// (!\my_processor|alu1|Add1~1 ))))

	.dataa(\my_regfile|Mux30~26_combout ),
	.datab(\my_processor|data_operandB[1]~706_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~1 ),
	.combout(\my_processor|alu1|Add1~2_combout ),
	.cout(\my_processor|alu1|Add1~3 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~4 (
// Equation(s):
// \my_processor|alu1|Add1~4_combout  = ((\my_regfile|Mux29~20_combout  $ (\my_processor|data_operandB[2]~682_combout  $ (\my_processor|alu1|Add1~3 )))) # (GND)
// \my_processor|alu1|Add1~5  = CARRY((\my_regfile|Mux29~20_combout  & ((!\my_processor|alu1|Add1~3 ) # (!\my_processor|data_operandB[2]~682_combout ))) # (!\my_regfile|Mux29~20_combout  & (!\my_processor|data_operandB[2]~682_combout  & 
// !\my_processor|alu1|Add1~3 )))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|data_operandB[2]~682_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~3 ),
	.combout(\my_processor|alu1|Add1~4_combout ),
	.cout(\my_processor|alu1|Add1~5 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~4 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~6 (
// Equation(s):
// \my_processor|alu1|Add1~6_combout  = (\my_regfile|Mux28~20_combout  & ((\my_processor|data_operandB[3]~660_combout  & (!\my_processor|alu1|Add1~5 )) # (!\my_processor|data_operandB[3]~660_combout  & (\my_processor|alu1|Add1~5  & VCC)))) # 
// (!\my_regfile|Mux28~20_combout  & ((\my_processor|data_operandB[3]~660_combout  & ((\my_processor|alu1|Add1~5 ) # (GND))) # (!\my_processor|data_operandB[3]~660_combout  & (!\my_processor|alu1|Add1~5 ))))
// \my_processor|alu1|Add1~7  = CARRY((\my_regfile|Mux28~20_combout  & (\my_processor|data_operandB[3]~660_combout  & !\my_processor|alu1|Add1~5 )) # (!\my_regfile|Mux28~20_combout  & ((\my_processor|data_operandB[3]~660_combout ) # 
// (!\my_processor|alu1|Add1~5 ))))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_processor|data_operandB[3]~660_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~5 ),
	.combout(\my_processor|alu1|Add1~6_combout ),
	.cout(\my_processor|alu1|Add1~7 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~6 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~8 (
// Equation(s):
// \my_processor|alu1|Add1~8_combout  = ((\my_regfile|Mux27~20_combout  $ (\my_processor|data_operandB[4]~638_combout  $ (\my_processor|alu1|Add1~7 )))) # (GND)
// \my_processor|alu1|Add1~9  = CARRY((\my_regfile|Mux27~20_combout  & ((!\my_processor|alu1|Add1~7 ) # (!\my_processor|data_operandB[4]~638_combout ))) # (!\my_regfile|Mux27~20_combout  & (!\my_processor|data_operandB[4]~638_combout  & 
// !\my_processor|alu1|Add1~7 )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_processor|data_operandB[4]~638_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~7 ),
	.combout(\my_processor|alu1|Add1~8_combout ),
	.cout(\my_processor|alu1|Add1~9 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~8 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~10 (
// Equation(s):
// \my_processor|alu1|Add1~10_combout  = (\my_regfile|Mux26~20_combout  & ((\my_processor|data_operandB[5]~616_combout  & (!\my_processor|alu1|Add1~9 )) # (!\my_processor|data_operandB[5]~616_combout  & (\my_processor|alu1|Add1~9  & VCC)))) # 
// (!\my_regfile|Mux26~20_combout  & ((\my_processor|data_operandB[5]~616_combout  & ((\my_processor|alu1|Add1~9 ) # (GND))) # (!\my_processor|data_operandB[5]~616_combout  & (!\my_processor|alu1|Add1~9 ))))
// \my_processor|alu1|Add1~11  = CARRY((\my_regfile|Mux26~20_combout  & (\my_processor|data_operandB[5]~616_combout  & !\my_processor|alu1|Add1~9 )) # (!\my_regfile|Mux26~20_combout  & ((\my_processor|data_operandB[5]~616_combout ) # 
// (!\my_processor|alu1|Add1~9 ))))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_processor|data_operandB[5]~616_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~9 ),
	.combout(\my_processor|alu1|Add1~10_combout ),
	.cout(\my_processor|alu1|Add1~11 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~10 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~12 (
// Equation(s):
// \my_processor|alu1|Add1~12_combout  = ((\my_regfile|Mux25~20_combout  $ (\my_processor|data_operandB[6]~594_combout  $ (\my_processor|alu1|Add1~11 )))) # (GND)
// \my_processor|alu1|Add1~13  = CARRY((\my_regfile|Mux25~20_combout  & ((!\my_processor|alu1|Add1~11 ) # (!\my_processor|data_operandB[6]~594_combout ))) # (!\my_regfile|Mux25~20_combout  & (!\my_processor|data_operandB[6]~594_combout  & 
// !\my_processor|alu1|Add1~11 )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_processor|data_operandB[6]~594_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~11 ),
	.combout(\my_processor|alu1|Add1~12_combout ),
	.cout(\my_processor|alu1|Add1~13 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~12 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~14 (
// Equation(s):
// \my_processor|alu1|Add1~14_combout  = (\my_regfile|Mux24~20_combout  & ((\my_processor|data_operandB[7]~572_combout  & (!\my_processor|alu1|Add1~13 )) # (!\my_processor|data_operandB[7]~572_combout  & (\my_processor|alu1|Add1~13  & VCC)))) # 
// (!\my_regfile|Mux24~20_combout  & ((\my_processor|data_operandB[7]~572_combout  & ((\my_processor|alu1|Add1~13 ) # (GND))) # (!\my_processor|data_operandB[7]~572_combout  & (!\my_processor|alu1|Add1~13 ))))
// \my_processor|alu1|Add1~15  = CARRY((\my_regfile|Mux24~20_combout  & (\my_processor|data_operandB[7]~572_combout  & !\my_processor|alu1|Add1~13 )) # (!\my_regfile|Mux24~20_combout  & ((\my_processor|data_operandB[7]~572_combout ) # 
// (!\my_processor|alu1|Add1~13 ))))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_processor|data_operandB[7]~572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~13 ),
	.combout(\my_processor|alu1|Add1~14_combout ),
	.cout(\my_processor|alu1|Add1~15 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~14 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~16 (
// Equation(s):
// \my_processor|alu1|Add1~16_combout  = ((\my_regfile|Mux23~20_combout  $ (\my_processor|data_operandB[8]~550_combout  $ (\my_processor|alu1|Add1~15 )))) # (GND)
// \my_processor|alu1|Add1~17  = CARRY((\my_regfile|Mux23~20_combout  & ((!\my_processor|alu1|Add1~15 ) # (!\my_processor|data_operandB[8]~550_combout ))) # (!\my_regfile|Mux23~20_combout  & (!\my_processor|data_operandB[8]~550_combout  & 
// !\my_processor|alu1|Add1~15 )))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_processor|data_operandB[8]~550_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~15 ),
	.combout(\my_processor|alu1|Add1~16_combout ),
	.cout(\my_processor|alu1|Add1~17 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~16 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~18 (
// Equation(s):
// \my_processor|alu1|Add1~18_combout  = (\my_regfile|Mux22~20_combout  & ((\my_processor|data_operandB[9]~528_combout  & (!\my_processor|alu1|Add1~17 )) # (!\my_processor|data_operandB[9]~528_combout  & (\my_processor|alu1|Add1~17  & VCC)))) # 
// (!\my_regfile|Mux22~20_combout  & ((\my_processor|data_operandB[9]~528_combout  & ((\my_processor|alu1|Add1~17 ) # (GND))) # (!\my_processor|data_operandB[9]~528_combout  & (!\my_processor|alu1|Add1~17 ))))
// \my_processor|alu1|Add1~19  = CARRY((\my_regfile|Mux22~20_combout  & (\my_processor|data_operandB[9]~528_combout  & !\my_processor|alu1|Add1~17 )) # (!\my_regfile|Mux22~20_combout  & ((\my_processor|data_operandB[9]~528_combout ) # 
// (!\my_processor|alu1|Add1~17 ))))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_processor|data_operandB[9]~528_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~17 ),
	.combout(\my_processor|alu1|Add1~18_combout ),
	.cout(\my_processor|alu1|Add1~19 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~18 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector22~2 (
// Equation(s):
// \my_processor|alu1|Selector22~2_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|alu1|Selector22~1_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~18_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|alu1|Selector22~1_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector22~2 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector22~3 (
// Equation(s):
// \my_processor|alu1|Selector22~3_combout  = (\my_regfile|Mux22~20_combout  & ((\my_processor|alu1|Selector22~2_combout ) # ((\my_processor|data_operandB[9]~528_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux22~20_combout  & 
// (\my_processor|alu1|Selector22~2_combout  & ((\my_processor|data_operandB[9]~528_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_processor|data_operandB[9]~528_combout ),
	.datac(\my_processor|alu1|Selector22~2_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector22~3 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector22~4 (
// Equation(s):
// \my_processor|alu1|Selector22~4_combout  = (\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~18_combout )) # (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector22~3_combout )))

	.dataa(\my_processor|alu1|Add0~18_combout ),
	.datab(\my_processor|alu1|Selector22~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector22~4 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[9]~33 (
// Equation(s):
// \my_processor|address_dmem[9]~33_combout  = (\my_processor|alu1|Selector22~4_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector22~4_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[9]~33 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[8]~8_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~46 (
// Equation(s):
// \my_processor|data_writeReg[8]~46_combout  = (\my_processor|data_writeReg[7]~210_combout  & (((!\my_processor|data_writeReg[7]~211_combout )))) # (!\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[7]~211_combout  & 
// ((\my_processor|alu1|Selector23~4_combout ))) # (!\my_processor|data_writeReg[7]~211_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|Selector23~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~46 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~47 (
// Equation(s):
// \my_processor|data_writeReg[8]~47_combout  = (\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[8]~46_combout  & ((\my_processor|Add2~16_combout ))) # (!\my_processor|data_writeReg[8]~46_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [8])))) # (!\my_processor|data_writeReg[7]~210_combout  & (((\my_processor|data_writeReg[8]~46_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|data_writeReg[7]~210_combout ),
	.datac(\my_processor|data_writeReg[8]~46_combout ),
	.datad(\my_processor|Add2~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~47 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~48 (
// Equation(s):
// \my_processor|data_writeReg[8]~48_combout  = (\my_processor|data_writeReg[2]~29_combout  & \my_processor|data_writeReg[8]~47_combout )

	.dataa(\my_processor|data_writeReg[2]~29_combout ),
	.datab(\my_processor|data_writeReg[8]~47_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~48 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][8] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~0 (
// Equation(s):
// \my_regfile|Mux23~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][8]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][8]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~1 (
// Equation(s):
// \my_regfile|Mux23~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux23~0_combout  & ((\my_regfile|registers[29][8]~q ))) # (!\my_regfile|Mux23~0_combout  & (\my_regfile|registers[21][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux23~0_combout ))))

	.dataa(\my_regfile|registers[21][8]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux23~0_combout ),
	.datad(\my_regfile|registers[29][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~2 (
// Equation(s):
// \my_regfile|Mux23~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][8]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][8]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~3 (
// Equation(s):
// \my_regfile|Mux23~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux23~2_combout  & ((\my_regfile|registers[30][8]~q ))) # (!\my_regfile|Mux23~2_combout  & (\my_regfile|registers[26][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux23~2_combout ))))

	.dataa(\my_regfile|registers[26][8]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux23~2_combout ),
	.datad(\my_regfile|registers[30][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~4 (
// Equation(s):
// \my_regfile|Mux23~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][8]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][8]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~5 (
// Equation(s):
// \my_regfile|Mux23~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux23~4_combout  & ((\my_regfile|registers[28][8]~q ))) # (!\my_regfile|Mux23~4_combout  & (\my_regfile|registers[24][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux23~4_combout ))))

	.dataa(\my_regfile|registers[24][8]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux23~4_combout ),
	.datad(\my_regfile|registers[28][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~6 (
// Equation(s):
// \my_regfile|Mux23~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux23~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux23~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux23~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux23~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~7 (
// Equation(s):
// \my_regfile|Mux23~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][8]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][8]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][8]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~8 (
// Equation(s):
// \my_regfile|Mux23~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux23~7_combout  & ((\my_regfile|registers[31][8]~q ))) # (!\my_regfile|Mux23~7_combout  & (\my_regfile|registers[23][8]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux23~7_combout ))))

	.dataa(\my_regfile|registers[23][8]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux23~7_combout ),
	.datad(\my_regfile|registers[31][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~9 (
// Equation(s):
// \my_regfile|Mux23~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux23~6_combout  & ((\my_regfile|Mux23~8_combout ))) # (!\my_regfile|Mux23~6_combout  & (\my_regfile|Mux23~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux23~6_combout ))))

	.dataa(\my_regfile|Mux23~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux23~6_combout ),
	.datad(\my_regfile|Mux23~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~20 (
// Equation(s):
// \my_regfile|Mux23~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux23~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux23~19_combout )))

	.dataa(\my_regfile|Mux23~9_combout ),
	.datab(\my_regfile|Mux23~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~6 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~5_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~4_combout ),
	.datab(\my_processor|alu1|ShiftRight0~5_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~6 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~7 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux20~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux22~20_combout )))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_regfile|Mux22~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~7 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~8 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux21~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux23~20_combout )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_regfile|Mux23~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~8 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~9 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~8_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~7_combout ),
	.datab(\my_processor|alu1|ShiftRight0~8_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~9 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~10 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~9_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~6_combout ),
	.datab(\my_processor|alu1|ShiftRight0~9_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~10 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~17 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux10~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(\my_regfile|Mux10~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~17 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~19 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~19_combout  = (\my_processor|alu1|ShiftRight0~17_combout ) # ((\my_processor|alu1|ShiftRight0~18_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|alu1|ShiftRight0~17_combout ),
	.datab(\my_processor|alu1|ShiftRight0~18_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~19 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~23 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~22_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~19_combout ),
	.datab(\my_processor|alu1|ShiftRight0~22_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~23 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~50 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~49_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~38_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~49_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~50 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~51 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux31~26_combout  & (\my_processor|alu1|ShiftLeft0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|alu1|ShiftLeft0~50_combout ))))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~4_combout ),
	.datac(\my_processor|alu1|ShiftLeft0~50_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~51 .lut_mask = 16'h88F0;
defparam \my_processor|alu1|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~11 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux4~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux6~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux4~20_combout ),
	.datac(\my_regfile|Mux6~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~11 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~13 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~13_combout  = (\my_processor|alu1|ShiftRight0~11_combout ) # ((\my_processor|alu1|ShiftRight0~12_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|alu1|ShiftRight0~11_combout ),
	.datab(\my_processor|alu1|ShiftRight0~12_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~13 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~16 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu1|ShiftRight0~14_combout ) # (\my_processor|alu1|ShiftRight0~15_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] 
// & (\my_processor|alu1|ShiftRight0~13_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~13_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu1|ShiftRight0~14_combout ),
	.datad(\my_processor|alu1|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~16 .lut_mask = 16'hEEE2;
defparam \my_processor|alu1|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~91 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~16_combout )))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~16_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~91 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector23~0 (
// Equation(s):
// \my_processor|alu1|Selector23~0_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~91_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~51_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~51_combout ),
	.datab(\my_processor|alu1|ShiftRight0~91_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector23~0 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector23~1 (
// Equation(s):
// \my_processor|alu1|Selector23~1_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|alu1|Selector23~0_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|alu1|Selector23~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~23_combout ))) # (!\my_processor|alu1|Selector23~0_combout  & (\my_processor|alu1|ShiftRight0~10_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~10_combout ),
	.datab(\my_processor|alu1|ShiftRight0~23_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|alu1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector23~1 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector23~2 (
// Equation(s):
// \my_processor|alu1|Selector23~2_combout  = (\my_regfile|Mux23~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[8]~550_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux23~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[8]~550_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_processor|data_operandB[8]~550_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector23~2 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector23~3 (
// Equation(s):
// \my_processor|alu1|Selector23~3_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector23~2_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector23~2_combout  & 
// ((\my_processor|alu1|Selector23~1_combout ))) # (!\my_processor|alu1|Selector23~2_combout  & (\my_processor|alu1|Add1~16_combout ))))

	.dataa(\my_processor|alu1|Add1~16_combout ),
	.datab(\my_processor|alu1|Selector23~1_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|alu1|Selector23~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector23~3 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector23~4 (
// Equation(s):
// \my_processor|alu1|Selector23~4_combout  = (\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~16_combout )) # (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector23~3_combout )))

	.dataa(\my_processor|alu1|Add0~16_combout ),
	.datab(\my_processor|alu1|Selector30~9_combout ),
	.datac(\my_processor|alu1|Selector23~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector23~4 .lut_mask = 16'hB8B8;
defparam \my_processor|alu1|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[8]~32 (
// Equation(s):
// \my_processor|address_dmem[8]~32_combout  = (\my_processor|alu1|Selector23~4_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector23~4_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[8]~32 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~9_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~49 (
// Equation(s):
// \my_processor|data_writeReg[9]~49_combout  = (\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[7]~210_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|data_writeReg[7]~210_combout  & 
// ((\my_processor|alu1|Selector22~4_combout ))))) # (!\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[7]~210_combout ))))

	.dataa(\my_processor|data_writeReg[7]~211_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|data_writeReg[7]~210_combout ),
	.datad(\my_processor|alu1|Selector22~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~49 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~50 (
// Equation(s):
// \my_processor|data_writeReg[9]~50_combout  = (\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[9]~49_combout )))) # (!\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[9]~49_combout  & 
// ((\my_processor|Add2~18_combout ))) # (!\my_processor|data_writeReg[9]~49_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|data_writeReg[7]~211_combout ),
	.datac(\my_processor|data_writeReg[9]~49_combout ),
	.datad(\my_processor|Add2~18_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~50 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~51 (
// Equation(s):
// \my_processor|data_writeReg[9]~51_combout  = (\my_processor|data_writeReg[2]~29_combout  & \my_processor|data_writeReg[9]~50_combout )

	.dataa(\my_processor|data_writeReg[2]~29_combout ),
	.datab(\my_processor|data_writeReg[9]~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~51 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][9] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~0 (
// Equation(s):
// \my_regfile|Mux22~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][9]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][9]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~1 (
// Equation(s):
// \my_regfile|Mux22~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux22~0_combout  & ((\my_regfile|registers[30][9]~q ))) # (!\my_regfile|Mux22~0_combout  & (\my_regfile|registers[22][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux22~0_combout ))))

	.dataa(\my_regfile|registers[22][9]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux22~0_combout ),
	.datad(\my_regfile|registers[30][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~2 (
// Equation(s):
// \my_regfile|Mux22~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][9]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][9]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~3 (
// Equation(s):
// \my_regfile|Mux22~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux22~2_combout  & ((\my_regfile|registers[29][9]~q ))) # (!\my_regfile|Mux22~2_combout  & (\my_regfile|registers[25][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux22~2_combout ))))

	.dataa(\my_regfile|registers[25][9]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux22~2_combout ),
	.datad(\my_regfile|registers[29][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~4 (
// Equation(s):
// \my_regfile|Mux22~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][9]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][9]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~5 (
// Equation(s):
// \my_regfile|Mux22~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux22~4_combout  & ((\my_regfile|registers[28][9]~q ))) # (!\my_regfile|Mux22~4_combout  & (\my_regfile|registers[20][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux22~4_combout ))))

	.dataa(\my_regfile|registers[20][9]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux22~4_combout ),
	.datad(\my_regfile|registers[28][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~6 (
// Equation(s):
// \my_regfile|Mux22~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux22~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux22~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux22~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux22~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~7 (
// Equation(s):
// \my_regfile|Mux22~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][9]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][9]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][9]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~8 (
// Equation(s):
// \my_regfile|Mux22~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux22~7_combout  & ((\my_regfile|registers[31][9]~q ))) # (!\my_regfile|Mux22~7_combout  & (\my_regfile|registers[27][9]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux22~7_combout ))))

	.dataa(\my_regfile|registers[27][9]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux22~7_combout ),
	.datad(\my_regfile|registers[31][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~9 (
// Equation(s):
// \my_regfile|Mux22~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux22~6_combout  & ((\my_regfile|Mux22~8_combout ))) # (!\my_regfile|Mux22~6_combout  & (\my_regfile|Mux22~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux22~6_combout ))))

	.dataa(\my_regfile|Mux22~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux22~6_combout ),
	.datad(\my_regfile|Mux22~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~20 (
// Equation(s):
// \my_regfile|Mux22~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux22~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux22~19_combout )))

	.dataa(\my_regfile|Mux22~9_combout ),
	.datab(\my_regfile|Mux22~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~22 (
// Equation(s):
// \my_processor|alu1|Add1~22_combout  = (\my_regfile|Mux20~20_combout  & ((\my_processor|data_operandB[11]~484_combout  & (!\my_processor|alu1|Add1~21 )) # (!\my_processor|data_operandB[11]~484_combout  & (\my_processor|alu1|Add1~21  & VCC)))) # 
// (!\my_regfile|Mux20~20_combout  & ((\my_processor|data_operandB[11]~484_combout  & ((\my_processor|alu1|Add1~21 ) # (GND))) # (!\my_processor|data_operandB[11]~484_combout  & (!\my_processor|alu1|Add1~21 ))))
// \my_processor|alu1|Add1~23  = CARRY((\my_regfile|Mux20~20_combout  & (\my_processor|data_operandB[11]~484_combout  & !\my_processor|alu1|Add1~21 )) # (!\my_regfile|Mux20~20_combout  & ((\my_processor|data_operandB[11]~484_combout ) # 
// (!\my_processor|alu1|Add1~21 ))))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_processor|data_operandB[11]~484_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~21 ),
	.combout(\my_processor|alu1|Add1~22_combout ),
	.cout(\my_processor|alu1|Add1~23 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~22 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~24 (
// Equation(s):
// \my_processor|alu1|Add1~24_combout  = ((\my_regfile|Mux19~20_combout  $ (\my_processor|data_operandB[12]~462_combout  $ (\my_processor|alu1|Add1~23 )))) # (GND)
// \my_processor|alu1|Add1~25  = CARRY((\my_regfile|Mux19~20_combout  & ((!\my_processor|alu1|Add1~23 ) # (!\my_processor|data_operandB[12]~462_combout ))) # (!\my_regfile|Mux19~20_combout  & (!\my_processor|data_operandB[12]~462_combout  & 
// !\my_processor|alu1|Add1~23 )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_processor|data_operandB[12]~462_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~23 ),
	.combout(\my_processor|alu1|Add1~24_combout ),
	.cout(\my_processor|alu1|Add1~25 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~24 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~26 (
// Equation(s):
// \my_processor|alu1|Add1~26_combout  = (\my_regfile|Mux18~20_combout  & ((\my_processor|data_operandB[13]~440_combout  & (!\my_processor|alu1|Add1~25 )) # (!\my_processor|data_operandB[13]~440_combout  & (\my_processor|alu1|Add1~25  & VCC)))) # 
// (!\my_regfile|Mux18~20_combout  & ((\my_processor|data_operandB[13]~440_combout  & ((\my_processor|alu1|Add1~25 ) # (GND))) # (!\my_processor|data_operandB[13]~440_combout  & (!\my_processor|alu1|Add1~25 ))))
// \my_processor|alu1|Add1~27  = CARRY((\my_regfile|Mux18~20_combout  & (\my_processor|data_operandB[13]~440_combout  & !\my_processor|alu1|Add1~25 )) # (!\my_regfile|Mux18~20_combout  & ((\my_processor|data_operandB[13]~440_combout ) # 
// (!\my_processor|alu1|Add1~25 ))))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_processor|data_operandB[13]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~25 ),
	.combout(\my_processor|alu1|Add1~26_combout ),
	.cout(\my_processor|alu1|Add1~27 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~28 (
// Equation(s):
// \my_processor|alu1|Add1~28_combout  = ((\my_regfile|Mux17~20_combout  $ (\my_processor|data_operandB[14]~418_combout  $ (\my_processor|alu1|Add1~27 )))) # (GND)
// \my_processor|alu1|Add1~29  = CARRY((\my_regfile|Mux17~20_combout  & ((!\my_processor|alu1|Add1~27 ) # (!\my_processor|data_operandB[14]~418_combout ))) # (!\my_regfile|Mux17~20_combout  & (!\my_processor|data_operandB[14]~418_combout  & 
// !\my_processor|alu1|Add1~27 )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_processor|data_operandB[14]~418_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~27 ),
	.combout(\my_processor|alu1|Add1~28_combout ),
	.cout(\my_processor|alu1|Add1~29 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~28 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~30 (
// Equation(s):
// \my_processor|alu1|Add1~30_combout  = (\my_regfile|Mux16~20_combout  & ((\my_processor|data_operandB[15]~396_combout  & (!\my_processor|alu1|Add1~29 )) # (!\my_processor|data_operandB[15]~396_combout  & (\my_processor|alu1|Add1~29  & VCC)))) # 
// (!\my_regfile|Mux16~20_combout  & ((\my_processor|data_operandB[15]~396_combout  & ((\my_processor|alu1|Add1~29 ) # (GND))) # (!\my_processor|data_operandB[15]~396_combout  & (!\my_processor|alu1|Add1~29 ))))
// \my_processor|alu1|Add1~31  = CARRY((\my_regfile|Mux16~20_combout  & (\my_processor|data_operandB[15]~396_combout  & !\my_processor|alu1|Add1~29 )) # (!\my_regfile|Mux16~20_combout  & ((\my_processor|data_operandB[15]~396_combout ) # 
// (!\my_processor|alu1|Add1~29 ))))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_processor|data_operandB[15]~396_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~29 ),
	.combout(\my_processor|alu1|Add1~30_combout ),
	.cout(\my_processor|alu1|Add1~31 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~32 (
// Equation(s):
// \my_processor|alu1|Add1~32_combout  = ((\my_regfile|Mux15~20_combout  $ (\my_processor|data_operandB[16]~374_combout  $ (\my_processor|alu1|Add1~31 )))) # (GND)
// \my_processor|alu1|Add1~33  = CARRY((\my_regfile|Mux15~20_combout  & ((!\my_processor|alu1|Add1~31 ) # (!\my_processor|data_operandB[16]~374_combout ))) # (!\my_regfile|Mux15~20_combout  & (!\my_processor|data_operandB[16]~374_combout  & 
// !\my_processor|alu1|Add1~31 )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_processor|data_operandB[16]~374_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~31 ),
	.combout(\my_processor|alu1|Add1~32_combout ),
	.cout(\my_processor|alu1|Add1~33 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~32 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~34 (
// Equation(s):
// \my_processor|alu1|Add1~34_combout  = (\my_regfile|Mux14~20_combout  & ((\my_processor|data_operandB[17]~352_combout  & (!\my_processor|alu1|Add1~33 )) # (!\my_processor|data_operandB[17]~352_combout  & (\my_processor|alu1|Add1~33  & VCC)))) # 
// (!\my_regfile|Mux14~20_combout  & ((\my_processor|data_operandB[17]~352_combout  & ((\my_processor|alu1|Add1~33 ) # (GND))) # (!\my_processor|data_operandB[17]~352_combout  & (!\my_processor|alu1|Add1~33 ))))
// \my_processor|alu1|Add1~35  = CARRY((\my_regfile|Mux14~20_combout  & (\my_processor|data_operandB[17]~352_combout  & !\my_processor|alu1|Add1~33 )) # (!\my_regfile|Mux14~20_combout  & ((\my_processor|data_operandB[17]~352_combout ) # 
// (!\my_processor|alu1|Add1~33 ))))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_processor|data_operandB[17]~352_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~33 ),
	.combout(\my_processor|alu1|Add1~34_combout ),
	.cout(\my_processor|alu1|Add1~35 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~36 (
// Equation(s):
// \my_processor|alu1|Add1~36_combout  = ((\my_regfile|Mux13~20_combout  $ (\my_processor|data_operandB[18]~330_combout  $ (\my_processor|alu1|Add1~35 )))) # (GND)
// \my_processor|alu1|Add1~37  = CARRY((\my_regfile|Mux13~20_combout  & ((!\my_processor|alu1|Add1~35 ) # (!\my_processor|data_operandB[18]~330_combout ))) # (!\my_regfile|Mux13~20_combout  & (!\my_processor|data_operandB[18]~330_combout  & 
// !\my_processor|alu1|Add1~35 )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_processor|data_operandB[18]~330_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~35 ),
	.combout(\my_processor|alu1|Add1~36_combout ),
	.cout(\my_processor|alu1|Add1~37 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~36 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~38 (
// Equation(s):
// \my_processor|alu1|Add1~38_combout  = (\my_regfile|Mux12~20_combout  & ((\my_processor|data_operandB[19]~308_combout  & (!\my_processor|alu1|Add1~37 )) # (!\my_processor|data_operandB[19]~308_combout  & (\my_processor|alu1|Add1~37  & VCC)))) # 
// (!\my_regfile|Mux12~20_combout  & ((\my_processor|data_operandB[19]~308_combout  & ((\my_processor|alu1|Add1~37 ) # (GND))) # (!\my_processor|data_operandB[19]~308_combout  & (!\my_processor|alu1|Add1~37 ))))
// \my_processor|alu1|Add1~39  = CARRY((\my_regfile|Mux12~20_combout  & (\my_processor|data_operandB[19]~308_combout  & !\my_processor|alu1|Add1~37 )) # (!\my_regfile|Mux12~20_combout  & ((\my_processor|data_operandB[19]~308_combout ) # 
// (!\my_processor|alu1|Add1~37 ))))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_processor|data_operandB[19]~308_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~37 ),
	.combout(\my_processor|alu1|Add1~38_combout ),
	.cout(\my_processor|alu1|Add1~39 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~38 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~40 (
// Equation(s):
// \my_processor|alu1|Add1~40_combout  = ((\my_regfile|Mux11~20_combout  $ (\my_processor|data_operandB[20]~286_combout  $ (\my_processor|alu1|Add1~39 )))) # (GND)
// \my_processor|alu1|Add1~41  = CARRY((\my_regfile|Mux11~20_combout  & ((!\my_processor|alu1|Add1~39 ) # (!\my_processor|data_operandB[20]~286_combout ))) # (!\my_regfile|Mux11~20_combout  & (!\my_processor|data_operandB[20]~286_combout  & 
// !\my_processor|alu1|Add1~39 )))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_processor|data_operandB[20]~286_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~39 ),
	.combout(\my_processor|alu1|Add1~40_combout ),
	.cout(\my_processor|alu1|Add1~41 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~40 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~67 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~66_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~53_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~66_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~67 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~43 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu1|ShiftLeft0~18_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~42_combout ))

	.dataa(\my_processor|alu1|ShiftLeft0~42_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~18_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~43 .lut_mask = 16'h0ACA;
defparam \my_processor|alu1|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~44 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~44_combout  = (\my_processor|alu1|ShiftLeft0~43_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_processor|alu1|ShiftLeft0~43_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~44 .lut_mask = 16'h00AA;
defparam \my_processor|alu1|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~87 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~77_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~86_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~77_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~86_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~87 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~133 (
// Equation(s):
// \my_processor|data_writeReg[21]~133_combout  = (\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[21]~91_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[21]~91_combout  & 
// (\my_processor|alu1|ShiftLeft0~44_combout )) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|alu1|ShiftLeft0~87_combout )))))

	.dataa(\my_processor|data_writeReg[21]~92_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~44_combout ),
	.datac(\my_processor|data_writeReg[21]~91_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~133 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[21]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~81 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|Selector30~1_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|alu1|Selector30~1_combout  & 
// ((\my_processor|alu1|ShiftRight0~34_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|alu1|ShiftRight0~34_combout ),
	.datad(\my_processor|alu1|Selector30~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~81 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~82 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu1|ShiftRight0~36_combout ) # (\my_processor|alu1|ShiftRight0~37_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] 
// & (\my_processor|alu1|ShiftRight0~40_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu1|ShiftRight0~36_combout ),
	.datad(\my_processor|alu1|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~82 .lut_mask = 16'hEEE2;
defparam \my_processor|alu1|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~83 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~83_combout  = (\my_processor|alu1|ShiftRight0~81_combout ) # ((\my_processor|alu1|ShiftRight0~82_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|alu1|ShiftRight0~81_combout ),
	.datab(\my_processor|alu1|ShiftRight0~82_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~83 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~134 (
// Equation(s):
// \my_processor|data_writeReg[21]~134_combout  = (\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[21]~133_combout  & ((\my_processor|alu1|ShiftRight0~83_combout ))) # (!\my_processor|data_writeReg[21]~133_combout  & 
// (\my_processor|alu1|ShiftLeft0~67_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[21]~133_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~67_combout ),
	.datab(\my_processor|data_writeReg[21]~92_combout ),
	.datac(\my_processor|data_writeReg[21]~133_combout ),
	.datad(\my_processor|alu1|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~134 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[21]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~135 (
// Equation(s):
// \my_processor|data_writeReg[21]~135_combout  = (\my_regfile|Mux10~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[21]~264_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux10~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[21]~264_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_processor|data_operandB[21]~264_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~135 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[21]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~136 (
// Equation(s):
// \my_processor|data_writeReg[21]~136_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|data_writeReg[21]~135_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|data_writeReg[21]~135_combout  & 
// ((\my_processor|data_writeReg[21]~134_combout ))) # (!\my_processor|data_writeReg[21]~135_combout  & (\my_processor|alu1|Add1~42_combout ))))

	.dataa(\my_processor|alu1|Add1~42_combout ),
	.datab(\my_processor|data_writeReg[21]~134_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|data_writeReg[21]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~136 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[21]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~137 (
// Equation(s):
// \my_processor|data_writeReg[21]~137_combout  = (\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[21]~88_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[21]~88_combout  & 
// (\my_processor|alu1|Add0~42_combout )) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[21]~136_combout )))))

	.dataa(\my_processor|data_writeReg[21]~90_combout ),
	.datab(\my_processor|alu1|Add0~42_combout ),
	.datac(\my_processor|data_writeReg[21]~88_combout ),
	.datad(\my_processor|data_writeReg[21]~136_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~137 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[21]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~10 (
// Equation(s):
// \my_regfile|Mux10~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][21]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][21]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~11 (
// Equation(s):
// \my_regfile|Mux10~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux10~10_combout  & ((\my_regfile|registers[11][21]~q ))) # (!\my_regfile|Mux10~10_combout  & (\my_regfile|registers[9][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux10~10_combout ))))

	.dataa(\my_regfile|registers[9][21]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux10~10_combout ),
	.datad(\my_regfile|registers[11][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~12 (
// Equation(s):
// \my_regfile|Mux10~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][21]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][21]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~13 (
// Equation(s):
// \my_regfile|Mux10~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux10~12_combout  & ((\my_regfile|registers[7][21]~q ))) # (!\my_regfile|Mux10~12_combout  & (\my_regfile|registers[6][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux10~12_combout ))))

	.dataa(\my_regfile|registers[6][21]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux10~12_combout ),
	.datad(\my_regfile|registers[7][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~14 (
// Equation(s):
// \my_regfile|Mux10~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][21]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][21]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~15 (
// Equation(s):
// \my_regfile|Mux10~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux10~14_combout  & ((\my_regfile|registers[3][21]~q ))) # (!\my_regfile|Mux10~14_combout  & (\my_regfile|registers[1][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux10~14_combout ))))

	.dataa(\my_regfile|registers[1][21]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux10~14_combout ),
	.datad(\my_regfile|registers[3][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~16 (
// Equation(s):
// \my_regfile|Mux10~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux10~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux10~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux10~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux10~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~17 (
// Equation(s):
// \my_regfile|Mux10~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][21]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][21]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~18 (
// Equation(s):
// \my_regfile|Mux10~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux10~17_combout  & ((\my_regfile|registers[15][21]~q ))) # (!\my_regfile|Mux10~17_combout  & (\my_regfile|registers[14][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux10~17_combout ))))

	.dataa(\my_regfile|registers[14][21]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux10~17_combout ),
	.datad(\my_regfile|registers[15][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~19 (
// Equation(s):
// \my_regfile|Mux10~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux10~16_combout  & ((\my_regfile|Mux10~18_combout ))) # (!\my_regfile|Mux10~16_combout  & (\my_regfile|Mux10~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux10~16_combout ))))

	.dataa(\my_regfile|Mux10~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux10~16_combout ),
	.datad(\my_regfile|Mux10~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[21]~21 (
// Equation(s):
// \my_processor|data[21]~21_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux10~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux10~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux10~9_combout ),
	.datac(\my_regfile|Mux10~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~21 .lut_mask = 16'h88A0;
defparam \my_processor|data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~21_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~138 (
// Equation(s):
// \my_processor|data_writeReg[21]~138_combout  = (\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[21]~137_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|data_writeReg[21]~137_combout  & 
// (\my_regfile|Mux0~20_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[21]~137_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[21]~90_combout ),
	.datac(\my_processor|data_writeReg[21]~137_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~138 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[21]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~139 (
// Equation(s):
// \my_processor|data_writeReg[21]~139_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[21]~132_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[21]~138_combout ))))

	.dataa(\my_processor|data_writeReg[21]~132_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[21]~138_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~139 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[21]~139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][21] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[21]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~0 (
// Equation(s):
// \my_regfile|Mux10~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][21]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][21]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~1 (
// Equation(s):
// \my_regfile|Mux10~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux10~0_combout  & ((\my_regfile|registers[29][21]~q ))) # (!\my_regfile|Mux10~0_combout  & (\my_regfile|registers[25][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux10~0_combout ))))

	.dataa(\my_regfile|registers[25][21]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux10~0_combout ),
	.datad(\my_regfile|registers[29][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~2 (
// Equation(s):
// \my_regfile|Mux10~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][21]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][21]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~3 (
// Equation(s):
// \my_regfile|Mux10~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux10~2_combout  & ((\my_regfile|registers[30][21]~q ))) # (!\my_regfile|Mux10~2_combout  & (\my_regfile|registers[22][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux10~2_combout ))))

	.dataa(\my_regfile|registers[22][21]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux10~2_combout ),
	.datad(\my_regfile|registers[30][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~4 (
// Equation(s):
// \my_regfile|Mux10~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][21]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][21]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~5 (
// Equation(s):
// \my_regfile|Mux10~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux10~4_combout  & ((\my_regfile|registers[28][21]~q ))) # (!\my_regfile|Mux10~4_combout  & (\my_regfile|registers[20][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux10~4_combout ))))

	.dataa(\my_regfile|registers[20][21]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux10~4_combout ),
	.datad(\my_regfile|registers[28][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~6 (
// Equation(s):
// \my_regfile|Mux10~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux10~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux10~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux10~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux10~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~7 (
// Equation(s):
// \my_regfile|Mux10~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][21]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][21]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][21]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~8 (
// Equation(s):
// \my_regfile|Mux10~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux10~7_combout  & ((\my_regfile|registers[31][21]~q ))) # (!\my_regfile|Mux10~7_combout  & (\my_regfile|registers[27][21]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux10~7_combout ))))

	.dataa(\my_regfile|registers[27][21]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux10~7_combout ),
	.datad(\my_regfile|registers[31][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~9 (
// Equation(s):
// \my_regfile|Mux10~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux10~6_combout  & ((\my_regfile|Mux10~8_combout ))) # (!\my_regfile|Mux10~6_combout  & (\my_regfile|Mux10~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux10~6_combout ))))

	.dataa(\my_regfile|Mux10~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux10~6_combout ),
	.datad(\my_regfile|Mux10~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~20 (
// Equation(s):
// \my_regfile|Mux10~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux10~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux10~19_combout )))

	.dataa(\my_regfile|Mux10~9_combout ),
	.datab(\my_regfile|Mux10~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~46 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~46_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~33_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~45_combout )))))

	.dataa(\my_processor|alu1|ShiftLeft0~33_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~45_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~46 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~71 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~70_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~56_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~70_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~71 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~89 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~79_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~88_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~79_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~88_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~89 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~141 (
// Equation(s):
// \my_processor|data_writeReg[22]~141_combout  = (\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[21]~92_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[21]~92_combout  & 
// (\my_processor|alu1|ShiftLeft0~71_combout )) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|alu1|ShiftLeft0~89_combout )))))

	.dataa(\my_processor|data_writeReg[21]~91_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~71_combout ),
	.datac(\my_processor|data_writeReg[21]~92_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~141 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[22]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~85 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftLeft0~4_combout  & (\my_regfile|Mux1~20_combout )) # (!\my_processor|alu1|ShiftLeft0~4_combout  & ((\my_regfile|Mux0~20_combout 
// )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_regfile|Mux0~20_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~85 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~46 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux2~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux4~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux2~20_combout ),
	.datac(\my_regfile|Mux4~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~46 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~47 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~47_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux3~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux5~20_combout )))))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_regfile|Mux5~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~47 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~86 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu1|ShiftRight0~46_combout ) # (\my_processor|alu1|ShiftRight0~47_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] 
// & (\my_processor|alu1|ShiftRight0~51_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~51_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu1|ShiftRight0~46_combout ),
	.datad(\my_processor|alu1|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~86 .lut_mask = 16'hEEE2;
defparam \my_processor|alu1|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~87 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~87_combout  = (\my_processor|alu1|ShiftRight0~85_combout ) # ((\my_processor|alu1|ShiftRight0~86_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|alu1|ShiftRight0~85_combout ),
	.datab(\my_processor|alu1|ShiftRight0~86_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~87 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~142 (
// Equation(s):
// \my_processor|data_writeReg[22]~142_combout  = (\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[22]~141_combout  & ((\my_processor|alu1|ShiftRight0~87_combout ))) # (!\my_processor|data_writeReg[22]~141_combout  & 
// (\my_processor|alu1|ShiftLeft0~46_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[22]~141_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~46_combout ),
	.datab(\my_processor|data_writeReg[21]~91_combout ),
	.datac(\my_processor|data_writeReg[22]~141_combout ),
	.datad(\my_processor|alu1|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~142 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[22]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~143 (
// Equation(s):
// \my_processor|data_writeReg[22]~143_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|data_writeReg[22]~142_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~44_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|data_writeReg[22]~142_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~143 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[22]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~144 (
// Equation(s):
// \my_processor|data_writeReg[22]~144_combout  = (\my_regfile|Mux9~20_combout  & ((\my_processor|data_writeReg[22]~143_combout ) # ((\my_processor|data_operandB[22]~242_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux9~20_combout  
// & (\my_processor|data_writeReg[22]~143_combout  & ((\my_processor|data_operandB[22]~242_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_processor|data_operandB[22]~242_combout ),
	.datac(\my_processor|data_writeReg[22]~143_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~144 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[22]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~145 (
// Equation(s):
// \my_processor|data_writeReg[22]~145_combout  = (\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[21]~90_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[21]~90_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[22]~144_combout )))))

	.dataa(\my_processor|data_writeReg[21]~88_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[21]~90_combout ),
	.datad(\my_processor|data_writeReg[22]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~145 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[22]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~10 (
// Equation(s):
// \my_regfile|Mux9~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][22]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][22]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~11 (
// Equation(s):
// \my_regfile|Mux9~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux9~10_combout  & ((\my_regfile|registers[7][22]~q ))) # (!\my_regfile|Mux9~10_combout  & (\my_regfile|registers[5][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux9~10_combout ))))

	.dataa(\my_regfile|registers[5][22]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux9~10_combout ),
	.datad(\my_regfile|registers[7][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~12 (
// Equation(s):
// \my_regfile|Mux9~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][22]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][22]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~13 (
// Equation(s):
// \my_regfile|Mux9~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux9~12_combout  & ((\my_regfile|registers[11][22]~q ))) # (!\my_regfile|Mux9~12_combout  & (\my_regfile|registers[10][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux9~12_combout ))))

	.dataa(\my_regfile|registers[10][22]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux9~12_combout ),
	.datad(\my_regfile|registers[11][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~14 (
// Equation(s):
// \my_regfile|Mux9~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][22]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][22]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~15 (
// Equation(s):
// \my_regfile|Mux9~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux9~14_combout  & ((\my_regfile|registers[3][22]~q ))) # (!\my_regfile|Mux9~14_combout  & (\my_regfile|registers[2][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux9~14_combout ))))

	.dataa(\my_regfile|registers[2][22]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux9~14_combout ),
	.datad(\my_regfile|registers[3][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~16 (
// Equation(s):
// \my_regfile|Mux9~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux9~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux9~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux9~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux9~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~17 (
// Equation(s):
// \my_regfile|Mux9~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][22]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][22]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~18 (
// Equation(s):
// \my_regfile|Mux9~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux9~17_combout  & ((\my_regfile|registers[15][22]~q ))) # (!\my_regfile|Mux9~17_combout  & (\my_regfile|registers[13][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux9~17_combout ))))

	.dataa(\my_regfile|registers[13][22]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux9~17_combout ),
	.datad(\my_regfile|registers[15][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~19 (
// Equation(s):
// \my_regfile|Mux9~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux9~16_combout  & ((\my_regfile|Mux9~18_combout ))) # (!\my_regfile|Mux9~16_combout  & (\my_regfile|Mux9~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux9~16_combout ))))

	.dataa(\my_regfile|Mux9~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux9~16_combout ),
	.datad(\my_regfile|Mux9~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[22]~22 (
// Equation(s):
// \my_processor|data[22]~22_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux9~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux9~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux9~9_combout ),
	.datac(\my_regfile|Mux9~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~22 .lut_mask = 16'h88A0;
defparam \my_processor|data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[22]~22_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~146 (
// Equation(s):
// \my_processor|data_writeReg[22]~146_combout  = (\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[22]~145_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|data_writeReg[22]~145_combout  & 
// (\my_processor|alu1|Add0~44_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[22]~145_combout ))))

	.dataa(\my_processor|alu1|Add0~44_combout ),
	.datab(\my_processor|data_writeReg[21]~88_combout ),
	.datac(\my_processor|data_writeReg[22]~145_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~146 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[22]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~147 (
// Equation(s):
// \my_processor|data_writeReg[22]~147_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[22]~140_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[22]~146_combout ))))

	.dataa(\my_processor|data_writeReg[22]~140_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[22]~146_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~147 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[22]~147 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][22] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[22]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~0 (
// Equation(s):
// \my_regfile|Mux9~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][22]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][22]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~1 (
// Equation(s):
// \my_regfile|Mux9~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux9~0_combout  & ((\my_regfile|registers[30][22]~q ))) # (!\my_regfile|Mux9~0_combout  & (\my_regfile|registers[26][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux9~0_combout ))))

	.dataa(\my_regfile|registers[26][22]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux9~0_combout ),
	.datad(\my_regfile|registers[30][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~2 (
// Equation(s):
// \my_regfile|Mux9~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][22]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][22]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~3 (
// Equation(s):
// \my_regfile|Mux9~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux9~2_combout  & ((\my_regfile|registers[29][22]~q ))) # (!\my_regfile|Mux9~2_combout  & (\my_regfile|registers[21][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux9~2_combout ))))

	.dataa(\my_regfile|registers[21][22]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux9~2_combout ),
	.datad(\my_regfile|registers[29][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~4 (
// Equation(s):
// \my_regfile|Mux9~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][22]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][22]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~5 (
// Equation(s):
// \my_regfile|Mux9~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux9~4_combout  & ((\my_regfile|registers[28][22]~q ))) # (!\my_regfile|Mux9~4_combout  & (\my_regfile|registers[24][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux9~4_combout ))))

	.dataa(\my_regfile|registers[24][22]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux9~4_combout ),
	.datad(\my_regfile|registers[28][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~6 (
// Equation(s):
// \my_regfile|Mux9~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux9~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux9~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux9~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux9~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~7 (
// Equation(s):
// \my_regfile|Mux9~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][22]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][22]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][22]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~8 (
// Equation(s):
// \my_regfile|Mux9~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux9~7_combout  & ((\my_regfile|registers[31][22]~q ))) # (!\my_regfile|Mux9~7_combout  & (\my_regfile|registers[23][22]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux9~7_combout ))))

	.dataa(\my_regfile|registers[23][22]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux9~7_combout ),
	.datad(\my_regfile|registers[31][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~9 (
// Equation(s):
// \my_regfile|Mux9~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux9~6_combout  & ((\my_regfile|Mux9~8_combout ))) # (!\my_regfile|Mux9~6_combout  & (\my_regfile|Mux9~1_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & 
// (((\my_regfile|Mux9~6_combout ))))

	.dataa(\my_regfile|Mux9~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux9~6_combout ),
	.datad(\my_regfile|Mux9~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~20 (
// Equation(s):
// \my_regfile|Mux9~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux9~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux9~19_combout )))

	.dataa(\my_regfile|Mux9~9_combout ),
	.datab(\my_regfile|Mux9~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~18 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux9~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux11~20_combout )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_regfile|Mux11~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~18 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~53 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux10~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux12~20_combout )))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~53 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~69 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~53_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~18_combout ),
	.datab(\my_processor|alu1|ShiftRight0~53_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~69 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~21 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux13~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux15~20_combout )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_regfile|Mux15~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~21 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~73 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~60_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~21_combout ),
	.datab(\my_processor|alu1|ShiftRight0~60_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~73 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~88 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~73_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~69_combout ),
	.datab(\my_processor|alu1|ShiftRight0~73_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~88 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~58 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux22~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux24~20_combout )))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_regfile|Mux24~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~58 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~72 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~58_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~8_combout ),
	.datab(\my_processor|alu1|ShiftRight0~58_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~72 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector24~0 (
// Equation(s):
// \my_processor|alu1|Selector24~0_combout  = (\my_processor|alu1|Selector26~1_combout  & (((!\my_processor|alu1|Selector26~0_combout )))) # (!\my_processor|alu1|Selector26~1_combout  & ((\my_processor|alu1|Selector26~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~72_combout ))) # (!\my_processor|alu1|Selector26~0_combout  & (\my_processor|alu1|ShiftRight0~88_combout ))))

	.dataa(\my_processor|alu1|Selector26~1_combout ),
	.datab(\my_processor|alu1|ShiftRight0~88_combout ),
	.datac(\my_processor|alu1|Selector26~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector24~0 .lut_mask = 16'h5E0E;
defparam \my_processor|alu1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector24~1 (
// Equation(s):
// \my_processor|alu1|Selector24~1_combout  = (\my_processor|alu1|Selector26~1_combout  & ((\my_processor|alu1|Selector24~0_combout  & ((\my_processor|alu1|ShiftRight0~90_combout ))) # (!\my_processor|alu1|Selector24~0_combout  & 
// (\my_processor|alu1|ShiftRight0~74_combout )))) # (!\my_processor|alu1|Selector26~1_combout  & (((\my_processor|alu1|Selector24~0_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~74_combout ),
	.datab(\my_processor|alu1|Selector26~1_combout ),
	.datac(\my_processor|alu1|Selector24~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector24~1 .lut_mask = 16'hF838;
defparam \my_processor|alu1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~2 (
// Equation(s):
// \my_processor|alu1|Selector26~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (((!\my_processor|alu1|Selector30~6_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|ALU_op[1]~1_combout  & ((!\my_processor|alu1|Selector30~6_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|ALU_op[1]~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu1|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~2 .lut_mask = 16'h0BBB;
defparam \my_processor|alu1|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector24~2 (
// Equation(s):
// \my_processor|alu1|Selector24~2_combout  = (\my_processor|alu1|Selector26~2_combout  & ((\my_processor|alu1|Selector30~6_combout  & (\my_processor|alu1|ShiftLeft0~47_combout )) # (!\my_processor|alu1|Selector30~6_combout  & 
// ((\my_processor|alu1|Add1~14_combout ))))) # (!\my_processor|alu1|Selector26~2_combout  & (((!\my_processor|alu1|Selector30~6_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~47_combout ),
	.datab(\my_processor|alu1|Add1~14_combout ),
	.datac(\my_processor|alu1|Selector26~2_combout ),
	.datad(\my_processor|alu1|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector24~2 .lut_mask = 16'hA0CF;
defparam \my_processor|alu1|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector24~3 (
// Equation(s):
// \my_processor|alu1|Selector24~3_combout  = (\my_processor|alu1|Selector24~2_combout  & (((\my_regfile|Mux24~20_combout  & \my_processor|data_operandB[7]~572_combout )) # (!\my_processor|alu1|Selector30~5_combout ))) # 
// (!\my_processor|alu1|Selector24~2_combout  & (\my_processor|alu1|Selector30~5_combout  & ((\my_regfile|Mux24~20_combout ) # (\my_processor|data_operandB[7]~572_combout ))))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_processor|data_operandB[7]~572_combout ),
	.datac(\my_processor|alu1|Selector24~2_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector24~3 .lut_mask = 16'h8EF0;
defparam \my_processor|alu1|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector24~4 (
// Equation(s):
// \my_processor|alu1|Selector24~4_combout  = (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector29~6_combout  & (\my_processor|alu1|Selector24~1_combout )) # (!\my_processor|alu1|Selector29~6_combout  & 
// ((\my_processor|alu1|Selector24~3_combout )))))

	.dataa(\my_processor|alu1|Selector24~1_combout ),
	.datab(\my_processor|alu1|Selector24~3_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector24~4 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector24~5 (
// Equation(s):
// \my_processor|alu1|Selector24~5_combout  = (\my_processor|alu1|Selector24~4_combout ) # ((\my_processor|alu1|Selector30~9_combout  & \my_processor|alu1|Add0~14_combout ))

	.dataa(\my_processor|alu1|Selector24~4_combout ),
	.datab(\my_processor|alu1|Selector30~9_combout ),
	.datac(\my_processor|alu1|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector24~5 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[7]~31 (
// Equation(s):
// \my_processor|address_dmem[7]~31_combout  = (\my_processor|alu1|Selector24~5_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector24~5_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[7]~31 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[10]~10_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~52 (
// Equation(s):
// \my_processor|data_writeReg[10]~52_combout  = (\my_processor|data_writeReg[7]~211_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|Add2~20_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|data_writeReg[7]~211_combout ),
	.datac(\my_processor|Add2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~52 .lut_mask = 16'hB8B8;
defparam \my_processor|data_writeReg[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~53 (
// Equation(s):
// \my_processor|data_writeReg[10]~53_combout  = (\my_processor|data_writeReg[7]~211_combout  & (\my_processor|alu1|Selector21~4_combout )) # (!\my_processor|data_writeReg[7]~211_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_processor|alu1|Selector21~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~53 .lut_mask = 16'hACAC;
defparam \my_processor|data_writeReg[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~54 (
// Equation(s):
// \my_processor|data_writeReg[10]~54_combout  = (\my_processor|data_writeReg[2]~29_combout  & ((\my_processor|data_writeReg[7]~210_combout  & (\my_processor|data_writeReg[10]~52_combout )) # (!\my_processor|data_writeReg[7]~210_combout  & 
// ((\my_processor|data_writeReg[10]~53_combout )))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_processor|data_writeReg[2]~29_combout ),
	.datac(\my_processor|data_writeReg[10]~52_combout ),
	.datad(\my_processor|data_writeReg[10]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~54 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][10] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~0 (
// Equation(s):
// \my_regfile|Mux21~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][10]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][10]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~1 (
// Equation(s):
// \my_regfile|Mux21~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux21~0_combout  & ((\my_regfile|registers[29][10]~q ))) # (!\my_regfile|Mux21~0_combout  & (\my_regfile|registers[21][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux21~0_combout ))))

	.dataa(\my_regfile|registers[21][10]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux21~0_combout ),
	.datad(\my_regfile|registers[29][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~2 (
// Equation(s):
// \my_regfile|Mux21~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][10]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][10]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~3 (
// Equation(s):
// \my_regfile|Mux21~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux21~2_combout  & ((\my_regfile|registers[30][10]~q ))) # (!\my_regfile|Mux21~2_combout  & (\my_regfile|registers[26][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux21~2_combout ))))

	.dataa(\my_regfile|registers[26][10]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux21~2_combout ),
	.datad(\my_regfile|registers[30][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~4 (
// Equation(s):
// \my_regfile|Mux21~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][10]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][10]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~5 (
// Equation(s):
// \my_regfile|Mux21~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux21~4_combout  & ((\my_regfile|registers[28][10]~q ))) # (!\my_regfile|Mux21~4_combout  & (\my_regfile|registers[24][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux21~4_combout ))))

	.dataa(\my_regfile|registers[24][10]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux21~4_combout ),
	.datad(\my_regfile|registers[28][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~6 (
// Equation(s):
// \my_regfile|Mux21~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux21~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux21~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux21~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux21~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~7 (
// Equation(s):
// \my_regfile|Mux21~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][10]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][10]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][10]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~8 (
// Equation(s):
// \my_regfile|Mux21~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux21~7_combout  & ((\my_regfile|registers[31][10]~q ))) # (!\my_regfile|Mux21~7_combout  & (\my_regfile|registers[23][10]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux21~7_combout ))))

	.dataa(\my_regfile|registers[23][10]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux21~7_combout ),
	.datad(\my_regfile|registers[31][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~9 (
// Equation(s):
// \my_regfile|Mux21~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux21~6_combout  & ((\my_regfile|Mux21~8_combout ))) # (!\my_regfile|Mux21~6_combout  & (\my_regfile|Mux21~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux21~6_combout ))))

	.dataa(\my_regfile|Mux21~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux21~6_combout ),
	.datad(\my_regfile|Mux21~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~20 (
// Equation(s):
// \my_regfile|Mux21~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux21~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux21~19_combout )))

	.dataa(\my_regfile|Mux21~9_combout ),
	.datab(\my_regfile|Mux21~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~22 (
// Equation(s):
// \my_processor|alu1|Add0~22_combout  = (\my_regfile|Mux20~20_combout  & ((\my_processor|data_operandB[11]~484_combout  & (\my_processor|alu1|Add0~21  & VCC)) # (!\my_processor|data_operandB[11]~484_combout  & (!\my_processor|alu1|Add0~21 )))) # 
// (!\my_regfile|Mux20~20_combout  & ((\my_processor|data_operandB[11]~484_combout  & (!\my_processor|alu1|Add0~21 )) # (!\my_processor|data_operandB[11]~484_combout  & ((\my_processor|alu1|Add0~21 ) # (GND)))))
// \my_processor|alu1|Add0~23  = CARRY((\my_regfile|Mux20~20_combout  & (!\my_processor|data_operandB[11]~484_combout  & !\my_processor|alu1|Add0~21 )) # (!\my_regfile|Mux20~20_combout  & ((!\my_processor|alu1|Add0~21 ) # 
// (!\my_processor|data_operandB[11]~484_combout ))))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_processor|data_operandB[11]~484_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~21 ),
	.combout(\my_processor|alu1|Add0~22_combout ),
	.cout(\my_processor|alu1|Add0~23 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~75 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~74_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~73_combout ),
	.datab(\my_processor|alu1|ShiftRight0~74_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~75 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~70 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~69_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~68_combout ),
	.datab(\my_processor|alu1|ShiftRight0~69_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~70 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~94 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~66_combout )))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~66_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~94 .lut_mask = 16'hAAAC;
defparam \my_processor|alu1|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector20~0 (
// Equation(s):
// \my_processor|alu1|Selector20~0_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~94_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~60_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~60_combout ),
	.datab(\my_processor|alu1|ShiftRight0~94_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector20~0 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector20~1 (
// Equation(s):
// \my_processor|alu1|Selector20~1_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|alu1|Selector20~0_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|alu1|Selector20~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~70_combout ))) # (!\my_processor|alu1|Selector20~0_combout  & (\my_processor|alu1|ShiftRight0~75_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~75_combout ),
	.datab(\my_processor|alu1|ShiftRight0~70_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|alu1|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector20~1 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector20~2 (
// Equation(s):
// \my_processor|alu1|Selector20~2_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|alu1|Selector20~1_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~22_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|alu1|Selector20~1_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~22_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector20~2 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector20~3 (
// Equation(s):
// \my_processor|alu1|Selector20~3_combout  = (\my_regfile|Mux20~20_combout  & ((\my_processor|alu1|Selector20~2_combout ) # ((\my_processor|data_operandB[11]~484_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux20~20_combout  & 
// (\my_processor|alu1|Selector20~2_combout  & ((\my_processor|data_operandB[11]~484_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_processor|data_operandB[11]~484_combout ),
	.datac(\my_processor|alu1|Selector20~2_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector20~3 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector20~4 (
// Equation(s):
// \my_processor|alu1|Selector20~4_combout  = (\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~22_combout )) # (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector20~3_combout )))

	.dataa(\my_processor|alu1|Add0~22_combout ),
	.datab(\my_processor|alu1|Selector20~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector20~4 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~55 (
// Equation(s):
// \my_processor|data_writeReg[11]~55_combout  = (\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[7]~210_combout )))) # (!\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[7]~210_combout  & 
// ((\my_processor|Add2~22_combout ))) # (!\my_processor|data_writeReg[7]~210_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|data_writeReg[7]~211_combout ),
	.datac(\my_processor|data_writeReg[7]~210_combout ),
	.datad(\my_processor|Add2~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~55 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~10 (
// Equation(s):
// \my_regfile|Mux20~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][11]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][11]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~11 (
// Equation(s):
// \my_regfile|Mux20~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux20~10_combout  & ((\my_regfile|registers[11][11]~q ))) # (!\my_regfile|Mux20~10_combout  & (\my_regfile|registers[10][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux20~10_combout ))))

	.dataa(\my_regfile|registers[10][11]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux20~10_combout ),
	.datad(\my_regfile|registers[11][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~12 (
// Equation(s):
// \my_regfile|Mux20~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][11]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][11]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~13 (
// Equation(s):
// \my_regfile|Mux20~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux20~12_combout  & ((\my_regfile|registers[7][11]~q ))) # (!\my_regfile|Mux20~12_combout  & (\my_regfile|registers[5][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux20~12_combout ))))

	.dataa(\my_regfile|registers[5][11]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux20~12_combout ),
	.datad(\my_regfile|registers[7][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~14 (
// Equation(s):
// \my_regfile|Mux20~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][11]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][11]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~15 (
// Equation(s):
// \my_regfile|Mux20~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux20~14_combout  & ((\my_regfile|registers[3][11]~q ))) # (!\my_regfile|Mux20~14_combout  & (\my_regfile|registers[2][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux20~14_combout ))))

	.dataa(\my_regfile|registers[2][11]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux20~14_combout ),
	.datad(\my_regfile|registers[3][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~16 (
// Equation(s):
// \my_regfile|Mux20~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux20~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux20~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux20~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux20~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~17 (
// Equation(s):
// \my_regfile|Mux20~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][11]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][11]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~18 (
// Equation(s):
// \my_regfile|Mux20~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux20~17_combout  & ((\my_regfile|registers[15][11]~q ))) # (!\my_regfile|Mux20~17_combout  & (\my_regfile|registers[13][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux20~17_combout ))))

	.dataa(\my_regfile|registers[13][11]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux20~17_combout ),
	.datad(\my_regfile|registers[15][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~19 (
// Equation(s):
// \my_regfile|Mux20~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux20~16_combout  & ((\my_regfile|Mux20~18_combout ))) # (!\my_regfile|Mux20~16_combout  & (\my_regfile|Mux20~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux20~16_combout ))))

	.dataa(\my_regfile|Mux20~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux20~16_combout ),
	.datad(\my_regfile|Mux20~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[11]~11 (
// Equation(s):
// \my_processor|data[11]~11_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux20~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux20~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux20~9_combout ),
	.datac(\my_regfile|Mux20~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~11 .lut_mask = 16'h88A0;
defparam \my_processor|data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~11_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~56 (
// Equation(s):
// \my_processor|data_writeReg[11]~56_combout  = (\my_processor|data_writeReg[7]~211_combout  & ((!\my_processor|data_writeReg[11]~55_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|data_writeReg[7]~211_combout ),
	.datac(\my_processor|data_writeReg[11]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~56 .lut_mask = 16'h4C4C;
defparam \my_processor|data_writeReg[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~57 (
// Equation(s):
// \my_processor|data_writeReg[11]~57_combout  = (\my_processor|data_writeReg[2]~29_combout  & ((\my_processor|data_writeReg[11]~55_combout  & ((!\my_processor|data_writeReg[11]~56_combout ))) # (!\my_processor|data_writeReg[11]~55_combout  & 
// (\my_processor|alu1|Selector20~4_combout  & \my_processor|data_writeReg[11]~56_combout ))))

	.dataa(\my_processor|alu1|Selector20~4_combout ),
	.datab(\my_processor|data_writeReg[2]~29_combout ),
	.datac(\my_processor|data_writeReg[11]~55_combout ),
	.datad(\my_processor|data_writeReg[11]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~57 .lut_mask = 16'h08C0;
defparam \my_processor|data_writeReg[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][11] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~0 (
// Equation(s):
// \my_regfile|Mux20~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][11]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][11]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~1 (
// Equation(s):
// \my_regfile|Mux20~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux20~0_combout  & ((\my_regfile|registers[30][11]~q ))) # (!\my_regfile|Mux20~0_combout  & (\my_regfile|registers[22][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux20~0_combout ))))

	.dataa(\my_regfile|registers[22][11]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux20~0_combout ),
	.datad(\my_regfile|registers[30][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~2 (
// Equation(s):
// \my_regfile|Mux20~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][11]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][11]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~3 (
// Equation(s):
// \my_regfile|Mux20~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux20~2_combout  & ((\my_regfile|registers[29][11]~q ))) # (!\my_regfile|Mux20~2_combout  & (\my_regfile|registers[25][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux20~2_combout ))))

	.dataa(\my_regfile|registers[25][11]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux20~2_combout ),
	.datad(\my_regfile|registers[29][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~4 (
// Equation(s):
// \my_regfile|Mux20~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][11]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][11]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~5 (
// Equation(s):
// \my_regfile|Mux20~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux20~4_combout  & ((\my_regfile|registers[28][11]~q ))) # (!\my_regfile|Mux20~4_combout  & (\my_regfile|registers[20][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux20~4_combout ))))

	.dataa(\my_regfile|registers[20][11]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux20~4_combout ),
	.datad(\my_regfile|registers[28][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~6 (
// Equation(s):
// \my_regfile|Mux20~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux20~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux20~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux20~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux20~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~7 (
// Equation(s):
// \my_regfile|Mux20~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][11]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][11]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][11]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~8 (
// Equation(s):
// \my_regfile|Mux20~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux20~7_combout  & ((\my_regfile|registers[31][11]~q ))) # (!\my_regfile|Mux20~7_combout  & (\my_regfile|registers[27][11]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux20~7_combout ))))

	.dataa(\my_regfile|registers[27][11]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux20~7_combout ),
	.datad(\my_regfile|registers[31][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~9 (
// Equation(s):
// \my_regfile|Mux20~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux20~6_combout  & ((\my_regfile|Mux20~8_combout ))) # (!\my_regfile|Mux20~6_combout  & (\my_regfile|Mux20~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux20~6_combout ))))

	.dataa(\my_regfile|Mux20~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux20~6_combout ),
	.datad(\my_regfile|Mux20~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~20 (
// Equation(s):
// \my_regfile|Mux20~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux20~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux20~19_combout )))

	.dataa(\my_regfile|Mux20~9_combout ),
	.datab(\my_regfile|Mux20~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~24 (
// Equation(s):
// \my_processor|alu1|Add0~24_combout  = ((\my_regfile|Mux19~20_combout  $ (\my_processor|data_operandB[12]~462_combout  $ (!\my_processor|alu1|Add0~23 )))) # (GND)
// \my_processor|alu1|Add0~25  = CARRY((\my_regfile|Mux19~20_combout  & ((\my_processor|data_operandB[12]~462_combout ) # (!\my_processor|alu1|Add0~23 ))) # (!\my_regfile|Mux19~20_combout  & (\my_processor|data_operandB[12]~462_combout  & 
// !\my_processor|alu1|Add0~23 )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_processor|data_operandB[12]~462_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~23 ),
	.combout(\my_processor|alu1|Add0~24_combout ),
	.cout(\my_processor|alu1|Add0~25 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~26 (
// Equation(s):
// \my_processor|alu1|Add0~26_combout  = (\my_regfile|Mux18~20_combout  & ((\my_processor|data_operandB[13]~440_combout  & (\my_processor|alu1|Add0~25  & VCC)) # (!\my_processor|data_operandB[13]~440_combout  & (!\my_processor|alu1|Add0~25 )))) # 
// (!\my_regfile|Mux18~20_combout  & ((\my_processor|data_operandB[13]~440_combout  & (!\my_processor|alu1|Add0~25 )) # (!\my_processor|data_operandB[13]~440_combout  & ((\my_processor|alu1|Add0~25 ) # (GND)))))
// \my_processor|alu1|Add0~27  = CARRY((\my_regfile|Mux18~20_combout  & (!\my_processor|data_operandB[13]~440_combout  & !\my_processor|alu1|Add0~25 )) # (!\my_regfile|Mux18~20_combout  & ((!\my_processor|alu1|Add0~25 ) # 
// (!\my_processor|data_operandB[13]~440_combout ))))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_processor|data_operandB[13]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~25 ),
	.combout(\my_processor|alu1|Add0~26_combout ),
	.cout(\my_processor|alu1|Add0~27 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~212 (
// Equation(s):
// \my_processor|data_writeReg[14]~212_combout  = (!\my_processor|is_setx~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # (!\my_processor|is_lw~0_combout )))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|is_setx~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~212 .lut_mask = 16'h0D0D;
defparam \my_processor|data_writeReg[14]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~62 (
// Equation(s):
// \my_processor|data_writeReg[14]~62_combout  = (\my_processor|data_writeReg[14]~212_combout  & (((\my_processor|is_sub~0_combout  & !\my_processor|addiOverflow~0_combout )) # (!\my_processor|alu1|overflow~combout )))

	.dataa(\my_processor|data_writeReg[14]~212_combout ),
	.datab(\my_processor|is_sub~0_combout ),
	.datac(\my_processor|addiOverflow~0_combout ),
	.datad(\my_processor|alu1|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~62 .lut_mask = 16'h08AA;
defparam \my_processor|data_writeReg[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~10 (
// Equation(s):
// \my_regfile|Mux18~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][13]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][13]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~11 (
// Equation(s):
// \my_regfile|Mux18~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux18~10_combout  & ((\my_regfile|registers[11][13]~q ))) # (!\my_regfile|Mux18~10_combout  & (\my_regfile|registers[9][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux18~10_combout ))))

	.dataa(\my_regfile|registers[9][13]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux18~10_combout ),
	.datad(\my_regfile|registers[11][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~12 (
// Equation(s):
// \my_regfile|Mux18~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][13]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][13]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~13 (
// Equation(s):
// \my_regfile|Mux18~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux18~12_combout  & ((\my_regfile|registers[7][13]~q ))) # (!\my_regfile|Mux18~12_combout  & (\my_regfile|registers[6][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux18~12_combout ))))

	.dataa(\my_regfile|registers[6][13]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux18~12_combout ),
	.datad(\my_regfile|registers[7][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~14 (
// Equation(s):
// \my_regfile|Mux18~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][13]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][13]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~15 (
// Equation(s):
// \my_regfile|Mux18~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux18~14_combout  & ((\my_regfile|registers[3][13]~q ))) # (!\my_regfile|Mux18~14_combout  & (\my_regfile|registers[1][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux18~14_combout ))))

	.dataa(\my_regfile|registers[1][13]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux18~14_combout ),
	.datad(\my_regfile|registers[3][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~16 (
// Equation(s):
// \my_regfile|Mux18~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux18~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux18~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux18~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux18~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~17 (
// Equation(s):
// \my_regfile|Mux18~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][13]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][13]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~18 (
// Equation(s):
// \my_regfile|Mux18~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux18~17_combout  & ((\my_regfile|registers[15][13]~q ))) # (!\my_regfile|Mux18~17_combout  & (\my_regfile|registers[14][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux18~17_combout ))))

	.dataa(\my_regfile|registers[14][13]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux18~17_combout ),
	.datad(\my_regfile|registers[15][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~19 (
// Equation(s):
// \my_regfile|Mux18~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux18~16_combout  & ((\my_regfile|Mux18~18_combout ))) # (!\my_regfile|Mux18~16_combout  & (\my_regfile|Mux18~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux18~16_combout ))))

	.dataa(\my_regfile|Mux18~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux18~16_combout ),
	.datad(\my_regfile|Mux18~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[13]~13 (
// Equation(s):
// \my_processor|data[13]~13_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux18~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux18~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux18~9_combout ),
	.datac(\my_regfile|Mux18~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~13 .lut_mask = 16'h88A0;
defparam \my_processor|data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~13_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~63 (
// Equation(s):
// \my_processor|data_writeReg[7]~63_combout  = ((\my_processor|is_sub~0_combout  & !\my_processor|addiOverflow~0_combout )) # (!\my_processor|alu1|overflow~combout )

	.dataa(\my_processor|is_sub~0_combout ),
	.datab(gnd),
	.datac(\my_processor|addiOverflow~0_combout ),
	.datad(\my_processor|alu1|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~63 .lut_mask = 16'h0AFF;
defparam \my_processor|data_writeReg[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~64 (
// Equation(s):
// \my_processor|data_writeReg[14]~64_combout  = (!\my_processor|data_writeReg[14]~62_combout  & ((\my_processor|is_setx~0_combout ) # (\my_processor|data_writeReg[7]~63_combout )))

	.dataa(\my_processor|is_setx~0_combout ),
	.datab(\my_processor|data_writeReg[7]~63_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~64 .lut_mask = 16'h00EE;
defparam \my_processor|data_writeReg[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~65 (
// Equation(s):
// \my_processor|data_writeReg[14]~65_combout  = (\my_processor|is_setx~0_combout ) # ((\my_processor|alu1|Selector30~9_combout  & \my_processor|data_writeReg[14]~62_combout ))

	.dataa(\my_processor|is_setx~0_combout ),
	.datab(\my_processor|alu1|Selector30~9_combout ),
	.datac(\my_processor|data_writeReg[14]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~65 .lut_mask = 16'hEAEA;
defparam \my_processor|data_writeReg[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~66 (
// Equation(s):
// \my_processor|data_writeReg[13]~66_combout  = (\my_processor|data_writeReg[14]~64_combout  & ((\my_processor|data_writeReg[14]~65_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13]))) # (!\my_processor|data_writeReg[14]~65_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [13])))) # (!\my_processor|data_writeReg[14]~64_combout  & (((\my_processor|data_writeReg[14]~65_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|data_writeReg[14]~64_combout ),
	.datad(\my_processor|data_writeReg[14]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~66 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~80 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu1|ShiftRight0~41_combout ) # (\my_processor|alu1|ShiftRight0~42_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] 
// & (\my_processor|alu1|ShiftRight0~30_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~30_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu1|ShiftRight0~41_combout ),
	.datad(\my_processor|alu1|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~80 .lut_mask = 16'hEEE2;
defparam \my_processor|alu1|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~68 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftLeft0~43_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftLeft0~67_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~43_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~67_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~68 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~96 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~96_combout  = (\my_processor|alu1|Selector30~1_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|alu1|Selector30~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout 
// )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~34_combout )))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~34_combout ),
	.datac(\my_processor|alu1|Selector30~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~96 .lut_mask = 16'hAAAC;
defparam \my_processor|alu1|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~67 (
// Equation(s):
// \my_processor|data_writeReg[13]~67_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~96_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~68_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~68_combout ),
	.datab(\my_processor|alu1|ShiftRight0~96_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~67 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~68 (
// Equation(s):
// \my_processor|data_writeReg[13]~68_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|data_writeReg[13]~67_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|data_writeReg[13]~67_combout  & 
// ((\my_processor|alu1|ShiftRight0~82_combout ))) # (!\my_processor|data_writeReg[13]~67_combout  & (\my_processor|alu1|ShiftRight0~80_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~80_combout ),
	.datab(\my_processor|alu1|ShiftRight0~82_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|data_writeReg[13]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~68 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~69 (
// Equation(s):
// \my_processor|data_writeReg[13]~69_combout  = (\my_regfile|Mux18~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[13]~440_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux18~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[13]~440_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_processor|data_operandB[13]~440_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~69 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~70 (
// Equation(s):
// \my_processor|data_writeReg[13]~70_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|data_writeReg[13]~69_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|data_writeReg[13]~69_combout  & 
// ((\my_processor|data_writeReg[13]~68_combout ))) # (!\my_processor|data_writeReg[13]~69_combout  & (\my_processor|alu1|Add1~26_combout ))))

	.dataa(\my_processor|alu1|Add1~26_combout ),
	.datab(\my_processor|data_writeReg[13]~68_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|data_writeReg[13]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~70 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~71 (
// Equation(s):
// \my_processor|data_writeReg[13]~71_combout  = (\my_processor|data_writeReg[13]~66_combout  & (\my_processor|is_jal~combout )) # (!\my_processor|data_writeReg[13]~66_combout  & (!\my_processor|is_jal~combout  & \my_processor|data_writeReg[13]~70_combout ))

	.dataa(\my_processor|data_writeReg[13]~66_combout ),
	.datab(\my_processor|is_jal~combout ),
	.datac(\my_processor|data_writeReg[13]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~71 .lut_mask = 16'h9898;
defparam \my_processor|data_writeReg[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~72 (
// Equation(s):
// \my_processor|data_writeReg[13]~72_combout  = (\my_processor|data_writeReg[13]~66_combout  & (!\my_processor|data_writeReg[13]~71_combout  & ((\my_processor|alu1|Add0~26_combout ) # (!\my_processor|data_writeReg[14]~62_combout )))) # 
// (!\my_processor|data_writeReg[13]~66_combout  & (((\my_processor|data_writeReg[14]~62_combout  & \my_processor|data_writeReg[13]~71_combout ))))

	.dataa(\my_processor|alu1|Add0~26_combout ),
	.datab(\my_processor|data_writeReg[14]~62_combout ),
	.datac(\my_processor|data_writeReg[13]~66_combout ),
	.datad(\my_processor|data_writeReg[13]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~72 .lut_mask = 16'h0CB0;
defparam \my_processor|data_writeReg[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][13] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[13]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~0 (
// Equation(s):
// \my_regfile|Mux18~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][13]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][13]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~1 (
// Equation(s):
// \my_regfile|Mux18~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux18~0_combout  & ((\my_regfile|registers[29][13]~q ))) # (!\my_regfile|Mux18~0_combout  & (\my_regfile|registers[25][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux18~0_combout ))))

	.dataa(\my_regfile|registers[25][13]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux18~0_combout ),
	.datad(\my_regfile|registers[29][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~2 (
// Equation(s):
// \my_regfile|Mux18~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][13]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][13]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~3 (
// Equation(s):
// \my_regfile|Mux18~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux18~2_combout  & ((\my_regfile|registers[30][13]~q ))) # (!\my_regfile|Mux18~2_combout  & (\my_regfile|registers[22][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux18~2_combout ))))

	.dataa(\my_regfile|registers[22][13]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux18~2_combout ),
	.datad(\my_regfile|registers[30][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~4 (
// Equation(s):
// \my_regfile|Mux18~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][13]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][13]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~5 (
// Equation(s):
// \my_regfile|Mux18~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux18~4_combout  & ((\my_regfile|registers[28][13]~q ))) # (!\my_regfile|Mux18~4_combout  & (\my_regfile|registers[20][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux18~4_combout ))))

	.dataa(\my_regfile|registers[20][13]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux18~4_combout ),
	.datad(\my_regfile|registers[28][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~6 (
// Equation(s):
// \my_regfile|Mux18~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux18~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux18~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux18~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux18~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~7 (
// Equation(s):
// \my_regfile|Mux18~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][13]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][13]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][13]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~8 (
// Equation(s):
// \my_regfile|Mux18~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux18~7_combout  & ((\my_regfile|registers[31][13]~q ))) # (!\my_regfile|Mux18~7_combout  & (\my_regfile|registers[27][13]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux18~7_combout ))))

	.dataa(\my_regfile|registers[27][13]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux18~7_combout ),
	.datad(\my_regfile|registers[31][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~9 (
// Equation(s):
// \my_regfile|Mux18~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux18~6_combout  & ((\my_regfile|Mux18~8_combout ))) # (!\my_regfile|Mux18~6_combout  & (\my_regfile|Mux18~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux18~6_combout ))))

	.dataa(\my_regfile|Mux18~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux18~6_combout ),
	.datad(\my_regfile|Mux18~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~20 (
// Equation(s):
// \my_regfile|Mux18~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux18~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux18~19_combout )))

	.dataa(\my_regfile|Mux18~9_combout ),
	.datab(\my_regfile|Mux18~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~62 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux18~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux20~20_combout )))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_regfile|Mux20~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~62 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~63 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~31_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~62_combout ),
	.datab(\my_processor|alu1|ShiftRight0~31_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~63 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~57 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~57_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux23~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux25~20_combout )))))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_regfile|Mux25~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~57 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~59 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~59_combout  = (\my_processor|alu1|ShiftRight0~57_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu1|ShiftRight0~58_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~57_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu1|ShiftRight0~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~59 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector25~0 (
// Equation(s):
// \my_processor|alu1|Selector25~0_combout  = (\my_processor|alu1|Selector26~0_combout  & ((\my_processor|alu1|Selector26~1_combout  & (\my_processor|alu1|ShiftRight0~63_combout )) # (!\my_processor|alu1|Selector26~1_combout  & 
// ((\my_processor|alu1|ShiftRight0~59_combout ))))) # (!\my_processor|alu1|Selector26~0_combout  & (((\my_processor|alu1|Selector26~1_combout ))))

	.dataa(\my_processor|alu1|Selector26~0_combout ),
	.datab(\my_processor|alu1|ShiftRight0~63_combout ),
	.datac(\my_processor|alu1|Selector26~1_combout ),
	.datad(\my_processor|alu1|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector25~0 .lut_mask = 16'hDAD0;
defparam \my_processor|alu1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector25~1 (
// Equation(s):
// \my_processor|alu1|Selector25~1_combout  = (\my_processor|alu1|Selector26~0_combout  & (((\my_processor|alu1|Selector25~0_combout )))) # (!\my_processor|alu1|Selector26~0_combout  & ((\my_processor|alu1|Selector25~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~87_combout ))) # (!\my_processor|alu1|Selector25~0_combout  & (\my_processor|alu1|ShiftRight0~84_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~84_combout ),
	.datab(\my_processor|alu1|Selector26~0_combout ),
	.datac(\my_processor|alu1|Selector25~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector25~1 .lut_mask = 16'hF2C2;
defparam \my_processor|alu1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector25~2 (
// Equation(s):
// \my_processor|alu1|Selector25~2_combout  = (\my_processor|alu1|Selector26~2_combout  & ((\my_processor|alu1|Selector30~6_combout  & (\my_processor|alu1|ShiftLeft0~46_combout )) # (!\my_processor|alu1|Selector30~6_combout  & 
// ((\my_processor|alu1|Add1~12_combout ))))) # (!\my_processor|alu1|Selector26~2_combout  & (((!\my_processor|alu1|Selector30~6_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~46_combout ),
	.datab(\my_processor|alu1|Add1~12_combout ),
	.datac(\my_processor|alu1|Selector26~2_combout ),
	.datad(\my_processor|alu1|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector25~2 .lut_mask = 16'hA0CF;
defparam \my_processor|alu1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector25~3 (
// Equation(s):
// \my_processor|alu1|Selector25~3_combout  = (\my_processor|alu1|Selector25~2_combout  & (((\my_regfile|Mux25~20_combout  & \my_processor|data_operandB[6]~594_combout )) # (!\my_processor|alu1|Selector30~5_combout ))) # 
// (!\my_processor|alu1|Selector25~2_combout  & (\my_processor|alu1|Selector30~5_combout  & ((\my_regfile|Mux25~20_combout ) # (\my_processor|data_operandB[6]~594_combout ))))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_processor|data_operandB[6]~594_combout ),
	.datac(\my_processor|alu1|Selector25~2_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector25~3 .lut_mask = 16'h8EF0;
defparam \my_processor|alu1|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector25~4 (
// Equation(s):
// \my_processor|alu1|Selector25~4_combout  = (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector29~6_combout  & (\my_processor|alu1|Selector25~1_combout )) # (!\my_processor|alu1|Selector29~6_combout  & 
// ((\my_processor|alu1|Selector25~3_combout )))))

	.dataa(\my_processor|alu1|Selector25~1_combout ),
	.datab(\my_processor|alu1|Selector25~3_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector25~4 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector25~5 (
// Equation(s):
// \my_processor|alu1|Selector25~5_combout  = (\my_processor|alu1|Selector25~4_combout ) # ((\my_processor|alu1|Selector30~9_combout  & \my_processor|alu1|Add0~12_combout ))

	.dataa(\my_processor|alu1|Selector25~4_combout ),
	.datab(\my_processor|alu1|Selector30~9_combout ),
	.datac(\my_processor|alu1|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector25~5 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[6]~30 (
// Equation(s):
// \my_processor|address_dmem[6]~30_combout  = (\my_processor|alu1|Selector25~5_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector25~5_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[6]~30 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[12]~12_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~0 (
// Equation(s):
// \my_processor|alu1|Selector19~0_combout  = (\my_processor|ALU_op[1]~1_combout  & (((\my_processor|ALU_op[0]~0_combout )))) # (!\my_processor|ALU_op[1]~1_combout  & ((\my_processor|ALU_op[0]~0_combout  & (\my_processor|alu1|Add1~24_combout )) # 
// (!\my_processor|ALU_op[0]~0_combout  & ((\my_processor|alu1|Add0~24_combout )))))

	.dataa(\my_processor|ALU_op[1]~1_combout ),
	.datab(\my_processor|alu1|Add1~24_combout ),
	.datac(\my_processor|ALU_op[0]~0_combout ),
	.datad(\my_processor|alu1|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~0 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~1 (
// Equation(s):
// \my_processor|alu1|Selector19~1_combout  = (\my_regfile|Mux19~20_combout  & ((\my_processor|alu1|Selector19~0_combout ) # ((\my_processor|data_operandB[12]~462_combout  & \my_processor|ALU_op[1]~1_combout )))) # (!\my_regfile|Mux19~20_combout  & 
// (\my_processor|alu1|Selector19~0_combout  & ((\my_processor|data_operandB[12]~462_combout ) # (!\my_processor|ALU_op[1]~1_combout ))))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_processor|data_operandB[12]~462_combout ),
	.datac(\my_processor|alu1|Selector19~0_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~1 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~2 (
// Equation(s):
// \my_processor|alu1|Selector19~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|alu1|ShiftRight0~19_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu1|ShiftRight0~13_combout ),
	.datac(\my_processor|alu1|ShiftRight0~19_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~2 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~3 (
// Equation(s):
// \my_processor|alu1|Selector19~3_combout  = (\my_processor|ALU_op[0]~0_combout  & ((\my_processor|alu1|Selector19~2_combout ) # ((\my_processor|alu1|ShiftRight0~76_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\my_processor|ALU_op[0]~0_combout ),
	.datab(\my_processor|alu1|Selector19~2_combout ),
	.datac(\my_processor|alu1|ShiftRight0~76_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~3 .lut_mask = 16'h88A8;
defparam \my_processor|alu1|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~4 (
// Equation(s):
// \my_processor|alu1|Selector19~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu1|Selector19~3_combout ) # ((\my_processor|alu1|ShiftLeft0~64_combout  & !\my_processor|ALU_op[0]~0_combout ))))

	.dataa(\my_processor|alu1|Selector19~3_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~64_combout ),
	.datac(\my_processor|ALU_op[0]~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~4 .lut_mask = 16'h00AE;
defparam \my_processor|alu1|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~5 (
// Equation(s):
// \my_processor|alu1|Selector19~5_combout  = (\my_processor|alu1|Selector19~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|ALU_op[0]~0_combout  & \my_processor|alu1|ShiftRight0~95_combout )))

	.dataa(\my_processor|alu1|Selector19~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALU_op[0]~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~5 .lut_mask = 16'hEAAA;
defparam \my_processor|alu1|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~6 (
// Equation(s):
// \my_processor|alu1|Selector19~6_combout  = (\my_processor|ALU_op[2]~2_combout  & (((\my_processor|alu1|Selector19~5_combout  & !\my_processor|ALU_op[1]~1_combout )))) # (!\my_processor|ALU_op[2]~2_combout  & (\my_processor|alu1|Selector19~1_combout ))

	.dataa(\my_processor|alu1|Selector19~1_combout ),
	.datab(\my_processor|alu1|Selector19~5_combout ),
	.datac(\my_processor|ALU_op[2]~2_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~6 .lut_mask = 16'h0ACA;
defparam \my_processor|alu1|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector19~7 (
// Equation(s):
// \my_processor|alu1|Selector19~7_combout  = (\my_processor|alu1|Add0~24_combout  & ((\my_processor|data_writeReg~214_combout ) # ((\my_processor|alu1|Selector19~6_combout  & !\my_processor|alu1|Selector0~7_combout )))) # 
// (!\my_processor|alu1|Add0~24_combout  & (((\my_processor|alu1|Selector19~6_combout  & !\my_processor|alu1|Selector0~7_combout ))))

	.dataa(\my_processor|alu1|Add0~24_combout ),
	.datab(\my_processor|data_writeReg~214_combout ),
	.datac(\my_processor|alu1|Selector19~6_combout ),
	.datad(\my_processor|alu1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector19~7 .lut_mask = 16'h88F8;
defparam \my_processor|alu1|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~60 (
// Equation(s):
// \my_processor|data_writeReg[12]~60_combout  = (\my_processor|data_writeReg[16]~59_combout  & ((\my_processor|is_lw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|is_lw~combout  & 
// ((\my_processor|alu1|Selector19~7_combout )))))

	.dataa(\my_processor|data_writeReg[16]~59_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|alu1|Selector19~7_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~60 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~61 (
// Equation(s):
// \my_processor|data_writeReg[12]~61_combout  = (\my_processor|is_jal~combout  & (\my_processor|Add2~24_combout )) # (!\my_processor|is_jal~combout  & (((\my_processor|data_writeReg[12]~58_combout ) # (\my_processor|data_writeReg[12]~60_combout ))))

	.dataa(\my_processor|Add2~24_combout ),
	.datab(\my_processor|data_writeReg[12]~58_combout ),
	.datac(\my_processor|data_writeReg[12]~60_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~61 .lut_mask = 16'hAAFC;
defparam \my_processor|data_writeReg[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][12] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~0 (
// Equation(s):
// \my_regfile|Mux19~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][12]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][12]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~1 (
// Equation(s):
// \my_regfile|Mux19~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux19~0_combout  & ((\my_regfile|registers[29][12]~q ))) # (!\my_regfile|Mux19~0_combout  & (\my_regfile|registers[21][12]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux19~0_combout ))))

	.dataa(\my_regfile|registers[21][12]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux19~0_combout ),
	.datad(\my_regfile|registers[29][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~2 (
// Equation(s):
// \my_regfile|Mux19~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][12]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][12]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~3 (
// Equation(s):
// \my_regfile|Mux19~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux19~2_combout  & ((\my_regfile|registers[30][12]~q ))) # (!\my_regfile|Mux19~2_combout  & (\my_regfile|registers[26][12]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux19~2_combout ))))

	.dataa(\my_regfile|registers[26][12]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux19~2_combout ),
	.datad(\my_regfile|registers[30][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~4 (
// Equation(s):
// \my_regfile|Mux19~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][12]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][12]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~5 (
// Equation(s):
// \my_regfile|Mux19~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux19~4_combout  & ((\my_regfile|registers[28][12]~q ))) # (!\my_regfile|Mux19~4_combout  & (\my_regfile|registers[24][12]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux19~4_combout ))))

	.dataa(\my_regfile|registers[24][12]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux19~4_combout ),
	.datad(\my_regfile|registers[28][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~6 (
// Equation(s):
// \my_regfile|Mux19~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux19~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux19~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux19~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux19~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~7 (
// Equation(s):
// \my_regfile|Mux19~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][12]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][12]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][12]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~8 (
// Equation(s):
// \my_regfile|Mux19~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux19~7_combout  & ((\my_regfile|registers[31][12]~q ))) # (!\my_regfile|Mux19~7_combout  & (\my_regfile|registers[23][12]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux19~7_combout ))))

	.dataa(\my_regfile|registers[23][12]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux19~7_combout ),
	.datad(\my_regfile|registers[31][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~9 (
// Equation(s):
// \my_regfile|Mux19~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux19~6_combout  & ((\my_regfile|Mux19~8_combout ))) # (!\my_regfile|Mux19~6_combout  & (\my_regfile|Mux19~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux19~6_combout ))))

	.dataa(\my_regfile|Mux19~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux19~6_combout ),
	.datad(\my_regfile|Mux19~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~20 (
// Equation(s):
// \my_regfile|Mux19~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux19~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux19~19_combout )))

	.dataa(\my_regfile|Mux19~9_combout ),
	.datab(\my_regfile|Mux19~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~31 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux19~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux21~20_combout )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_regfile|Mux21~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~31 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~32 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu1|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu1|ShiftRight0~7_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~31_combout ),
	.datab(\my_processor|alu1|ShiftRight0~7_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~32 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~26 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux23~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux24~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux23~20_combout ),
	.datac(\my_regfile|Mux24~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~26 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~27 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux25~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux26~20_combout )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_regfile|Mux26~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~27 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~28 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~28_combout  = (\my_processor|alu1|ShiftRight0~26_combout ) # ((\my_processor|alu1|ShiftRight0~27_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|alu1|ShiftRight0~26_combout ),
	.datab(\my_processor|alu1|ShiftRight0~27_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~28 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~3 (
// Equation(s):
// \my_processor|alu1|Selector26~3_combout  = (\my_processor|alu1|Selector26~1_combout  & (((!\my_processor|alu1|Selector26~0_combout )))) # (!\my_processor|alu1|Selector26~1_combout  & ((\my_processor|alu1|Selector26~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~28_combout ))) # (!\my_processor|alu1|Selector26~0_combout  & (\my_processor|alu1|ShiftRight0~80_combout ))))

	.dataa(\my_processor|alu1|Selector26~1_combout ),
	.datab(\my_processor|alu1|ShiftRight0~80_combout ),
	.datac(\my_processor|alu1|Selector26~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~3 .lut_mask = 16'h5E0E;
defparam \my_processor|alu1|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~4 (
// Equation(s):
// \my_processor|alu1|Selector26~4_combout  = (\my_processor|alu1|Selector26~1_combout  & ((\my_processor|alu1|Selector26~3_combout  & ((\my_processor|alu1|ShiftRight0~83_combout ))) # (!\my_processor|alu1|Selector26~3_combout  & 
// (\my_processor|alu1|ShiftRight0~32_combout )))) # (!\my_processor|alu1|Selector26~1_combout  & (((\my_processor|alu1|Selector26~3_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~32_combout ),
	.datab(\my_processor|alu1|Selector26~1_combout ),
	.datac(\my_processor|alu1|Selector26~3_combout ),
	.datad(\my_processor|alu1|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~4 .lut_mask = 16'hF838;
defparam \my_processor|alu1|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~5 (
// Equation(s):
// \my_processor|alu1|Selector26~5_combout  = (\my_processor|alu1|Selector26~2_combout  & ((\my_processor|alu1|Selector30~6_combout  & (\my_processor|alu1|ShiftLeft0~44_combout )) # (!\my_processor|alu1|Selector30~6_combout  & 
// ((\my_processor|alu1|Add1~10_combout ))))) # (!\my_processor|alu1|Selector26~2_combout  & (((!\my_processor|alu1|Selector30~6_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~44_combout ),
	.datab(\my_processor|alu1|Add1~10_combout ),
	.datac(\my_processor|alu1|Selector26~2_combout ),
	.datad(\my_processor|alu1|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~5 .lut_mask = 16'hA0CF;
defparam \my_processor|alu1|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~6 (
// Equation(s):
// \my_processor|alu1|Selector26~6_combout  = (\my_processor|alu1|Selector26~5_combout  & (((\my_regfile|Mux26~20_combout  & \my_processor|data_operandB[5]~616_combout )) # (!\my_processor|alu1|Selector30~5_combout ))) # 
// (!\my_processor|alu1|Selector26~5_combout  & (\my_processor|alu1|Selector30~5_combout  & ((\my_regfile|Mux26~20_combout ) # (\my_processor|data_operandB[5]~616_combout ))))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_processor|data_operandB[5]~616_combout ),
	.datac(\my_processor|alu1|Selector26~5_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~6 .lut_mask = 16'h8EF0;
defparam \my_processor|alu1|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~7 (
// Equation(s):
// \my_processor|alu1|Selector26~7_combout  = (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector29~6_combout  & (\my_processor|alu1|Selector26~4_combout )) # (!\my_processor|alu1|Selector29~6_combout  & 
// ((\my_processor|alu1|Selector26~6_combout )))))

	.dataa(\my_processor|alu1|Selector26~4_combout ),
	.datab(\my_processor|alu1|Selector26~6_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~7 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|Selector26~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector26~8 (
// Equation(s):
// \my_processor|alu1|Selector26~8_combout  = (\my_processor|alu1|Selector26~7_combout ) # ((\my_processor|alu1|Selector30~9_combout  & \my_processor|alu1|Add0~10_combout ))

	.dataa(\my_processor|alu1|Selector26~7_combout ),
	.datab(\my_processor|alu1|Selector30~9_combout ),
	.datac(\my_processor|alu1|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector26~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector26~8 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|Selector26~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[5]~29 (
// Equation(s):
// \my_processor|address_dmem[5]~29_combout  = (\my_processor|alu1|Selector26~8_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector26~8_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[5]~29 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[2]~2_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~27 (
// Equation(s):
// \my_processor|data_writeReg[2]~27_combout  = (\my_processor|data_writeReg[7]~210_combout  & (((!\my_processor|data_writeReg[7]~211_combout )))) # (!\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[7]~211_combout  & 
// ((\my_processor|alu1|Selector29~13_combout ))) # (!\my_processor|data_writeReg[7]~211_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|Selector29~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~27 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~28 (
// Equation(s):
// \my_processor|data_writeReg[2]~28_combout  = (\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[2]~27_combout  & ((\my_processor|Add2~4_combout ))) # (!\my_processor|data_writeReg[2]~27_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|data_writeReg[7]~210_combout  & (((\my_processor|data_writeReg[2]~27_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|data_writeReg[7]~210_combout ),
	.datac(\my_processor|data_writeReg[2]~27_combout ),
	.datad(\my_processor|Add2~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~28 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~30 (
// Equation(s):
// \my_processor|data_writeReg[2]~30_combout  = (\my_processor|data_writeReg[2]~28_combout  & \my_processor|data_writeReg[2]~29_combout )

	.dataa(\my_processor|data_writeReg[2]~28_combout ),
	.datab(\my_processor|data_writeReg[2]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~30 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][2] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~0 (
// Equation(s):
// \my_regfile|Mux29~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][2]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][2]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~1 (
// Equation(s):
// \my_regfile|Mux29~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux29~0_combout  & ((\my_regfile|registers[29][2]~q ))) # (!\my_regfile|Mux29~0_combout  & (\my_regfile|registers[21][2]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux29~0_combout ))))

	.dataa(\my_regfile|registers[21][2]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux29~0_combout ),
	.datad(\my_regfile|registers[29][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~2 (
// Equation(s):
// \my_regfile|Mux29~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][2]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][2]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~3 (
// Equation(s):
// \my_regfile|Mux29~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux29~2_combout  & ((\my_regfile|registers[30][2]~q ))) # (!\my_regfile|Mux29~2_combout  & (\my_regfile|registers[26][2]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux29~2_combout ))))

	.dataa(\my_regfile|registers[26][2]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux29~2_combout ),
	.datad(\my_regfile|registers[30][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~4 (
// Equation(s):
// \my_regfile|Mux29~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][2]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][2]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~5 (
// Equation(s):
// \my_regfile|Mux29~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux29~4_combout  & ((\my_regfile|registers[28][2]~q ))) # (!\my_regfile|Mux29~4_combout  & (\my_regfile|registers[24][2]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux29~4_combout ))))

	.dataa(\my_regfile|registers[24][2]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux29~4_combout ),
	.datad(\my_regfile|registers[28][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~6 (
// Equation(s):
// \my_regfile|Mux29~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux29~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux29~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux29~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux29~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~7 (
// Equation(s):
// \my_regfile|Mux29~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][2]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][2]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][2]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~8 (
// Equation(s):
// \my_regfile|Mux29~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux29~7_combout  & ((\my_regfile|registers[31][2]~q ))) # (!\my_regfile|Mux29~7_combout  & (\my_regfile|registers[23][2]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux29~7_combout ))))

	.dataa(\my_regfile|registers[23][2]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux29~7_combout ),
	.datad(\my_regfile|registers[31][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~9 (
// Equation(s):
// \my_regfile|Mux29~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux29~6_combout  & ((\my_regfile|Mux29~8_combout ))) # (!\my_regfile|Mux29~6_combout  & (\my_regfile|Mux29~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux29~6_combout ))))

	.dataa(\my_regfile|Mux29~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux29~6_combout ),
	.datad(\my_regfile|Mux29~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~20 (
// Equation(s):
// \my_regfile|Mux29~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux29~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux29~19_combout )))

	.dataa(\my_regfile|Mux29~9_combout ),
	.datab(\my_regfile|Mux29~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~37 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux29~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux27~20_combout )))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_regfile|Mux27~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~37 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~38 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~38_combout  = (\my_processor|alu1|ShiftLeft0~36_combout ) # ((\my_processor|alu1|ShiftLeft0~37_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|alu1|ShiftLeft0~36_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~37_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~38 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~39 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|Mux31~26_combout  & (\my_processor|alu1|ShiftLeft0~35_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|alu1|ShiftLeft0~38_combout ))))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~35_combout ),
	.datac(\my_processor|alu1|ShiftLeft0~38_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~39 .lut_mask = 16'h88F0;
defparam \my_processor|alu1|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~40 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~40_combout  = (\my_processor|alu1|ShiftLeft0~39_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_processor|alu1|ShiftLeft0~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~40 .lut_mask = 16'h00AA;
defparam \my_processor|alu1|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~125 (
// Equation(s):
// \my_processor|data_writeReg[20]~125_combout  = (\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[21]~92_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[21]~92_combout  & 
// (\my_processor|alu1|ShiftLeft0~63_combout )) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|alu1|ShiftLeft0~84_combout )))))

	.dataa(\my_processor|data_writeReg[21]~91_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~63_combout ),
	.datac(\my_processor|data_writeReg[21]~92_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~125 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[20]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~77 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu1|ShiftRight0~13_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|alu1|ShiftRight0~13_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~77 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~78 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu1|ShiftRight0~14_combout ) # (\my_processor|alu1|ShiftRight0~15_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_processor|alu1|ShiftRight0~19_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~19_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu1|ShiftRight0~14_combout ),
	.datad(\my_processor|alu1|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~78 .lut_mask = 16'hEEE2;
defparam \my_processor|alu1|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~79 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~79_combout  = (\my_processor|alu1|ShiftRight0~77_combout ) # ((\my_processor|alu1|ShiftRight0~78_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_processor|alu1|ShiftRight0~77_combout ),
	.datab(\my_processor|alu1|ShiftRight0~78_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~79 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~126 (
// Equation(s):
// \my_processor|data_writeReg[20]~126_combout  = (\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[20]~125_combout  & ((\my_processor|alu1|ShiftRight0~79_combout ))) # (!\my_processor|data_writeReg[20]~125_combout  & 
// (\my_processor|alu1|ShiftLeft0~40_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[20]~125_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~40_combout ),
	.datab(\my_processor|data_writeReg[21]~91_combout ),
	.datac(\my_processor|data_writeReg[20]~125_combout ),
	.datad(\my_processor|alu1|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~126 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[20]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~127 (
// Equation(s):
// \my_processor|data_writeReg[20]~127_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|data_writeReg[20]~126_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~40_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|data_writeReg[20]~126_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~127 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[20]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~128 (
// Equation(s):
// \my_processor|data_writeReg[20]~128_combout  = (\my_regfile|Mux11~20_combout  & ((\my_processor|data_writeReg[20]~127_combout ) # ((\my_processor|data_operandB[20]~286_combout  & \my_processor|alu1|Selector30~5_combout )))) # 
// (!\my_regfile|Mux11~20_combout  & (\my_processor|data_writeReg[20]~127_combout  & ((\my_processor|data_operandB[20]~286_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_processor|data_operandB[20]~286_combout ),
	.datac(\my_processor|data_writeReg[20]~127_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~128 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[20]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~129 (
// Equation(s):
// \my_processor|data_writeReg[20]~129_combout  = (\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[21]~90_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[21]~90_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[20]~128_combout )))))

	.dataa(\my_processor|data_writeReg[21]~88_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[21]~90_combout ),
	.datad(\my_processor|data_writeReg[20]~128_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~129 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[20]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~10 (
// Equation(s):
// \my_regfile|Mux11~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][20]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][20]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~11 (
// Equation(s):
// \my_regfile|Mux11~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux11~10_combout  & ((\my_regfile|registers[7][20]~q ))) # (!\my_regfile|Mux11~10_combout  & (\my_regfile|registers[5][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux11~10_combout ))))

	.dataa(\my_regfile|registers[5][20]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux11~10_combout ),
	.datad(\my_regfile|registers[7][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~12 (
// Equation(s):
// \my_regfile|Mux11~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][20]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][20]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~13 (
// Equation(s):
// \my_regfile|Mux11~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux11~12_combout  & ((\my_regfile|registers[11][20]~q ))) # (!\my_regfile|Mux11~12_combout  & (\my_regfile|registers[10][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux11~12_combout ))))

	.dataa(\my_regfile|registers[10][20]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux11~12_combout ),
	.datad(\my_regfile|registers[11][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~14 (
// Equation(s):
// \my_regfile|Mux11~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][20]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][20]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~15 (
// Equation(s):
// \my_regfile|Mux11~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux11~14_combout  & ((\my_regfile|registers[3][20]~q ))) # (!\my_regfile|Mux11~14_combout  & (\my_regfile|registers[2][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux11~14_combout ))))

	.dataa(\my_regfile|registers[2][20]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux11~14_combout ),
	.datad(\my_regfile|registers[3][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~16 (
// Equation(s):
// \my_regfile|Mux11~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux11~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux11~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux11~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux11~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~17 (
// Equation(s):
// \my_regfile|Mux11~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][20]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][20]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~18 (
// Equation(s):
// \my_regfile|Mux11~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux11~17_combout  & ((\my_regfile|registers[15][20]~q ))) # (!\my_regfile|Mux11~17_combout  & (\my_regfile|registers[13][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux11~17_combout ))))

	.dataa(\my_regfile|registers[13][20]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux11~17_combout ),
	.datad(\my_regfile|registers[15][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~19 (
// Equation(s):
// \my_regfile|Mux11~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux11~16_combout  & ((\my_regfile|Mux11~18_combout ))) # (!\my_regfile|Mux11~16_combout  & (\my_regfile|Mux11~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux11~16_combout ))))

	.dataa(\my_regfile|Mux11~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux11~16_combout ),
	.datad(\my_regfile|Mux11~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[20]~20 (
// Equation(s):
// \my_processor|data[20]~20_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux11~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux11~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux11~9_combout ),
	.datac(\my_regfile|Mux11~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~20 .lut_mask = 16'h88A0;
defparam \my_processor|data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[20]~20_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~130 (
// Equation(s):
// \my_processor|data_writeReg[20]~130_combout  = (\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[20]~129_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_processor|data_writeReg[20]~129_combout  & 
// (\my_processor|alu1|Add0~40_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[20]~129_combout ))))

	.dataa(\my_processor|alu1|Add0~40_combout ),
	.datab(\my_processor|data_writeReg[21]~88_combout ),
	.datac(\my_processor|data_writeReg[20]~129_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~130 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[20]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~131 (
// Equation(s):
// \my_processor|data_writeReg[20]~131_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[20]~124_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[20]~130_combout ))))

	.dataa(\my_processor|data_writeReg[20]~124_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[20]~130_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~131 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[20]~131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][20] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[20]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~0 (
// Equation(s):
// \my_regfile|Mux11~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][20]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][20]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~1 (
// Equation(s):
// \my_regfile|Mux11~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux11~0_combout  & ((\my_regfile|registers[30][20]~q ))) # (!\my_regfile|Mux11~0_combout  & (\my_regfile|registers[26][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux11~0_combout ))))

	.dataa(\my_regfile|registers[26][20]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux11~0_combout ),
	.datad(\my_regfile|registers[30][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~2 (
// Equation(s):
// \my_regfile|Mux11~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][20]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][20]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~3 (
// Equation(s):
// \my_regfile|Mux11~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux11~2_combout  & ((\my_regfile|registers[29][20]~q ))) # (!\my_regfile|Mux11~2_combout  & (\my_regfile|registers[21][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux11~2_combout ))))

	.dataa(\my_regfile|registers[21][20]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux11~2_combout ),
	.datad(\my_regfile|registers[29][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~4 (
// Equation(s):
// \my_regfile|Mux11~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][20]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][20]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~5 (
// Equation(s):
// \my_regfile|Mux11~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux11~4_combout  & ((\my_regfile|registers[28][20]~q ))) # (!\my_regfile|Mux11~4_combout  & (\my_regfile|registers[24][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux11~4_combout ))))

	.dataa(\my_regfile|registers[24][20]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux11~4_combout ),
	.datad(\my_regfile|registers[28][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~6 (
// Equation(s):
// \my_regfile|Mux11~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux11~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux11~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux11~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux11~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~7 (
// Equation(s):
// \my_regfile|Mux11~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][20]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][20]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][20]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~8 (
// Equation(s):
// \my_regfile|Mux11~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux11~7_combout  & ((\my_regfile|registers[31][20]~q ))) # (!\my_regfile|Mux11~7_combout  & (\my_regfile|registers[23][20]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux11~7_combout ))))

	.dataa(\my_regfile|registers[23][20]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux11~7_combout ),
	.datad(\my_regfile|registers[31][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~9 (
// Equation(s):
// \my_regfile|Mux11~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux11~6_combout  & ((\my_regfile|Mux11~8_combout ))) # (!\my_regfile|Mux11~6_combout  & (\my_regfile|Mux11~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux11~6_combout ))))

	.dataa(\my_regfile|Mux11~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux11~6_combout ),
	.datad(\my_regfile|Mux11~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~20 (
// Equation(s):
// \my_regfile|Mux11~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux11~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux11~19_combout )))

	.dataa(\my_regfile|Mux11~9_combout ),
	.datab(\my_regfile|Mux11~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~52 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~52_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux11~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux13~20_combout )))))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_regfile|Mux13~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~52 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~54 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~54_combout  = (\my_processor|alu1|ShiftRight0~52_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu1|ShiftRight0~53_combout ))

	.dataa(\my_processor|alu1|ShiftRight0~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu1|ShiftRight0~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~54 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~84 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~54_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~61_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~54_combout ),
	.datab(\my_processor|alu1|ShiftRight0~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~84 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~69 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~45_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~33_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~45_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~69 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~72 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftLeft0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftLeft0~71_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~69_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~71_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~72 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~97 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~97_combout  = (\my_processor|alu1|ShiftLeft0~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_regfile|Mux1~20_combout ))))) # (!\my_processor|alu1|ShiftLeft0~4_combout  & (\my_regfile|Mux0~20_combout ))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_processor|alu1|ShiftLeft0~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~97 .lut_mask = 16'hAACA;
defparam \my_processor|alu1|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~73 (
// Equation(s):
// \my_processor|data_writeReg[14]~73_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~97_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~72_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~72_combout ),
	.datab(\my_processor|alu1|ShiftRight0~97_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~73 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~74 (
// Equation(s):
// \my_processor|data_writeReg[14]~74_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|data_writeReg[14]~73_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|data_writeReg[14]~73_combout  & 
// ((\my_processor|alu1|ShiftRight0~86_combout ))) # (!\my_processor|data_writeReg[14]~73_combout  & (\my_processor|alu1|ShiftRight0~84_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~84_combout ),
	.datab(\my_processor|alu1|ShiftRight0~86_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|data_writeReg[14]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~74 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~75 (
// Equation(s):
// \my_processor|data_writeReg[14]~75_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|data_writeReg[14]~74_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~28_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|data_writeReg[14]~74_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~28_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~75 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~76 (
// Equation(s):
// \my_processor|data_writeReg[14]~76_combout  = (\my_regfile|Mux17~20_combout  & ((\my_processor|data_writeReg[14]~75_combout ) # ((\my_processor|data_operandB[14]~418_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux17~20_combout  
// & (\my_processor|data_writeReg[14]~75_combout  & ((\my_processor|data_operandB[14]~418_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_processor|data_operandB[14]~418_combout ),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~76 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~28 (
// Equation(s):
// \my_processor|alu1|Add0~28_combout  = ((\my_regfile|Mux17~20_combout  $ (\my_processor|data_operandB[14]~418_combout  $ (!\my_processor|alu1|Add0~27 )))) # (GND)
// \my_processor|alu1|Add0~29  = CARRY((\my_regfile|Mux17~20_combout  & ((\my_processor|data_operandB[14]~418_combout ) # (!\my_processor|alu1|Add0~27 ))) # (!\my_regfile|Mux17~20_combout  & (\my_processor|data_operandB[14]~418_combout  & 
// !\my_processor|alu1|Add0~27 )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_processor|data_operandB[14]~418_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~27 ),
	.combout(\my_processor|alu1|Add0~28_combout ),
	.cout(\my_processor|alu1|Add0~29 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~10 (
// Equation(s):
// \my_regfile|Mux17~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][14]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][14]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~11 (
// Equation(s):
// \my_regfile|Mux17~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux17~10_combout  & ((\my_regfile|registers[7][14]~q ))) # (!\my_regfile|Mux17~10_combout  & (\my_regfile|registers[5][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux17~10_combout ))))

	.dataa(\my_regfile|registers[5][14]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux17~10_combout ),
	.datad(\my_regfile|registers[7][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~12 (
// Equation(s):
// \my_regfile|Mux17~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][14]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][14]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~13 (
// Equation(s):
// \my_regfile|Mux17~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux17~12_combout  & ((\my_regfile|registers[11][14]~q ))) # (!\my_regfile|Mux17~12_combout  & (\my_regfile|registers[10][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux17~12_combout ))))

	.dataa(\my_regfile|registers[10][14]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux17~12_combout ),
	.datad(\my_regfile|registers[11][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~14 (
// Equation(s):
// \my_regfile|Mux17~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][14]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][14]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~15 (
// Equation(s):
// \my_regfile|Mux17~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux17~14_combout  & ((\my_regfile|registers[3][14]~q ))) # (!\my_regfile|Mux17~14_combout  & (\my_regfile|registers[2][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux17~14_combout ))))

	.dataa(\my_regfile|registers[2][14]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux17~14_combout ),
	.datad(\my_regfile|registers[3][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~16 (
// Equation(s):
// \my_regfile|Mux17~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux17~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux17~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux17~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux17~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~17 (
// Equation(s):
// \my_regfile|Mux17~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][14]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][14]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~18 (
// Equation(s):
// \my_regfile|Mux17~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux17~17_combout  & ((\my_regfile|registers[15][14]~q ))) # (!\my_regfile|Mux17~17_combout  & (\my_regfile|registers[13][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux17~17_combout ))))

	.dataa(\my_regfile|registers[13][14]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux17~17_combout ),
	.datad(\my_regfile|registers[15][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~19 (
// Equation(s):
// \my_regfile|Mux17~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux17~16_combout  & ((\my_regfile|Mux17~18_combout ))) # (!\my_regfile|Mux17~16_combout  & (\my_regfile|Mux17~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux17~16_combout ))))

	.dataa(\my_regfile|Mux17~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux17~16_combout ),
	.datad(\my_regfile|Mux17~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[14]~14 (
// Equation(s):
// \my_processor|data[14]~14_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux17~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux17~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux17~9_combout ),
	.datac(\my_regfile|Mux17~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~14 .lut_mask = 16'h88A0;
defparam \my_processor|data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[14]~14_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~77 (
// Equation(s):
// \my_processor|data_writeReg[14]~77_combout  = (\my_processor|data_writeReg[14]~64_combout  & ((\my_processor|data_writeReg[14]~65_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [14]))) # (!\my_processor|data_writeReg[14]~65_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [14])))) # (!\my_processor|data_writeReg[14]~64_combout  & (((\my_processor|data_writeReg[14]~65_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|data_writeReg[14]~64_combout ),
	.datad(\my_processor|data_writeReg[14]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~77 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~78 (
// Equation(s):
// \my_processor|data_writeReg[14]~78_combout  = (\my_processor|data_writeReg[14]~62_combout  & ((\my_processor|data_writeReg[14]~77_combout  & ((\my_processor|alu1|Add0~28_combout ))) # (!\my_processor|data_writeReg[14]~77_combout  & 
// (\my_processor|data_writeReg[14]~76_combout )))) # (!\my_processor|data_writeReg[14]~62_combout  & (((\my_processor|data_writeReg[14]~77_combout ))))

	.dataa(\my_processor|data_writeReg[14]~76_combout ),
	.datab(\my_processor|alu1|Add0~28_combout ),
	.datac(\my_processor|data_writeReg[14]~62_combout ),
	.datad(\my_processor|data_writeReg[14]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~78 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[14]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~79 (
// Equation(s):
// \my_processor|data_writeReg[14]~79_combout  = (\my_processor|data_writeReg[14]~78_combout  & !\my_processor|is_jal~combout )

	.dataa(\my_processor|data_writeReg[14]~78_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~79 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[14]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][14] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[14]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~0 (
// Equation(s):
// \my_regfile|Mux17~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][14]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][14]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~1 (
// Equation(s):
// \my_regfile|Mux17~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux17~0_combout  & ((\my_regfile|registers[30][14]~q ))) # (!\my_regfile|Mux17~0_combout  & (\my_regfile|registers[26][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux17~0_combout ))))

	.dataa(\my_regfile|registers[26][14]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux17~0_combout ),
	.datad(\my_regfile|registers[30][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~2 (
// Equation(s):
// \my_regfile|Mux17~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][14]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][14]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~3 (
// Equation(s):
// \my_regfile|Mux17~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux17~2_combout  & ((\my_regfile|registers[29][14]~q ))) # (!\my_regfile|Mux17~2_combout  & (\my_regfile|registers[21][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux17~2_combout ))))

	.dataa(\my_regfile|registers[21][14]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux17~2_combout ),
	.datad(\my_regfile|registers[29][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~4 (
// Equation(s):
// \my_regfile|Mux17~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][14]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][14]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~5 (
// Equation(s):
// \my_regfile|Mux17~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux17~4_combout  & ((\my_regfile|registers[28][14]~q ))) # (!\my_regfile|Mux17~4_combout  & (\my_regfile|registers[24][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux17~4_combout ))))

	.dataa(\my_regfile|registers[24][14]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux17~4_combout ),
	.datad(\my_regfile|registers[28][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~6 (
// Equation(s):
// \my_regfile|Mux17~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux17~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux17~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux17~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux17~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~7 (
// Equation(s):
// \my_regfile|Mux17~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][14]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][14]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][14]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~8 (
// Equation(s):
// \my_regfile|Mux17~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux17~7_combout  & ((\my_regfile|registers[31][14]~q ))) # (!\my_regfile|Mux17~7_combout  & (\my_regfile|registers[23][14]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux17~7_combout ))))

	.dataa(\my_regfile|registers[23][14]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux17~7_combout ),
	.datad(\my_regfile|registers[31][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~9 (
// Equation(s):
// \my_regfile|Mux17~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux17~6_combout  & ((\my_regfile|Mux17~8_combout ))) # (!\my_regfile|Mux17~6_combout  & (\my_regfile|Mux17~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux17~6_combout ))))

	.dataa(\my_regfile|Mux17~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux17~6_combout ),
	.datad(\my_regfile|Mux17~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~20 (
// Equation(s):
// \my_regfile|Mux17~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux17~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux17~19_combout )))

	.dataa(\my_regfile|Mux17~9_combout ),
	.datab(\my_regfile|Mux17~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~30 (
// Equation(s):
// \my_processor|alu1|Add0~30_combout  = (\my_regfile|Mux16~20_combout  & ((\my_processor|data_operandB[15]~396_combout  & (\my_processor|alu1|Add0~29  & VCC)) # (!\my_processor|data_operandB[15]~396_combout  & (!\my_processor|alu1|Add0~29 )))) # 
// (!\my_regfile|Mux16~20_combout  & ((\my_processor|data_operandB[15]~396_combout  & (!\my_processor|alu1|Add0~29 )) # (!\my_processor|data_operandB[15]~396_combout  & ((\my_processor|alu1|Add0~29 ) # (GND)))))
// \my_processor|alu1|Add0~31  = CARRY((\my_regfile|Mux16~20_combout  & (!\my_processor|data_operandB[15]~396_combout  & !\my_processor|alu1|Add0~29 )) # (!\my_regfile|Mux16~20_combout  & ((!\my_processor|alu1|Add0~29 ) # 
// (!\my_processor|data_operandB[15]~396_combout ))))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_processor|data_operandB[15]~396_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~29 ),
	.combout(\my_processor|alu1|Add0~30_combout ),
	.cout(\my_processor|alu1|Add0~31 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~10 (
// Equation(s):
// \my_regfile|Mux16~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][15]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][15]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~11 (
// Equation(s):
// \my_regfile|Mux16~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux16~10_combout  & ((\my_regfile|registers[11][15]~q ))) # (!\my_regfile|Mux16~10_combout  & (\my_regfile|registers[9][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux16~10_combout ))))

	.dataa(\my_regfile|registers[9][15]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux16~10_combout ),
	.datad(\my_regfile|registers[11][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~12 (
// Equation(s):
// \my_regfile|Mux16~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][15]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][15]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~13 (
// Equation(s):
// \my_regfile|Mux16~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux16~12_combout  & ((\my_regfile|registers[7][15]~q ))) # (!\my_regfile|Mux16~12_combout  & (\my_regfile|registers[6][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux16~12_combout ))))

	.dataa(\my_regfile|registers[6][15]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux16~12_combout ),
	.datad(\my_regfile|registers[7][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~14 (
// Equation(s):
// \my_regfile|Mux16~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][15]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][15]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~15 (
// Equation(s):
// \my_regfile|Mux16~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux16~14_combout  & ((\my_regfile|registers[3][15]~q ))) # (!\my_regfile|Mux16~14_combout  & (\my_regfile|registers[1][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux16~14_combout ))))

	.dataa(\my_regfile|registers[1][15]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux16~14_combout ),
	.datad(\my_regfile|registers[3][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~16 (
// Equation(s):
// \my_regfile|Mux16~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux16~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux16~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux16~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux16~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~17 (
// Equation(s):
// \my_regfile|Mux16~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][15]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][15]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~18 (
// Equation(s):
// \my_regfile|Mux16~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux16~17_combout  & ((\my_regfile|registers[15][15]~q ))) # (!\my_regfile|Mux16~17_combout  & (\my_regfile|registers[14][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux16~17_combout ))))

	.dataa(\my_regfile|registers[14][15]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux16~17_combout ),
	.datad(\my_regfile|registers[15][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~19 (
// Equation(s):
// \my_regfile|Mux16~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux16~16_combout  & ((\my_regfile|Mux16~18_combout ))) # (!\my_regfile|Mux16~16_combout  & (\my_regfile|Mux16~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux16~16_combout ))))

	.dataa(\my_regfile|Mux16~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux16~16_combout ),
	.datad(\my_regfile|Mux16~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[15]~15 (
// Equation(s):
// \my_processor|data[15]~15_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux16~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux16~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux16~9_combout ),
	.datac(\my_regfile|Mux16~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~15 .lut_mask = 16'h88A0;
defparam \my_processor|data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~15_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~80 (
// Equation(s):
// \my_processor|data_writeReg[15]~80_combout  = (\my_processor|data_writeReg[14]~64_combout  & ((\my_processor|data_writeReg[14]~65_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # (!\my_processor|data_writeReg[14]~65_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [15])))) # (!\my_processor|data_writeReg[14]~64_combout  & (((\my_processor|data_writeReg[14]~65_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|data_writeReg[14]~64_combout ),
	.datad(\my_processor|data_writeReg[14]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~80 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~23 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~22_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~19_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~22_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~23 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~31 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftLeft0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftLeft0~30_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~23_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~30_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~31 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~81 (
// Equation(s):
// \my_processor|data_writeReg[15]~81_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~31_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~31_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~81 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~82 (
// Equation(s):
// \my_processor|data_writeReg[15]~82_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|data_writeReg[15]~81_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|data_writeReg[15]~81_combout  & 
// ((\my_processor|alu1|ShiftRight0~89_combout ))) # (!\my_processor|data_writeReg[15]~81_combout  & (\my_processor|alu1|ShiftRight0~88_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~88_combout ),
	.datab(\my_processor|alu1|ShiftRight0~89_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|data_writeReg[15]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~82 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~83 (
// Equation(s):
// \my_processor|data_writeReg[15]~83_combout  = (\my_regfile|Mux16~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[15]~396_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux16~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[15]~396_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_processor|data_operandB[15]~396_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~83 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~84 (
// Equation(s):
// \my_processor|data_writeReg[15]~84_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|data_writeReg[15]~83_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|data_writeReg[15]~83_combout  & 
// ((\my_processor|data_writeReg[15]~82_combout ))) # (!\my_processor|data_writeReg[15]~83_combout  & (\my_processor|alu1|Add1~30_combout ))))

	.dataa(\my_processor|alu1|Add1~30_combout ),
	.datab(\my_processor|data_writeReg[15]~82_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|data_writeReg[15]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~84 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~85 (
// Equation(s):
// \my_processor|data_writeReg[15]~85_combout  = (\my_processor|data_writeReg[15]~80_combout  & (\my_processor|is_jal~combout )) # (!\my_processor|data_writeReg[15]~80_combout  & (!\my_processor|is_jal~combout  & \my_processor|data_writeReg[15]~84_combout ))

	.dataa(\my_processor|data_writeReg[15]~80_combout ),
	.datab(\my_processor|is_jal~combout ),
	.datac(\my_processor|data_writeReg[15]~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~85 .lut_mask = 16'h9898;
defparam \my_processor|data_writeReg[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~86 (
// Equation(s):
// \my_processor|data_writeReg[15]~86_combout  = (\my_processor|data_writeReg[15]~80_combout  & (!\my_processor|data_writeReg[15]~85_combout  & ((\my_processor|alu1|Add0~30_combout ) # (!\my_processor|data_writeReg[14]~62_combout )))) # 
// (!\my_processor|data_writeReg[15]~80_combout  & (((\my_processor|data_writeReg[14]~62_combout  & \my_processor|data_writeReg[15]~85_combout ))))

	.dataa(\my_processor|alu1|Add0~30_combout ),
	.datab(\my_processor|data_writeReg[14]~62_combout ),
	.datac(\my_processor|data_writeReg[15]~80_combout ),
	.datad(\my_processor|data_writeReg[15]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~86 .lut_mask = 16'h0CB0;
defparam \my_processor|data_writeReg[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][15] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[15]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~0 (
// Equation(s):
// \my_regfile|Mux16~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][15]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][15]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~1 (
// Equation(s):
// \my_regfile|Mux16~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux16~0_combout  & ((\my_regfile|registers[29][15]~q ))) # (!\my_regfile|Mux16~0_combout  & (\my_regfile|registers[25][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux16~0_combout ))))

	.dataa(\my_regfile|registers[25][15]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux16~0_combout ),
	.datad(\my_regfile|registers[29][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~2 (
// Equation(s):
// \my_regfile|Mux16~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][15]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][15]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~3 (
// Equation(s):
// \my_regfile|Mux16~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux16~2_combout  & ((\my_regfile|registers[30][15]~q ))) # (!\my_regfile|Mux16~2_combout  & (\my_regfile|registers[22][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux16~2_combout ))))

	.dataa(\my_regfile|registers[22][15]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux16~2_combout ),
	.datad(\my_regfile|registers[30][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~4 (
// Equation(s):
// \my_regfile|Mux16~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][15]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][15]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~5 (
// Equation(s):
// \my_regfile|Mux16~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux16~4_combout  & ((\my_regfile|registers[28][15]~q ))) # (!\my_regfile|Mux16~4_combout  & (\my_regfile|registers[20][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux16~4_combout ))))

	.dataa(\my_regfile|registers[20][15]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux16~4_combout ),
	.datad(\my_regfile|registers[28][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~6 (
// Equation(s):
// \my_regfile|Mux16~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux16~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux16~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux16~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux16~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~7 (
// Equation(s):
// \my_regfile|Mux16~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][15]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][15]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][15]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~8 (
// Equation(s):
// \my_regfile|Mux16~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux16~7_combout  & ((\my_regfile|registers[31][15]~q ))) # (!\my_regfile|Mux16~7_combout  & (\my_regfile|registers[27][15]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux16~7_combout ))))

	.dataa(\my_regfile|registers[27][15]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux16~7_combout ),
	.datad(\my_regfile|registers[31][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~9 (
// Equation(s):
// \my_regfile|Mux16~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux16~6_combout  & ((\my_regfile|Mux16~8_combout ))) # (!\my_regfile|Mux16~6_combout  & (\my_regfile|Mux16~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux16~6_combout ))))

	.dataa(\my_regfile|Mux16~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux16~6_combout ),
	.datad(\my_regfile|Mux16~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~20 (
// Equation(s):
// \my_regfile|Mux16~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux16~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux16~19_combout )))

	.dataa(\my_regfile|Mux16~9_combout ),
	.datab(\my_regfile|Mux16~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~32 (
// Equation(s):
// \my_processor|alu1|Add0~32_combout  = ((\my_regfile|Mux15~20_combout  $ (\my_processor|data_operandB[16]~374_combout  $ (!\my_processor|alu1|Add0~31 )))) # (GND)
// \my_processor|alu1|Add0~33  = CARRY((\my_regfile|Mux15~20_combout  & ((\my_processor|data_operandB[16]~374_combout ) # (!\my_processor|alu1|Add0~31 ))) # (!\my_regfile|Mux15~20_combout  & (\my_processor|data_operandB[16]~374_combout  & 
// !\my_processor|alu1|Add0~31 )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_processor|data_operandB[16]~374_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~31 ),
	.combout(\my_processor|alu1|Add0~32_combout ),
	.cout(\my_processor|alu1|Add0~33 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~5 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~5_combout  = (\my_regfile|Mux31~26_combout  & (\my_processor|alu1|ShiftLeft0~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~5 .lut_mask = 16'h0088;
defparam \my_processor|alu1|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~75 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~74_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~62_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~74_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~75 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~93 (
// Equation(s):
// \my_processor|data_writeReg[16]~93_combout  = (\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[21]~92_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[21]~92_combout  & 
// (\my_processor|alu1|ShiftLeft0~50_combout )) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|alu1|ShiftLeft0~75_combout )))))

	.dataa(\my_processor|data_writeReg[21]~91_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~50_combout ),
	.datac(\my_processor|data_writeReg[21]~92_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~93 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[16]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~24 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftRight0~16_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~23_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~16_combout ),
	.datab(\my_processor|alu1|ShiftRight0~23_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~24 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~94 (
// Equation(s):
// \my_processor|data_writeReg[16]~94_combout  = (\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[16]~93_combout  & ((\my_processor|alu1|ShiftRight0~24_combout ))) # (!\my_processor|data_writeReg[16]~93_combout  & 
// (\my_processor|alu1|ShiftLeft0~5_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[16]~93_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~5_combout ),
	.datab(\my_processor|data_writeReg[21]~91_combout ),
	.datac(\my_processor|data_writeReg[16]~93_combout ),
	.datad(\my_processor|alu1|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~94 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[16]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~95 (
// Equation(s):
// \my_processor|data_writeReg[16]~95_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|data_writeReg[16]~94_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~32_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|data_writeReg[16]~94_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~95 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[16]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~96 (
// Equation(s):
// \my_processor|data_writeReg[16]~96_combout  = (\my_regfile|Mux15~20_combout  & ((\my_processor|data_writeReg[16]~95_combout ) # ((\my_processor|data_operandB[16]~374_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux15~20_combout  
// & (\my_processor|data_writeReg[16]~95_combout  & ((\my_processor|data_operandB[16]~374_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_processor|data_operandB[16]~374_combout ),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~96 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[16]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~97 (
// Equation(s):
// \my_processor|data_writeReg[16]~97_combout  = (\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[21]~90_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[21]~90_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[16]~96_combout )))))

	.dataa(\my_processor|data_writeReg[21]~88_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[21]~90_combout ),
	.datad(\my_processor|data_writeReg[16]~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~97 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[16]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~10 (
// Equation(s):
// \my_regfile|Mux15~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][16]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][16]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~11 (
// Equation(s):
// \my_regfile|Mux15~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux15~10_combout  & ((\my_regfile|registers[7][16]~q ))) # (!\my_regfile|Mux15~10_combout  & (\my_regfile|registers[5][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux15~10_combout ))))

	.dataa(\my_regfile|registers[5][16]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux15~10_combout ),
	.datad(\my_regfile|registers[7][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~12 (
// Equation(s):
// \my_regfile|Mux15~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][16]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][16]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~13 (
// Equation(s):
// \my_regfile|Mux15~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux15~12_combout  & ((\my_regfile|registers[11][16]~q ))) # (!\my_regfile|Mux15~12_combout  & (\my_regfile|registers[10][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux15~12_combout ))))

	.dataa(\my_regfile|registers[10][16]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux15~12_combout ),
	.datad(\my_regfile|registers[11][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~14 (
// Equation(s):
// \my_regfile|Mux15~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][16]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][16]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~15 (
// Equation(s):
// \my_regfile|Mux15~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux15~14_combout  & ((\my_regfile|registers[3][16]~q ))) # (!\my_regfile|Mux15~14_combout  & (\my_regfile|registers[2][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux15~14_combout ))))

	.dataa(\my_regfile|registers[2][16]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux15~14_combout ),
	.datad(\my_regfile|registers[3][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~16 (
// Equation(s):
// \my_regfile|Mux15~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux15~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux15~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux15~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux15~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~17 (
// Equation(s):
// \my_regfile|Mux15~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][16]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][16]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~18 (
// Equation(s):
// \my_regfile|Mux15~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux15~17_combout  & ((\my_regfile|registers[15][16]~q ))) # (!\my_regfile|Mux15~17_combout  & (\my_regfile|registers[13][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux15~17_combout ))))

	.dataa(\my_regfile|registers[13][16]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux15~17_combout ),
	.datad(\my_regfile|registers[15][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~19 (
// Equation(s):
// \my_regfile|Mux15~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux15~16_combout  & ((\my_regfile|Mux15~18_combout ))) # (!\my_regfile|Mux15~16_combout  & (\my_regfile|Mux15~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux15~16_combout ))))

	.dataa(\my_regfile|Mux15~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux15~16_combout ),
	.datad(\my_regfile|Mux15~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[16]~16 (
// Equation(s):
// \my_processor|data[16]~16_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux15~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux15~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux15~9_combout ),
	.datac(\my_regfile|Mux15~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~16 .lut_mask = 16'h88A0;
defparam \my_processor|data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[16]~16_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~98 (
// Equation(s):
// \my_processor|data_writeReg[16]~98_combout  = (\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[16]~97_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|data_writeReg[16]~97_combout  & 
// (\my_processor|alu1|Add0~32_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[16]~97_combout ))))

	.dataa(\my_processor|alu1|Add0~32_combout ),
	.datab(\my_processor|data_writeReg[21]~88_combout ),
	.datac(\my_processor|data_writeReg[16]~97_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~98 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[16]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~99 (
// Equation(s):
// \my_processor|data_writeReg[16]~99_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[16]~87_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[16]~98_combout ))))

	.dataa(\my_processor|data_writeReg[16]~87_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[16]~98_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~99 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[16]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][16] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[16]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~0 (
// Equation(s):
// \my_regfile|Mux15~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][16]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][16]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~1 (
// Equation(s):
// \my_regfile|Mux15~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux15~0_combout  & ((\my_regfile|registers[30][16]~q ))) # (!\my_regfile|Mux15~0_combout  & (\my_regfile|registers[26][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux15~0_combout ))))

	.dataa(\my_regfile|registers[26][16]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux15~0_combout ),
	.datad(\my_regfile|registers[30][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~2 (
// Equation(s):
// \my_regfile|Mux15~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][16]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][16]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~3 (
// Equation(s):
// \my_regfile|Mux15~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux15~2_combout  & ((\my_regfile|registers[29][16]~q ))) # (!\my_regfile|Mux15~2_combout  & (\my_regfile|registers[21][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux15~2_combout ))))

	.dataa(\my_regfile|registers[21][16]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux15~2_combout ),
	.datad(\my_regfile|registers[29][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~4 (
// Equation(s):
// \my_regfile|Mux15~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][16]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][16]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~5 (
// Equation(s):
// \my_regfile|Mux15~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux15~4_combout  & ((\my_regfile|registers[28][16]~q ))) # (!\my_regfile|Mux15~4_combout  & (\my_regfile|registers[24][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux15~4_combout ))))

	.dataa(\my_regfile|registers[24][16]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux15~4_combout ),
	.datad(\my_regfile|registers[28][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~6 (
// Equation(s):
// \my_regfile|Mux15~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux15~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux15~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux15~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux15~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~7 (
// Equation(s):
// \my_regfile|Mux15~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][16]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][16]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][16]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~8 (
// Equation(s):
// \my_regfile|Mux15~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux15~7_combout  & ((\my_regfile|registers[31][16]~q ))) # (!\my_regfile|Mux15~7_combout  & (\my_regfile|registers[23][16]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux15~7_combout ))))

	.dataa(\my_regfile|registers[23][16]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux15~7_combout ),
	.datad(\my_regfile|registers[31][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~9 (
// Equation(s):
// \my_regfile|Mux15~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux15~6_combout  & ((\my_regfile|Mux15~8_combout ))) # (!\my_regfile|Mux15~6_combout  & (\my_regfile|Mux15~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux15~6_combout ))))

	.dataa(\my_regfile|Mux15~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux15~6_combout ),
	.datad(\my_regfile|Mux15~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~20 (
// Equation(s):
// \my_regfile|Mux15~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux15~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux15~19_combout )))

	.dataa(\my_regfile|Mux15~9_combout ),
	.datab(\my_regfile|Mux15~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~34 (
// Equation(s):
// \my_processor|alu1|Add0~34_combout  = (\my_regfile|Mux14~20_combout  & ((\my_processor|data_operandB[17]~352_combout  & (\my_processor|alu1|Add0~33  & VCC)) # (!\my_processor|data_operandB[17]~352_combout  & (!\my_processor|alu1|Add0~33 )))) # 
// (!\my_regfile|Mux14~20_combout  & ((\my_processor|data_operandB[17]~352_combout  & (!\my_processor|alu1|Add0~33 )) # (!\my_processor|data_operandB[17]~352_combout  & ((\my_processor|alu1|Add0~33 ) # (GND)))))
// \my_processor|alu1|Add0~35  = CARRY((\my_regfile|Mux14~20_combout  & (!\my_processor|data_operandB[17]~352_combout  & !\my_processor|alu1|Add0~33 )) # (!\my_regfile|Mux14~20_combout  & ((!\my_processor|alu1|Add0~33 ) # 
// (!\my_processor|data_operandB[17]~352_combout ))))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_processor|data_operandB[17]~352_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~33 ),
	.combout(\my_processor|alu1|Add0~34_combout ),
	.cout(\my_processor|alu1|Add0~35 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~99 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~99_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|alu1|ShiftLeft0~18_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu1|ShiftLeft0~18_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~99 .lut_mask = 16'h0010;
defparam \my_processor|alu1|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~101 (
// Equation(s):
// \my_processor|data_writeReg[17]~101_combout  = (\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[21]~91_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[21]~91_combout  & 
// (\my_processor|alu1|ShiftLeft0~99_combout )) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|alu1|ShiftLeft0~78_combout )))))

	.dataa(\my_processor|data_writeReg[21]~92_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~99_combout ),
	.datac(\my_processor|data_writeReg[21]~91_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~101 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[17]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~44 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~43_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~38_combout ),
	.datab(\my_processor|alu1|ShiftRight0~43_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~44 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~102 (
// Equation(s):
// \my_processor|data_writeReg[17]~102_combout  = (\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[17]~101_combout  & ((\my_processor|alu1|ShiftRight0~44_combout ))) # (!\my_processor|data_writeReg[17]~101_combout  & 
// (\my_processor|alu1|ShiftLeft0~54_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[17]~101_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~54_combout ),
	.datab(\my_processor|data_writeReg[21]~92_combout ),
	.datac(\my_processor|data_writeReg[17]~101_combout ),
	.datad(\my_processor|alu1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~102 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[17]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~103 (
// Equation(s):
// \my_processor|data_writeReg[17]~103_combout  = (\my_regfile|Mux14~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[17]~352_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux14~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[17]~352_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_processor|data_operandB[17]~352_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~103 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[17]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~104 (
// Equation(s):
// \my_processor|data_writeReg[17]~104_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|data_writeReg[17]~103_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|data_writeReg[17]~103_combout  & 
// ((\my_processor|data_writeReg[17]~102_combout ))) # (!\my_processor|data_writeReg[17]~103_combout  & (\my_processor|alu1|Add1~34_combout ))))

	.dataa(\my_processor|alu1|Add1~34_combout ),
	.datab(\my_processor|data_writeReg[17]~102_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|data_writeReg[17]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~104 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[17]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~105 (
// Equation(s):
// \my_processor|data_writeReg[17]~105_combout  = (\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[21]~88_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[21]~88_combout  & 
// (\my_processor|alu1|Add0~34_combout )) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[17]~104_combout )))))

	.dataa(\my_processor|data_writeReg[21]~90_combout ),
	.datab(\my_processor|alu1|Add0~34_combout ),
	.datac(\my_processor|data_writeReg[21]~88_combout ),
	.datad(\my_processor|data_writeReg[17]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~105 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[17]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~10 (
// Equation(s):
// \my_regfile|Mux14~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][17]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][17]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~11 (
// Equation(s):
// \my_regfile|Mux14~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux14~10_combout  & ((\my_regfile|registers[11][17]~q ))) # (!\my_regfile|Mux14~10_combout  & (\my_regfile|registers[9][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux14~10_combout ))))

	.dataa(\my_regfile|registers[9][17]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux14~10_combout ),
	.datad(\my_regfile|registers[11][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~12 (
// Equation(s):
// \my_regfile|Mux14~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][17]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][17]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~13 (
// Equation(s):
// \my_regfile|Mux14~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux14~12_combout  & ((\my_regfile|registers[7][17]~q ))) # (!\my_regfile|Mux14~12_combout  & (\my_regfile|registers[6][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux14~12_combout ))))

	.dataa(\my_regfile|registers[6][17]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux14~12_combout ),
	.datad(\my_regfile|registers[7][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~14 (
// Equation(s):
// \my_regfile|Mux14~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][17]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][17]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~15 (
// Equation(s):
// \my_regfile|Mux14~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux14~14_combout  & ((\my_regfile|registers[3][17]~q ))) # (!\my_regfile|Mux14~14_combout  & (\my_regfile|registers[1][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux14~14_combout ))))

	.dataa(\my_regfile|registers[1][17]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux14~14_combout ),
	.datad(\my_regfile|registers[3][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~16 (
// Equation(s):
// \my_regfile|Mux14~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux14~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux14~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux14~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux14~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~17 (
// Equation(s):
// \my_regfile|Mux14~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][17]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][17]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~18 (
// Equation(s):
// \my_regfile|Mux14~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux14~17_combout  & ((\my_regfile|registers[15][17]~q ))) # (!\my_regfile|Mux14~17_combout  & (\my_regfile|registers[14][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux14~17_combout ))))

	.dataa(\my_regfile|registers[14][17]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux14~17_combout ),
	.datad(\my_regfile|registers[15][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~19 (
// Equation(s):
// \my_regfile|Mux14~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux14~16_combout  & ((\my_regfile|Mux14~18_combout ))) # (!\my_regfile|Mux14~16_combout  & (\my_regfile|Mux14~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux14~16_combout ))))

	.dataa(\my_regfile|Mux14~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux14~16_combout ),
	.datad(\my_regfile|Mux14~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[17]~17 (
// Equation(s):
// \my_processor|data[17]~17_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux14~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux14~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux14~9_combout ),
	.datac(\my_regfile|Mux14~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~17 .lut_mask = 16'h88A0;
defparam \my_processor|data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~17_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~106 (
// Equation(s):
// \my_processor|data_writeReg[17]~106_combout  = (\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[17]~105_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_processor|data_writeReg[17]~105_combout  & 
// (\my_regfile|Mux0~20_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[17]~105_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[21]~90_combout ),
	.datac(\my_processor|data_writeReg[17]~105_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~106 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[17]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~107 (
// Equation(s):
// \my_processor|data_writeReg[17]~107_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[17]~100_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[17]~106_combout ))))

	.dataa(\my_processor|data_writeReg[17]~100_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[17]~106_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~107 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[17]~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][17] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[17]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~0 (
// Equation(s):
// \my_regfile|Mux14~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][17]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][17]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~1 (
// Equation(s):
// \my_regfile|Mux14~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux14~0_combout  & ((\my_regfile|registers[29][17]~q ))) # (!\my_regfile|Mux14~0_combout  & (\my_regfile|registers[25][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux14~0_combout ))))

	.dataa(\my_regfile|registers[25][17]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux14~0_combout ),
	.datad(\my_regfile|registers[29][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~2 (
// Equation(s):
// \my_regfile|Mux14~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][17]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][17]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~3 (
// Equation(s):
// \my_regfile|Mux14~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux14~2_combout  & ((\my_regfile|registers[30][17]~q ))) # (!\my_regfile|Mux14~2_combout  & (\my_regfile|registers[22][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux14~2_combout ))))

	.dataa(\my_regfile|registers[22][17]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux14~2_combout ),
	.datad(\my_regfile|registers[30][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~4 (
// Equation(s):
// \my_regfile|Mux14~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][17]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][17]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~5 (
// Equation(s):
// \my_regfile|Mux14~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux14~4_combout  & ((\my_regfile|registers[28][17]~q ))) # (!\my_regfile|Mux14~4_combout  & (\my_regfile|registers[20][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux14~4_combout ))))

	.dataa(\my_regfile|registers[20][17]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux14~4_combout ),
	.datad(\my_regfile|registers[28][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~6 (
// Equation(s):
// \my_regfile|Mux14~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux14~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux14~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux14~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux14~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~7 (
// Equation(s):
// \my_regfile|Mux14~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][17]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][17]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][17]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~8 (
// Equation(s):
// \my_regfile|Mux14~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux14~7_combout  & ((\my_regfile|registers[31][17]~q ))) # (!\my_regfile|Mux14~7_combout  & (\my_regfile|registers[27][17]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux14~7_combout ))))

	.dataa(\my_regfile|registers[27][17]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux14~7_combout ),
	.datad(\my_regfile|registers[31][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~9 (
// Equation(s):
// \my_regfile|Mux14~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux14~6_combout  & ((\my_regfile|Mux14~8_combout ))) # (!\my_regfile|Mux14~6_combout  & (\my_regfile|Mux14~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux14~6_combout ))))

	.dataa(\my_regfile|Mux14~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux14~6_combout ),
	.datad(\my_regfile|Mux14~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~20 (
// Equation(s):
// \my_regfile|Mux14~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux14~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux14~19_combout )))

	.dataa(\my_regfile|Mux14~9_combout ),
	.datab(\my_regfile|Mux14~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~36 (
// Equation(s):
// \my_processor|alu1|Add0~36_combout  = ((\my_regfile|Mux13~20_combout  $ (\my_processor|data_operandB[18]~330_combout  $ (!\my_processor|alu1|Add0~35 )))) # (GND)
// \my_processor|alu1|Add0~37  = CARRY((\my_regfile|Mux13~20_combout  & ((\my_processor|data_operandB[18]~330_combout ) # (!\my_processor|alu1|Add0~35 ))) # (!\my_regfile|Mux13~20_combout  & (\my_processor|data_operandB[18]~330_combout  & 
// !\my_processor|alu1|Add0~35 )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_processor|data_operandB[18]~330_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~35 ),
	.combout(\my_processor|alu1|Add0~36_combout ),
	.cout(\my_processor|alu1|Add0~37 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~100 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~100_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu1|ShiftLeft0~33_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu1|ShiftLeft0~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~100 .lut_mask = 16'h1010;
defparam \my_processor|alu1|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~109 (
// Equation(s):
// \my_processor|data_writeReg[18]~109_combout  = (\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[21]~92_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[21]~92_combout  & 
// (\my_processor|alu1|ShiftLeft0~57_combout )) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|alu1|ShiftLeft0~80_combout )))))

	.dataa(\my_processor|data_writeReg[21]~91_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~57_combout ),
	.datac(\my_processor|data_writeReg[21]~92_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~109 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[18]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~110 (
// Equation(s):
// \my_processor|data_writeReg[18]~110_combout  = (\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|data_writeReg[18]~109_combout  & ((\my_processor|alu1|ShiftRight0~56_combout ))) # (!\my_processor|data_writeReg[18]~109_combout  & 
// (\my_processor|alu1|ShiftLeft0~100_combout )))) # (!\my_processor|data_writeReg[21]~91_combout  & (((\my_processor|data_writeReg[18]~109_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~100_combout ),
	.datab(\my_processor|data_writeReg[21]~91_combout ),
	.datac(\my_processor|data_writeReg[18]~109_combout ),
	.datad(\my_processor|alu1|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~110 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[18]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~111 (
// Equation(s):
// \my_processor|data_writeReg[18]~111_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|data_writeReg[18]~110_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~36_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|data_writeReg[18]~110_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~111 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[18]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~112 (
// Equation(s):
// \my_processor|data_writeReg[18]~112_combout  = (\my_regfile|Mux13~20_combout  & ((\my_processor|data_writeReg[18]~111_combout ) # ((\my_processor|data_operandB[18]~330_combout  & \my_processor|alu1|Selector30~5_combout )))) # 
// (!\my_regfile|Mux13~20_combout  & (\my_processor|data_writeReg[18]~111_combout  & ((\my_processor|data_operandB[18]~330_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_processor|data_operandB[18]~330_combout ),
	.datac(\my_processor|data_writeReg[18]~111_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~112 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[18]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~113 (
// Equation(s):
// \my_processor|data_writeReg[18]~113_combout  = (\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[21]~90_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[21]~90_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[18]~112_combout )))))

	.dataa(\my_processor|data_writeReg[21]~88_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[21]~90_combout ),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~113 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[18]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~10 (
// Equation(s):
// \my_regfile|Mux13~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][18]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][18]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~11 (
// Equation(s):
// \my_regfile|Mux13~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux13~10_combout  & ((\my_regfile|registers[7][18]~q ))) # (!\my_regfile|Mux13~10_combout  & (\my_regfile|registers[5][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux13~10_combout ))))

	.dataa(\my_regfile|registers[5][18]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux13~10_combout ),
	.datad(\my_regfile|registers[7][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~12 (
// Equation(s):
// \my_regfile|Mux13~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][18]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][18]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~13 (
// Equation(s):
// \my_regfile|Mux13~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux13~12_combout  & ((\my_regfile|registers[11][18]~q ))) # (!\my_regfile|Mux13~12_combout  & (\my_regfile|registers[10][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux13~12_combout ))))

	.dataa(\my_regfile|registers[10][18]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux13~12_combout ),
	.datad(\my_regfile|registers[11][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~14 (
// Equation(s):
// \my_regfile|Mux13~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][18]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][18]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~15 (
// Equation(s):
// \my_regfile|Mux13~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux13~14_combout  & ((\my_regfile|registers[3][18]~q ))) # (!\my_regfile|Mux13~14_combout  & (\my_regfile|registers[2][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux13~14_combout ))))

	.dataa(\my_regfile|registers[2][18]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux13~14_combout ),
	.datad(\my_regfile|registers[3][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~16 (
// Equation(s):
// \my_regfile|Mux13~16_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|Mux13~13_combout )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux13~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|Mux13~13_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|Mux13~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~17 (
// Equation(s):
// \my_regfile|Mux13~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][18]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][18]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~18 (
// Equation(s):
// \my_regfile|Mux13~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux13~17_combout  & ((\my_regfile|registers[15][18]~q ))) # (!\my_regfile|Mux13~17_combout  & (\my_regfile|registers[13][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux13~17_combout ))))

	.dataa(\my_regfile|registers[13][18]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux13~17_combout ),
	.datad(\my_regfile|registers[15][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~19 (
// Equation(s):
// \my_regfile|Mux13~19_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux13~16_combout  & ((\my_regfile|Mux13~18_combout ))) # (!\my_regfile|Mux13~16_combout  & (\my_regfile|Mux13~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux13~16_combout ))))

	.dataa(\my_regfile|Mux13~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux13~16_combout ),
	.datad(\my_regfile|Mux13~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[18]~18 (
// Equation(s):
// \my_processor|data[18]~18_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux13~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux13~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux13~9_combout ),
	.datac(\my_regfile|Mux13~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~18 .lut_mask = 16'h88A0;
defparam \my_processor|data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[18]~18_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~114 (
// Equation(s):
// \my_processor|data_writeReg[18]~114_combout  = (\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[18]~113_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_processor|data_writeReg[18]~113_combout  & 
// (\my_processor|alu1|Add0~36_combout )))) # (!\my_processor|data_writeReg[21]~88_combout  & (((\my_processor|data_writeReg[18]~113_combout ))))

	.dataa(\my_processor|alu1|Add0~36_combout ),
	.datab(\my_processor|data_writeReg[21]~88_combout ),
	.datac(\my_processor|data_writeReg[18]~113_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~114 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[18]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~115 (
// Equation(s):
// \my_processor|data_writeReg[18]~115_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[18]~108_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[18]~114_combout ))))

	.dataa(\my_processor|data_writeReg[18]~108_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[18]~114_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~115 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[18]~115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][18] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[18]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~0 (
// Equation(s):
// \my_regfile|Mux13~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][18]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][18]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~1 (
// Equation(s):
// \my_regfile|Mux13~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux13~0_combout  & ((\my_regfile|registers[30][18]~q ))) # (!\my_regfile|Mux13~0_combout  & (\my_regfile|registers[26][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux13~0_combout ))))

	.dataa(\my_regfile|registers[26][18]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux13~0_combout ),
	.datad(\my_regfile|registers[30][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~2 (
// Equation(s):
// \my_regfile|Mux13~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][18]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][18]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~3 (
// Equation(s):
// \my_regfile|Mux13~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux13~2_combout  & ((\my_regfile|registers[29][18]~q ))) # (!\my_regfile|Mux13~2_combout  & (\my_regfile|registers[21][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux13~2_combout ))))

	.dataa(\my_regfile|registers[21][18]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux13~2_combout ),
	.datad(\my_regfile|registers[29][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~4 (
// Equation(s):
// \my_regfile|Mux13~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][18]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][18]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~5 (
// Equation(s):
// \my_regfile|Mux13~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux13~4_combout  & ((\my_regfile|registers[28][18]~q ))) # (!\my_regfile|Mux13~4_combout  & (\my_regfile|registers[24][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux13~4_combout ))))

	.dataa(\my_regfile|registers[24][18]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux13~4_combout ),
	.datad(\my_regfile|registers[28][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~6 (
// Equation(s):
// \my_regfile|Mux13~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux13~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux13~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux13~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux13~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~7 (
// Equation(s):
// \my_regfile|Mux13~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][18]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][18]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][18]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~8 (
// Equation(s):
// \my_regfile|Mux13~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux13~7_combout  & ((\my_regfile|registers[31][18]~q ))) # (!\my_regfile|Mux13~7_combout  & (\my_regfile|registers[23][18]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux13~7_combout ))))

	.dataa(\my_regfile|registers[23][18]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux13~7_combout ),
	.datad(\my_regfile|registers[31][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~9 (
// Equation(s):
// \my_regfile|Mux13~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux13~6_combout  & ((\my_regfile|Mux13~8_combout ))) # (!\my_regfile|Mux13~6_combout  & (\my_regfile|Mux13~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux13~6_combout ))))

	.dataa(\my_regfile|Mux13~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux13~6_combout ),
	.datad(\my_regfile|Mux13~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~20 (
// Equation(s):
// \my_regfile|Mux13~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux13~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux13~19_combout )))

	.dataa(\my_regfile|Mux13~9_combout ),
	.datab(\my_regfile|Mux13~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~34 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~34_combout  = (!\my_processor|alu1|Selector29~3_combout  & ((\my_processor|alu1|ShiftLeft0~17_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu1|ShiftLeft0~18_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu1|ShiftLeft0~18_combout ),
	.datad(\my_processor|alu1|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~34 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~81 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftLeft0~12_combout )))

	.dataa(\my_processor|alu1|ShiftLeft0~29_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~12_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~81 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~117 (
// Equation(s):
// \my_processor|data_writeReg[19]~117_combout  = (\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[21]~91_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[21]~91_combout  & 
// (\my_processor|alu1|ShiftLeft0~34_combout )) # (!\my_processor|data_writeReg[21]~91_combout  & ((\my_processor|alu1|ShiftLeft0~81_combout )))))

	.dataa(\my_processor|data_writeReg[21]~92_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~34_combout ),
	.datac(\my_processor|data_writeReg[21]~91_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~117 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[19]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~67 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|alu1|ShiftRight0~66_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|alu1|ShiftRight0~66_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~67 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~71 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~71_combout  = (\my_processor|alu1|ShiftRight0~67_combout ) # ((\my_processor|alu1|ShiftRight0~70_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|alu1|ShiftRight0~67_combout ),
	.datab(\my_processor|alu1|ShiftRight0~70_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~71 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~118 (
// Equation(s):
// \my_processor|data_writeReg[19]~118_combout  = (\my_processor|data_writeReg[21]~92_combout  & ((\my_processor|data_writeReg[19]~117_combout  & ((\my_processor|alu1|ShiftRight0~71_combout ))) # (!\my_processor|data_writeReg[19]~117_combout  & 
// (\my_processor|alu1|ShiftLeft0~59_combout )))) # (!\my_processor|data_writeReg[21]~92_combout  & (((\my_processor|data_writeReg[19]~117_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~59_combout ),
	.datab(\my_processor|data_writeReg[21]~92_combout ),
	.datac(\my_processor|data_writeReg[19]~117_combout ),
	.datad(\my_processor|alu1|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~118 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[19]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~119 (
// Equation(s):
// \my_processor|data_writeReg[19]~119_combout  = (\my_regfile|Mux12~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[19]~308_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux12~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[19]~308_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_processor|data_operandB[19]~308_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~119 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[19]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~120 (
// Equation(s):
// \my_processor|data_writeReg[19]~120_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|data_writeReg[19]~119_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|data_writeReg[19]~119_combout  & 
// ((\my_processor|data_writeReg[19]~118_combout ))) # (!\my_processor|data_writeReg[19]~119_combout  & (\my_processor|alu1|Add1~38_combout ))))

	.dataa(\my_processor|alu1|Add1~38_combout ),
	.datab(\my_processor|data_writeReg[19]~118_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|data_writeReg[19]~119_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~120 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[19]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~121 (
// Equation(s):
// \my_processor|data_writeReg[19]~121_combout  = (\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[21]~88_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[21]~88_combout  & 
// (\my_processor|alu1|Add0~38_combout )) # (!\my_processor|data_writeReg[21]~88_combout  & ((\my_processor|data_writeReg[19]~120_combout )))))

	.dataa(\my_processor|data_writeReg[21]~90_combout ),
	.datab(\my_processor|alu1|Add0~38_combout ),
	.datac(\my_processor|data_writeReg[21]~88_combout ),
	.datad(\my_processor|data_writeReg[19]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~121 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[19]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~10 (
// Equation(s):
// \my_regfile|Mux12~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[10][19]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[8][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[10][19]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[8][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~11 (
// Equation(s):
// \my_regfile|Mux12~11_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux12~10_combout  & ((\my_regfile|registers[11][19]~q ))) # (!\my_regfile|Mux12~10_combout  & (\my_regfile|registers[9][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux12~10_combout ))))

	.dataa(\my_regfile|registers[9][19]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux12~10_combout ),
	.datad(\my_regfile|registers[11][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~12 (
// Equation(s):
// \my_regfile|Mux12~12_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[5][19]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[4][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[5][19]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[4][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~13 (
// Equation(s):
// \my_regfile|Mux12~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux12~12_combout  & ((\my_regfile|registers[7][19]~q ))) # (!\my_regfile|Mux12~12_combout  & (\my_regfile|registers[6][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux12~12_combout ))))

	.dataa(\my_regfile|registers[6][19]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux12~12_combout ),
	.datad(\my_regfile|registers[7][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~14 (
// Equation(s):
// \my_regfile|Mux12~14_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[2][19]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[0][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[2][19]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[0][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~15 (
// Equation(s):
// \my_regfile|Mux12~15_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux12~14_combout  & ((\my_regfile|registers[3][19]~q ))) # (!\my_regfile|Mux12~14_combout  & (\my_regfile|registers[1][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux12~14_combout ))))

	.dataa(\my_regfile|registers[1][19]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux12~14_combout ),
	.datad(\my_regfile|registers[3][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~16 (
// Equation(s):
// \my_regfile|Mux12~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux12~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux12~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux12~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux12~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~17 (
// Equation(s):
// \my_regfile|Mux12~17_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[13][19]~q )) 
// # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[12][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[13][19]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[12][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~18 (
// Equation(s):
// \my_regfile|Mux12~18_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux12~17_combout  & ((\my_regfile|registers[15][19]~q ))) # (!\my_regfile|Mux12~17_combout  & (\my_regfile|registers[14][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux12~17_combout ))))

	.dataa(\my_regfile|registers[14][19]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux12~17_combout ),
	.datad(\my_regfile|registers[15][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~19 (
// Equation(s):
// \my_regfile|Mux12~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux12~16_combout  & ((\my_regfile|Mux12~18_combout ))) # (!\my_regfile|Mux12~16_combout  & (\my_regfile|Mux12~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux12~16_combout ))))

	.dataa(\my_regfile|Mux12~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux12~16_combout ),
	.datad(\my_regfile|Mux12~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[19]~19 (
// Equation(s):
// \my_processor|data[19]~19_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux12~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux12~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux12~9_combout ),
	.datac(\my_regfile|Mux12~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~19 .lut_mask = 16'h88A0;
defparam \my_processor|data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~19_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~122 (
// Equation(s):
// \my_processor|data_writeReg[19]~122_combout  = (\my_processor|data_writeReg[21]~90_combout  & ((\my_processor|data_writeReg[19]~121_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|data_writeReg[19]~121_combout  & 
// (\my_regfile|Mux0~20_combout )))) # (!\my_processor|data_writeReg[21]~90_combout  & (((\my_processor|data_writeReg[19]~121_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[21]~90_combout ),
	.datac(\my_processor|data_writeReg[19]~121_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~122 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[19]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~123 (
// Equation(s):
// \my_processor|data_writeReg[19]~123_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[19]~116_combout ) # ((\my_processor|data_writeReg[16]~59_combout  & \my_processor|data_writeReg[19]~122_combout ))))

	.dataa(\my_processor|data_writeReg[19]~116_combout ),
	.datab(\my_processor|data_writeReg[16]~59_combout ),
	.datac(\my_processor|data_writeReg[19]~122_combout ),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~123 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[19]~123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][19] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~0 (
// Equation(s):
// \my_regfile|Mux12~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][19]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][19]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~1 (
// Equation(s):
// \my_regfile|Mux12~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux12~0_combout  & ((\my_regfile|registers[29][19]~q ))) # (!\my_regfile|Mux12~0_combout  & (\my_regfile|registers[25][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux12~0_combout ))))

	.dataa(\my_regfile|registers[25][19]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux12~0_combout ),
	.datad(\my_regfile|registers[29][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~2 (
// Equation(s):
// \my_regfile|Mux12~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][19]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][19]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~3 (
// Equation(s):
// \my_regfile|Mux12~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux12~2_combout  & ((\my_regfile|registers[30][19]~q ))) # (!\my_regfile|Mux12~2_combout  & (\my_regfile|registers[22][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux12~2_combout ))))

	.dataa(\my_regfile|registers[22][19]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux12~2_combout ),
	.datad(\my_regfile|registers[30][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~4 (
// Equation(s):
// \my_regfile|Mux12~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][19]~q )) 
// # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][19]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~5 (
// Equation(s):
// \my_regfile|Mux12~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux12~4_combout  & ((\my_regfile|registers[28][19]~q ))) # (!\my_regfile|Mux12~4_combout  & (\my_regfile|registers[20][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux12~4_combout ))))

	.dataa(\my_regfile|registers[20][19]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux12~4_combout ),
	.datad(\my_regfile|registers[28][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~6 (
// Equation(s):
// \my_regfile|Mux12~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux12~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux12~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux12~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux12~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~7 (
// Equation(s):
// \my_regfile|Mux12~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][19]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][19]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][19]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~8 (
// Equation(s):
// \my_regfile|Mux12~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux12~7_combout  & ((\my_regfile|registers[31][19]~q ))) # (!\my_regfile|Mux12~7_combout  & (\my_regfile|registers[27][19]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux12~7_combout ))))

	.dataa(\my_regfile|registers[27][19]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux12~7_combout ),
	.datad(\my_regfile|registers[31][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~9 (
// Equation(s):
// \my_regfile|Mux12~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux12~6_combout  & ((\my_regfile|Mux12~8_combout ))) # (!\my_regfile|Mux12~6_combout  & (\my_regfile|Mux12~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux12~6_combout ))))

	.dataa(\my_regfile|Mux12~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux12~6_combout ),
	.datad(\my_regfile|Mux12~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~20 (
// Equation(s):
// \my_regfile|Mux12~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux12~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux12~19_combout )))

	.dataa(\my_regfile|Mux12~9_combout ),
	.datab(\my_regfile|Mux12~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~20 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux12~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux14~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(\my_regfile|Mux14~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~20 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~22 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~22_combout  = (\my_processor|alu1|ShiftRight0~20_combout ) # ((\my_processor|alu1|ShiftRight0~21_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|alu1|ShiftRight0~20_combout ),
	.datab(\my_processor|alu1|ShiftRight0~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~22 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~76 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|ShiftRight0~6_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~22_combout ),
	.datab(\my_processor|alu1|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~76 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~1 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux24~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux25~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux24~20_combout ),
	.datac(\my_regfile|Mux25~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~1 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~2 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux26~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux27~20_combout )))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_regfile|Mux27~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~2 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~3 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~3_combout  = (\my_processor|alu1|ShiftRight0~1_combout ) # ((\my_processor|alu1|ShiftRight0~2_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|alu1|ShiftRight0~1_combout ),
	.datab(\my_processor|alu1|ShiftRight0~2_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~3 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector27~0 (
// Equation(s):
// \my_processor|alu1|Selector27~0_combout  = (\my_processor|alu1|Selector26~0_combout  & ((\my_processor|alu1|Selector26~1_combout  & (\my_processor|alu1|ShiftRight0~9_combout )) # (!\my_processor|alu1|Selector26~1_combout  & 
// ((\my_processor|alu1|ShiftRight0~3_combout ))))) # (!\my_processor|alu1|Selector26~0_combout  & (((\my_processor|alu1|Selector26~1_combout ))))

	.dataa(\my_processor|alu1|Selector26~0_combout ),
	.datab(\my_processor|alu1|ShiftRight0~9_combout ),
	.datac(\my_processor|alu1|Selector26~1_combout ),
	.datad(\my_processor|alu1|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector27~0 .lut_mask = 16'hDAD0;
defparam \my_processor|alu1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector27~1 (
// Equation(s):
// \my_processor|alu1|Selector27~1_combout  = (\my_processor|alu1|Selector26~0_combout  & (((\my_processor|alu1|Selector27~0_combout )))) # (!\my_processor|alu1|Selector26~0_combout  & ((\my_processor|alu1|Selector27~0_combout  & 
// ((\my_processor|alu1|ShiftRight0~79_combout ))) # (!\my_processor|alu1|Selector27~0_combout  & (\my_processor|alu1|ShiftRight0~76_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~76_combout ),
	.datab(\my_processor|alu1|Selector26~0_combout ),
	.datac(\my_processor|alu1|Selector27~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector27~1 .lut_mask = 16'hF2C2;
defparam \my_processor|alu1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector27~2 (
// Equation(s):
// \my_processor|alu1|Selector27~2_combout  = (\my_processor|alu1|Selector26~2_combout  & ((\my_processor|alu1|Selector30~6_combout  & (\my_processor|alu1|ShiftLeft0~40_combout )) # (!\my_processor|alu1|Selector30~6_combout  & 
// ((\my_processor|alu1|Add1~8_combout ))))) # (!\my_processor|alu1|Selector26~2_combout  & (((!\my_processor|alu1|Selector30~6_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~40_combout ),
	.datab(\my_processor|alu1|Add1~8_combout ),
	.datac(\my_processor|alu1|Selector26~2_combout ),
	.datad(\my_processor|alu1|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector27~2 .lut_mask = 16'hA0CF;
defparam \my_processor|alu1|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector27~3 (
// Equation(s):
// \my_processor|alu1|Selector27~3_combout  = (\my_processor|alu1|Selector27~2_combout  & (((\my_regfile|Mux27~20_combout  & \my_processor|data_operandB[4]~638_combout )) # (!\my_processor|alu1|Selector30~5_combout ))) # 
// (!\my_processor|alu1|Selector27~2_combout  & (\my_processor|alu1|Selector30~5_combout  & ((\my_regfile|Mux27~20_combout ) # (\my_processor|data_operandB[4]~638_combout ))))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_processor|data_operandB[4]~638_combout ),
	.datac(\my_processor|alu1|Selector27~2_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector27~3 .lut_mask = 16'h8EF0;
defparam \my_processor|alu1|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector27~4 (
// Equation(s):
// \my_processor|alu1|Selector27~4_combout  = (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector29~6_combout  & (\my_processor|alu1|Selector27~1_combout )) # (!\my_processor|alu1|Selector29~6_combout  & 
// ((\my_processor|alu1|Selector27~3_combout )))))

	.dataa(\my_processor|alu1|Selector27~1_combout ),
	.datab(\my_processor|alu1|Selector27~3_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector27~4 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector27~5 (
// Equation(s):
// \my_processor|alu1|Selector27~5_combout  = (\my_processor|alu1|Selector27~4_combout ) # ((\my_processor|alu1|Selector30~9_combout  & \my_processor|alu1|Add0~8_combout ))

	.dataa(\my_processor|alu1|Selector27~4_combout ),
	.datab(\my_processor|alu1|Selector30~9_combout ),
	.datac(\my_processor|alu1|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector27~5 .lut_mask = 16'hEAEA;
defparam \my_processor|alu1|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[4]~28 (
// Equation(s):
// \my_processor|address_dmem[4]~28_combout  = (\my_processor|alu1|Selector27~5_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector27~5_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[4]~28 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~3_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~31 (
// Equation(s):
// \my_processor|data_writeReg[3]~31_combout  = (\my_processor|data_writeReg[7]~210_combout  & (((!\my_processor|data_writeReg[7]~211_combout )))) # (!\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[7]~211_combout  & 
// ((\my_processor|alu1|Selector28~5_combout ))) # (!\my_processor|data_writeReg[7]~211_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|Selector28~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~31 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~32 (
// Equation(s):
// \my_processor|data_writeReg[3]~32_combout  = (\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[3]~31_combout  & ((\my_processor|Add2~6_combout ))) # (!\my_processor|data_writeReg[3]~31_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [3])))) # (!\my_processor|data_writeReg[7]~210_combout  & (((\my_processor|data_writeReg[3]~31_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|data_writeReg[7]~210_combout ),
	.datac(\my_processor|data_writeReg[3]~31_combout ),
	.datad(\my_processor|Add2~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~32 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~33 (
// Equation(s):
// \my_processor|data_writeReg[3]~33_combout  = (\my_processor|data_writeReg[2]~29_combout  & \my_processor|data_writeReg[3]~32_combout )

	.dataa(\my_processor|data_writeReg[2]~29_combout ),
	.datab(\my_processor|data_writeReg[3]~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~33 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][3] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~0 (
// Equation(s):
// \my_regfile|Mux28~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][3]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][3]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~1 (
// Equation(s):
// \my_regfile|Mux28~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux28~0_combout  & ((\my_regfile|registers[29][3]~q ))) # (!\my_regfile|Mux28~0_combout  & (\my_regfile|registers[25][3]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux28~0_combout ))))

	.dataa(\my_regfile|registers[25][3]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux28~0_combout ),
	.datad(\my_regfile|registers[29][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~2 (
// Equation(s):
// \my_regfile|Mux28~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][3]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][3]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~3 (
// Equation(s):
// \my_regfile|Mux28~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux28~2_combout  & ((\my_regfile|registers[30][3]~q ))) # (!\my_regfile|Mux28~2_combout  & (\my_regfile|registers[22][3]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux28~2_combout ))))

	.dataa(\my_regfile|registers[22][3]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux28~2_combout ),
	.datad(\my_regfile|registers[30][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~4 (
// Equation(s):
// \my_regfile|Mux28~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][3]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][3]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~5 (
// Equation(s):
// \my_regfile|Mux28~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux28~4_combout  & ((\my_regfile|registers[28][3]~q ))) # (!\my_regfile|Mux28~4_combout  & (\my_regfile|registers[20][3]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux28~4_combout ))))

	.dataa(\my_regfile|registers[20][3]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux28~4_combout ),
	.datad(\my_regfile|registers[28][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~6 (
// Equation(s):
// \my_regfile|Mux28~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux28~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux28~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux28~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux28~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~7 (
// Equation(s):
// \my_regfile|Mux28~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][3]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][3]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][3]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~8 (
// Equation(s):
// \my_regfile|Mux28~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux28~7_combout  & ((\my_regfile|registers[31][3]~q ))) # (!\my_regfile|Mux28~7_combout  & (\my_regfile|registers[27][3]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux28~7_combout ))))

	.dataa(\my_regfile|registers[27][3]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux28~7_combout ),
	.datad(\my_regfile|registers[31][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~9 (
// Equation(s):
// \my_regfile|Mux28~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux28~6_combout  & ((\my_regfile|Mux28~8_combout ))) # (!\my_regfile|Mux28~6_combout  & (\my_regfile|Mux28~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux28~6_combout ))))

	.dataa(\my_regfile|Mux28~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux28~6_combout ),
	.datad(\my_regfile|Mux28~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~20 (
// Equation(s):
// \my_regfile|Mux28~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux28~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux28~19_combout )))

	.dataa(\my_regfile|Mux28~9_combout ),
	.datab(\my_regfile|Mux28~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~25 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux27~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux28~20_combout )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_regfile|Mux28~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~25 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector28~0 (
// Equation(s):
// \my_processor|alu1|Selector28~0_combout  = (\my_processor|alu1|Selector29~2_combout  & (((\my_processor|alu1|Selector29~3_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & ((\my_processor|alu1|Selector29~3_combout  & 
// (\my_processor|alu1|ShiftRight0~72_combout )) # (!\my_processor|alu1|Selector29~3_combout  & ((\my_processor|alu1|ShiftRight0~25_combout )))))

	.dataa(\my_processor|alu1|Selector29~2_combout ),
	.datab(\my_processor|alu1|ShiftRight0~72_combout ),
	.datac(\my_processor|alu1|Selector29~3_combout ),
	.datad(\my_processor|alu1|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector28~0 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector28~1 (
// Equation(s):
// \my_processor|alu1|Selector28~1_combout  = (\my_processor|alu1|Selector29~2_combout  & ((\my_processor|alu1|Selector28~0_combout  & ((\my_processor|alu1|ShiftRight0~75_combout ))) # (!\my_processor|alu1|Selector28~0_combout  & 
// (\my_processor|alu1|ShiftRight0~27_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & (((\my_processor|alu1|Selector28~0_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~27_combout ),
	.datab(\my_processor|alu1|Selector29~2_combout ),
	.datac(\my_processor|alu1|Selector28~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector28~1 .lut_mask = 16'hF838;
defparam \my_processor|alu1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~7 (
// Equation(s):
// \my_processor|alu1|Selector29~7_combout  = (\my_processor|is_rType~combout ) # (((!\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_processor|is_rType~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~7 .lut_mask = 16'hABFF;
defparam \my_processor|alu1|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector28~2 (
// Equation(s):
// \my_processor|alu1|Selector28~2_combout  = (\my_processor|alu1|Selector29~7_combout  & ((\my_processor|alu1|Selector29~8_combout  & (\my_processor|alu1|ShiftLeft0~34_combout )) # (!\my_processor|alu1|Selector29~8_combout  & 
// ((\my_processor|alu1|Add1~6_combout ))))) # (!\my_processor|alu1|Selector29~7_combout  & (((!\my_processor|alu1|Selector29~8_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~34_combout ),
	.datab(\my_processor|alu1|Add1~6_combout ),
	.datac(\my_processor|alu1|Selector29~7_combout ),
	.datad(\my_processor|alu1|Selector29~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector28~2 .lut_mask = 16'hA0CF;
defparam \my_processor|alu1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector28~3 (
// Equation(s):
// \my_processor|alu1|Selector28~3_combout  = (\my_processor|alu1|Selector29~6_combout  & ((\my_processor|alu1|Selector28~2_combout  & ((\my_processor|alu1|Selector28~1_combout ))) # (!\my_processor|alu1|Selector28~2_combout  & 
// (\my_processor|alu1|ShiftRight0~71_combout )))) # (!\my_processor|alu1|Selector29~6_combout  & (((\my_processor|alu1|Selector28~2_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~71_combout ),
	.datab(\my_processor|alu1|Selector28~1_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Selector28~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector28~3 .lut_mask = 16'hCFA0;
defparam \my_processor|alu1|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector28~4 (
// Equation(s):
// \my_processor|alu1|Selector28~4_combout  = (\my_processor|alu1|Selector29~14_combout  & (((\my_processor|alu1|Selector29~11_combout )))) # (!\my_processor|alu1|Selector29~14_combout  & ((\my_processor|alu1|Selector29~11_combout  & 
// (\my_processor|alu1|Add0~6_combout )) # (!\my_processor|alu1|Selector29~11_combout  & ((\my_processor|alu1|Selector28~3_combout )))))

	.dataa(\my_processor|alu1|Selector29~14_combout ),
	.datab(\my_processor|alu1|Add0~6_combout ),
	.datac(\my_processor|alu1|Selector29~11_combout ),
	.datad(\my_processor|alu1|Selector28~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector28~4 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector28~5 (
// Equation(s):
// \my_processor|alu1|Selector28~5_combout  = (\my_regfile|Mux28~20_combout  & ((\my_processor|alu1|Selector28~4_combout ) # ((\my_processor|data_operandB[3]~660_combout  & \my_processor|alu1|Selector29~14_combout )))) # (!\my_regfile|Mux28~20_combout  & 
// (\my_processor|alu1|Selector28~4_combout  & ((\my_processor|data_operandB[3]~660_combout ) # (!\my_processor|alu1|Selector29~14_combout ))))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_processor|data_operandB[3]~660_combout ),
	.datac(\my_processor|alu1|Selector28~4_combout ),
	.datad(\my_processor|alu1|Selector29~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector28~5 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[3]~27 (
// Equation(s):
// \my_processor|address_dmem[3]~27_combout  = (\my_processor|alu1|Selector28~5_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector28~5_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[3]~27 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[30]~30_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|registers[25][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~45 (
// Equation(s):
// \my_processor|data_operandB[30]~45_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][30]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[25][30]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[17][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~45 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~46 (
// Equation(s):
// \my_processor|data_operandB[30]~46_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[30]~45_combout  & ((\my_regfile|registers[29][30]~q ))) # (!\my_processor|data_operandB[30]~45_combout  & 
// (\my_regfile|registers[21][30]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[30]~45_combout ))))

	.dataa(\my_regfile|registers[21][30]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[30]~45_combout ),
	.datad(\my_regfile|registers[29][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~46 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~47 (
// Equation(s):
// \my_processor|data_operandB[30]~47_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][30]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[22][30]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[18][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~47 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~48 (
// Equation(s):
// \my_processor|data_operandB[30]~48_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[30]~47_combout  & ((\my_regfile|registers[30][30]~q ))) # (!\my_processor|data_operandB[30]~47_combout  & 
// (\my_regfile|registers[26][30]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[30]~47_combout ))))

	.dataa(\my_regfile|registers[26][30]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[30]~47_combout ),
	.datad(\my_regfile|registers[30][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~48 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~49 (
// Equation(s):
// \my_processor|data_operandB[30]~49_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[20][30]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[16][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[20][30]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[16][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~49 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~50 (
// Equation(s):
// \my_processor|data_operandB[30]~50_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[30]~49_combout  & ((\my_regfile|registers[28][30]~q ))) # (!\my_processor|data_operandB[30]~49_combout  & 
// (\my_regfile|registers[24][30]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[30]~49_combout ))))

	.dataa(\my_regfile|registers[24][30]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[30]~49_combout ),
	.datad(\my_regfile|registers[28][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~50 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~51 (
// Equation(s):
// \my_processor|data_operandB[30]~51_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_processor|data_operandB[30]~48_combout )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[30]~50_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|data_operandB[30]~48_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_processor|data_operandB[30]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~51 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~52 (
// Equation(s):
// \my_processor|data_operandB[30]~52_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[27][30]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[19][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[27][30]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[19][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~52 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~53 (
// Equation(s):
// \my_processor|data_operandB[30]~53_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[30]~52_combout  & ((\my_regfile|registers[31][30]~q ))) # (!\my_processor|data_operandB[30]~52_combout  & 
// (\my_regfile|registers[23][30]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[30]~52_combout ))))

	.dataa(\my_regfile|registers[23][30]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[30]~52_combout ),
	.datad(\my_regfile|registers[31][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~53 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~54 (
// Equation(s):
// \my_processor|data_operandB[30]~54_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[30]~51_combout  & ((\my_processor|data_operandB[30]~53_combout ))) # (!\my_processor|data_operandB[30]~51_combout  & 
// (\my_processor|data_operandB[30]~46_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[30]~51_combout ))))

	.dataa(\my_processor|data_operandB[30]~46_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[30]~51_combout ),
	.datad(\my_processor|data_operandB[30]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~54 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~55 (
// Equation(s):
// \my_processor|data_operandB[30]~55_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[5][30]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[4][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[5][30]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[4][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~55 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~56 (
// Equation(s):
// \my_processor|data_operandB[30]~56_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[30]~55_combout  & ((\my_regfile|registers[7][30]~q ))) # (!\my_processor|data_operandB[30]~55_combout  & 
// (\my_regfile|registers[6][30]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[30]~55_combout ))))

	.dataa(\my_regfile|registers[6][30]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[30]~55_combout ),
	.datad(\my_regfile|registers[7][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~56 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~57 (
// Equation(s):
// \my_processor|data_operandB[30]~57_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[10][30]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[8][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[10][30]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[8][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~57 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~58 (
// Equation(s):
// \my_processor|data_operandB[30]~58_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[30]~57_combout  & ((\my_regfile|registers[11][30]~q ))) # (!\my_processor|data_operandB[30]~57_combout  & 
// (\my_regfile|registers[9][30]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[30]~57_combout ))))

	.dataa(\my_regfile|registers[9][30]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[30]~57_combout ),
	.datad(\my_regfile|registers[11][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~58 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~59 (
// Equation(s):
// \my_processor|data_operandB[30]~59_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[2][30]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[0][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[2][30]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[0][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~59 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~60 (
// Equation(s):
// \my_processor|data_operandB[30]~60_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[30]~59_combout  & ((\my_regfile|registers[3][30]~q ))) # (!\my_processor|data_operandB[30]~59_combout  & 
// (\my_regfile|registers[1][30]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[30]~59_combout ))))

	.dataa(\my_regfile|registers[1][30]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[30]~59_combout ),
	.datad(\my_regfile|registers[3][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~60 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~61 (
// Equation(s):
// \my_processor|data_operandB[30]~61_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|data_operandB[30]~58_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[30]~60_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|data_operandB[30]~58_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|data_operandB[30]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~61 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~62 (
// Equation(s):
// \my_processor|data_operandB[30]~62_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[13][30]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[12][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[13][30]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[12][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~62 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~63 (
// Equation(s):
// \my_processor|data_operandB[30]~63_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[30]~62_combout  & ((\my_regfile|registers[15][30]~q ))) # (!\my_processor|data_operandB[30]~62_combout  & 
// (\my_regfile|registers[14][30]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[30]~62_combout ))))

	.dataa(\my_regfile|registers[14][30]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[30]~62_combout ),
	.datad(\my_regfile|registers[15][30]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~63 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~64 (
// Equation(s):
// \my_processor|data_operandB[30]~64_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[30]~61_combout  & ((\my_processor|data_operandB[30]~63_combout ))) # (!\my_processor|data_operandB[30]~61_combout  & 
// (\my_processor|data_operandB[30]~56_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[30]~61_combout ))))

	.dataa(\my_processor|data_operandB[30]~56_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[30]~61_combout ),
	.datad(\my_processor|data_operandB[30]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~64 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[30]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~65 (
// Equation(s):
// \my_processor|data_operandB[30]~65_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[30]~54_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[30]~64_combout )))))

	.dataa(\my_processor|data_operandB[30]~54_combout ),
	.datab(\my_processor|data_operandB[30]~64_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~65 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[30]~66 (
// Equation(s):
// \my_processor|data_operandB[30]~66_combout  = (\my_processor|data_operandB[30]~65_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[30]~65_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~66 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~67 (
// Equation(s):
// \my_processor|data_operandB[29]~67_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][29]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[26][29]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~67 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~68 (
// Equation(s):
// \my_processor|data_operandB[29]~68_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[29]~67_combout  & ((\my_regfile|registers[30][29]~q ))) # (!\my_processor|data_operandB[29]~67_combout  & 
// (\my_regfile|registers[22][29]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[29]~67_combout ))))

	.dataa(\my_regfile|registers[22][29]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[29]~67_combout ),
	.datad(\my_regfile|registers[30][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~68 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[21][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~69 (
// Equation(s):
// \my_processor|data_operandB[29]~69_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][29]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[21][29]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[17][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~69 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~70 (
// Equation(s):
// \my_processor|data_operandB[29]~70_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[29]~69_combout  & ((\my_regfile|registers[29][29]~q ))) # (!\my_processor|data_operandB[29]~69_combout  & 
// (\my_regfile|registers[25][29]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[29]~69_combout ))))

	.dataa(\my_regfile|registers[25][29]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[29]~69_combout ),
	.datad(\my_regfile|registers[29][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~70 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~71 (
// Equation(s):
// \my_processor|data_operandB[29]~71_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][29]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[24][29]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[16][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~71 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~72 (
// Equation(s):
// \my_processor|data_operandB[29]~72_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[29]~71_combout  & ((\my_regfile|registers[28][29]~q ))) # (!\my_processor|data_operandB[29]~71_combout  & 
// (\my_regfile|registers[20][29]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|data_operandB[29]~71_combout ))))

	.dataa(\my_regfile|registers[20][29]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|data_operandB[29]~71_combout ),
	.datad(\my_regfile|registers[28][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~72 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~73 (
// Equation(s):
// \my_processor|data_operandB[29]~73_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_processor|data_operandB[29]~70_combout )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[29]~72_combout )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_processor|data_operandB[29]~70_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|data_operandB[29]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~73 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~74 (
// Equation(s):
// \my_processor|data_operandB[29]~74_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][29]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][29]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[19][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~74 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~75 (
// Equation(s):
// \my_processor|data_operandB[29]~75_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[29]~74_combout  & ((\my_regfile|registers[31][29]~q ))) # (!\my_processor|data_operandB[29]~74_combout  & 
// (\my_regfile|registers[27][29]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[29]~74_combout ))))

	.dataa(\my_regfile|registers[27][29]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[29]~74_combout ),
	.datad(\my_regfile|registers[31][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~75 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~76 (
// Equation(s):
// \my_processor|data_operandB[29]~76_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[29]~73_combout  & ((\my_processor|data_operandB[29]~75_combout ))) # (!\my_processor|data_operandB[29]~73_combout  & 
// (\my_processor|data_operandB[29]~68_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[29]~73_combout ))))

	.dataa(\my_processor|data_operandB[29]~68_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[29]~73_combout ),
	.datad(\my_processor|data_operandB[29]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~76 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[9][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~77 (
// Equation(s):
// \my_processor|data_operandB[29]~77_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[9][29]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[8][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[9][29]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[8][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~77 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~78 (
// Equation(s):
// \my_processor|data_operandB[29]~78_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[29]~77_combout  & ((\my_regfile|registers[11][29]~q ))) # (!\my_processor|data_operandB[29]~77_combout  & 
// (\my_regfile|registers[10][29]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[29]~77_combout ))))

	.dataa(\my_regfile|registers[10][29]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[29]~77_combout ),
	.datad(\my_regfile|registers[11][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~78 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~79 (
// Equation(s):
// \my_processor|data_operandB[29]~79_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][29]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][29]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~79 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~80 (
// Equation(s):
// \my_processor|data_operandB[29]~80_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[29]~79_combout  & ((\my_regfile|registers[7][29]~q ))) # (!\my_processor|data_operandB[29]~79_combout  & 
// (\my_regfile|registers[5][29]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[29]~79_combout ))))

	.dataa(\my_regfile|registers[5][29]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[29]~79_combout ),
	.datad(\my_regfile|registers[7][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~80 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~81 (
// Equation(s):
// \my_processor|data_operandB[29]~81_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][29]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][29]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~81 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~82 (
// Equation(s):
// \my_processor|data_operandB[29]~82_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[29]~81_combout  & ((\my_regfile|registers[3][29]~q ))) # (!\my_processor|data_operandB[29]~81_combout  & 
// (\my_regfile|registers[2][29]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[29]~81_combout ))))

	.dataa(\my_regfile|registers[2][29]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[29]~81_combout ),
	.datad(\my_regfile|registers[3][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~82 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~83 (
// Equation(s):
// \my_processor|data_operandB[29]~83_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[29]~80_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[29]~82_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[29]~80_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[29]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~83 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~84 (
// Equation(s):
// \my_processor|data_operandB[29]~84_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][29]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][29]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~84 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[29]~84 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~85 (
// Equation(s):
// \my_processor|data_operandB[29]~85_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[29]~84_combout  & ((\my_regfile|registers[15][29]~q ))) # (!\my_processor|data_operandB[29]~84_combout  & 
// (\my_regfile|registers[13][29]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[29]~84_combout ))))

	.dataa(\my_regfile|registers[13][29]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[29]~84_combout ),
	.datad(\my_regfile|registers[15][29]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~85 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~86 (
// Equation(s):
// \my_processor|data_operandB[29]~86_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[29]~83_combout  & ((\my_processor|data_operandB[29]~85_combout ))) # (!\my_processor|data_operandB[29]~83_combout  & 
// (\my_processor|data_operandB[29]~78_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[29]~83_combout ))))

	.dataa(\my_processor|data_operandB[29]~78_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[29]~83_combout ),
	.datad(\my_processor|data_operandB[29]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~86 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[29]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~87 (
// Equation(s):
// \my_processor|data_operandB[29]~87_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[29]~76_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[29]~86_combout )))))

	.dataa(\my_processor|data_operandB[29]~76_combout ),
	.datab(\my_processor|data_operandB[29]~86_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~87 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[29]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[29]~88 (
// Equation(s):
// \my_processor|data_operandB[29]~88_combout  = (\my_processor|data_operandB[29]~87_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[29]~87_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~88 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[29]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~58 (
// Equation(s):
// \my_processor|alu1|Add0~58_combout  = (\my_regfile|Mux2~20_combout  & ((\my_processor|data_operandB[29]~88_combout  & (\my_processor|alu1|Add0~57  & VCC)) # (!\my_processor|data_operandB[29]~88_combout  & (!\my_processor|alu1|Add0~57 )))) # 
// (!\my_regfile|Mux2~20_combout  & ((\my_processor|data_operandB[29]~88_combout  & (!\my_processor|alu1|Add0~57 )) # (!\my_processor|data_operandB[29]~88_combout  & ((\my_processor|alu1|Add0~57 ) # (GND)))))
// \my_processor|alu1|Add0~59  = CARRY((\my_regfile|Mux2~20_combout  & (!\my_processor|data_operandB[29]~88_combout  & !\my_processor|alu1|Add0~57 )) # (!\my_regfile|Mux2~20_combout  & ((!\my_processor|alu1|Add0~57 ) # 
// (!\my_processor|data_operandB[29]~88_combout ))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|data_operandB[29]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~57 ),
	.combout(\my_processor|alu1|Add0~58_combout ),
	.cout(\my_processor|alu1|Add0~59 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~60 (
// Equation(s):
// \my_processor|alu1|Add0~60_combout  = ((\my_regfile|Mux1~20_combout  $ (\my_processor|data_operandB[30]~66_combout  $ (!\my_processor|alu1|Add0~59 )))) # (GND)
// \my_processor|alu1|Add0~61  = CARRY((\my_regfile|Mux1~20_combout  & ((\my_processor|data_operandB[30]~66_combout ) # (!\my_processor|alu1|Add0~59 ))) # (!\my_regfile|Mux1~20_combout  & (\my_processor|data_operandB[30]~66_combout  & 
// !\my_processor|alu1|Add0~59 )))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_processor|data_operandB[30]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~59 ),
	.combout(\my_processor|alu1|Add0~60_combout ),
	.cout(\my_processor|alu1|Add0~61 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|alu1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~58 (
// Equation(s):
// \my_processor|alu1|Add1~58_combout  = (\my_regfile|Mux2~20_combout  & ((\my_processor|data_operandB[29]~88_combout  & (!\my_processor|alu1|Add1~57 )) # (!\my_processor|data_operandB[29]~88_combout  & (\my_processor|alu1|Add1~57  & VCC)))) # 
// (!\my_regfile|Mux2~20_combout  & ((\my_processor|data_operandB[29]~88_combout  & ((\my_processor|alu1|Add1~57 ) # (GND))) # (!\my_processor|data_operandB[29]~88_combout  & (!\my_processor|alu1|Add1~57 ))))
// \my_processor|alu1|Add1~59  = CARRY((\my_regfile|Mux2~20_combout  & (\my_processor|data_operandB[29]~88_combout  & !\my_processor|alu1|Add1~57 )) # (!\my_regfile|Mux2~20_combout  & ((\my_processor|data_operandB[29]~88_combout ) # 
// (!\my_processor|alu1|Add1~57 ))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|data_operandB[29]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~57 ),
	.combout(\my_processor|alu1|Add1~58_combout ),
	.cout(\my_processor|alu1|Add1~59 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~60 (
// Equation(s):
// \my_processor|alu1|Add1~60_combout  = ((\my_regfile|Mux1~20_combout  $ (\my_processor|data_operandB[30]~66_combout  $ (\my_processor|alu1|Add1~59 )))) # (GND)
// \my_processor|alu1|Add1~61  = CARRY((\my_regfile|Mux1~20_combout  & ((!\my_processor|alu1|Add1~59 ) # (!\my_processor|data_operandB[30]~66_combout ))) # (!\my_regfile|Mux1~20_combout  & (!\my_processor|data_operandB[30]~66_combout  & 
// !\my_processor|alu1|Add1~59 )))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_processor|data_operandB[30]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~59 ),
	.combout(\my_processor|alu1|Add1~60_combout ),
	.cout(\my_processor|alu1|Add1~61 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~60 .lut_mask = 16'h962B;
defparam \my_processor|alu1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~2 (
// Equation(s):
// \my_processor|alu1|Selector1~2_combout  = (\my_processor|ALU_op[1]~1_combout  & (((\my_processor|ALU_op[0]~0_combout )))) # (!\my_processor|ALU_op[1]~1_combout  & ((\my_processor|ALU_op[0]~0_combout  & (\my_processor|alu1|Add1~60_combout )) # 
// (!\my_processor|ALU_op[0]~0_combout  & ((\my_processor|alu1|Add0~60_combout )))))

	.dataa(\my_processor|ALU_op[1]~1_combout ),
	.datab(\my_processor|alu1|Add1~60_combout ),
	.datac(\my_processor|ALU_op[0]~0_combout ),
	.datad(\my_processor|alu1|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~2 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~3 (
// Equation(s):
// \my_processor|alu1|Selector1~3_combout  = (\my_regfile|Mux1~20_combout  & ((\my_processor|alu1|Selector1~2_combout ) # ((\my_processor|data_operandB[30]~66_combout  & \my_processor|ALU_op[1]~1_combout )))) # (!\my_regfile|Mux1~20_combout  & 
// (\my_processor|alu1|Selector1~2_combout  & ((\my_processor|data_operandB[30]~66_combout ) # (!\my_processor|ALU_op[1]~1_combout ))))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_processor|data_operandB[30]~66_combout ),
	.datac(\my_processor|alu1|Selector1~2_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~3 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~4 (
// Equation(s):
// \my_processor|alu1|Selector1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux2~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux1~20_combout )))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~4 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~5 (
// Equation(s):
// \my_processor|alu1|Selector1~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu1|Selector1~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu1|ShiftLeft0~97_combout ))))

	.dataa(\my_processor|alu1|Selector1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu1|ShiftLeft0~97_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~5 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~6 (
// Equation(s):
// \my_processor|alu1|Selector1~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|Selector1~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|alu1|ShiftLeft0~96_combout ))))

	.dataa(\my_processor|alu1|Selector1~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu1|ShiftLeft0~96_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~6 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~7 (
// Equation(s):
// \my_processor|alu1|Selector1~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu1|Selector1~6_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu1|ShiftLeft0~89_combout ))))

	.dataa(\my_processor|alu1|Selector1~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu1|ShiftLeft0~89_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~7 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~8 (
// Equation(s):
// \my_processor|alu1|Selector1~8_combout  = (!\my_processor|ALU_op[0]~0_combout  & ((\my_processor|alu1|Selector1~7_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|alu1|ShiftLeft0~72_combout ))))

	.dataa(\my_processor|alu1|Selector1~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu1|ShiftLeft0~72_combout ),
	.datad(\my_processor|ALU_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~8 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~98 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~98_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~98 .lut_mask = 16'h0001;
defparam \my_processor|alu1|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~9 (
// Equation(s):
// \my_processor|alu1|Selector1~9_combout  = (\my_processor|alu1|ShiftLeft0~98_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_regfile|Mux1~20_combout ))))) # (!\my_processor|alu1|ShiftLeft0~98_combout  & (\my_regfile|Mux0~20_combout ))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_processor|alu1|ShiftLeft0~98_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~9 .lut_mask = 16'hAACA;
defparam \my_processor|alu1|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector1~10 (
// Equation(s):
// \my_processor|alu1|Selector1~10_combout  = (\my_processor|alu1|Selector1~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_processor|is_rType~combout  & \my_processor|alu1|Selector1~9_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|is_rType~combout ),
	.datac(\my_processor|alu1|Selector1~8_combout ),
	.datad(\my_processor|alu1|Selector1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector1~10 .lut_mask = 16'hF2F0;
defparam \my_processor|alu1|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg~205 (
// Equation(s):
// \my_processor|data_writeReg~205_combout  = (\my_processor|ALU_op[2]~2_combout  & (((\my_processor|alu1|Selector1~10_combout  & !\my_processor|ALU_op[1]~1_combout )))) # (!\my_processor|ALU_op[2]~2_combout  & (\my_processor|alu1|Selector1~3_combout ))

	.dataa(\my_processor|alu1|Selector1~3_combout ),
	.datab(\my_processor|alu1|Selector1~10_combout ),
	.datac(\my_processor|ALU_op[2]~2_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg~205 .lut_mask = 16'h0ACA;
defparam \my_processor|data_writeReg~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg~206 (
// Equation(s):
// \my_processor|data_writeReg~206_combout  = (\my_processor|alu1|Add0~60_combout  & ((\my_processor|data_writeReg~214_combout ) # ((\my_processor|data_writeReg~205_combout  & !\my_processor|alu1|Selector0~7_combout )))) # 
// (!\my_processor|alu1|Add0~60_combout  & (((\my_processor|data_writeReg~205_combout  & !\my_processor|alu1|Selector0~7_combout ))))

	.dataa(\my_processor|alu1|Add0~60_combout ),
	.datab(\my_processor|data_writeReg~214_combout ),
	.datac(\my_processor|data_writeReg~205_combout ),
	.datad(\my_processor|alu1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg~206 .lut_mask = 16'h88F8;
defparam \my_processor|data_writeReg~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~207 (
// Equation(s):
// \my_processor|data_writeReg[30]~207_combout  = (\my_processor|data_writeReg[30]~181_combout  & ((\my_processor|is_lw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [30])) # (!\my_processor|is_lw~combout  & 
// ((\my_processor|data_writeReg~206_combout )))))

	.dataa(\my_processor|data_writeReg[30]~181_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|data_writeReg~206_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~207 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[30]~207 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][30] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[30]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~0 (
// Equation(s):
// \my_regfile|Mux1~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][30]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][30]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~1 (
// Equation(s):
// \my_regfile|Mux1~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux1~0_combout  & ((\my_regfile|registers[29][30]~q ))) # (!\my_regfile|Mux1~0_combout  & (\my_regfile|registers[21][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux1~0_combout ))))

	.dataa(\my_regfile|registers[21][30]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux1~0_combout ),
	.datad(\my_regfile|registers[29][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~2 (
// Equation(s):
// \my_regfile|Mux1~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][30]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][30]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~3 (
// Equation(s):
// \my_regfile|Mux1~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux1~2_combout  & ((\my_regfile|registers[30][30]~q ))) # (!\my_regfile|Mux1~2_combout  & (\my_regfile|registers[26][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux1~2_combout ))))

	.dataa(\my_regfile|registers[26][30]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux1~2_combout ),
	.datad(\my_regfile|registers[30][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~4 (
// Equation(s):
// \my_regfile|Mux1~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][30]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][30]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~5 (
// Equation(s):
// \my_regfile|Mux1~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux1~4_combout  & ((\my_regfile|registers[28][30]~q ))) # (!\my_regfile|Mux1~4_combout  & (\my_regfile|registers[24][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux1~4_combout ))))

	.dataa(\my_regfile|registers[24][30]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux1~4_combout ),
	.datad(\my_regfile|registers[28][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~6 (
// Equation(s):
// \my_regfile|Mux1~6_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|Mux1~3_combout )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux1~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|Mux1~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|Mux1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~7 (
// Equation(s):
// \my_regfile|Mux1~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][30]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][30]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][30]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~8 (
// Equation(s):
// \my_regfile|Mux1~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux1~7_combout  & ((\my_regfile|registers[31][30]~q ))) # (!\my_regfile|Mux1~7_combout  & (\my_regfile|registers[23][30]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux1~7_combout ))))

	.dataa(\my_regfile|registers[23][30]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux1~7_combout ),
	.datad(\my_regfile|registers[31][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~9 (
// Equation(s):
// \my_regfile|Mux1~9_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux1~6_combout  & ((\my_regfile|Mux1~8_combout ))) # (!\my_regfile|Mux1~6_combout  & (\my_regfile|Mux1~1_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|Mux1~6_combout ))))

	.dataa(\my_regfile|Mux1~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux1~6_combout ),
	.datad(\my_regfile|Mux1~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~20 (
// Equation(s):
// \my_regfile|Mux1~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux1~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux1~19_combout )))

	.dataa(\my_regfile|Mux1~9_combout ),
	.datab(\my_regfile|Mux1~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~45 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux1~20_combout )))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~45 .lut_mask = 16'hAAAC;
defparam \my_processor|alu1|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~48 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftRight0~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu1|ShiftRight0~46_combout ) # 
// (\my_processor|alu1|ShiftRight0~47_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~45_combout ),
	.datab(\my_processor|alu1|ShiftRight0~46_combout ),
	.datac(\my_processor|alu1|ShiftRight0~47_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~48 .lut_mask = 16'hAAFC;
defparam \my_processor|alu1|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~56 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu1|ShiftRight0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu1|ShiftRight0~55_combout )))

	.dataa(\my_processor|alu1|ShiftRight0~48_combout ),
	.datab(\my_processor|alu1|ShiftRight0~55_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~56 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftRight0~0 (
// Equation(s):
// \my_processor|alu1|ShiftRight0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux28~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux29~20_combout )))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_regfile|Mux29~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftRight0~0 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~4 (
// Equation(s):
// \my_processor|alu1|Selector29~4_combout  = (\my_processor|alu1|Selector29~2_combout  & (((\my_processor|alu1|Selector29~3_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & ((\my_processor|alu1|Selector29~3_combout  & 
// (\my_processor|alu1|ShiftRight0~59_combout )) # (!\my_processor|alu1|Selector29~3_combout  & ((\my_processor|alu1|ShiftRight0~0_combout )))))

	.dataa(\my_processor|alu1|Selector29~2_combout ),
	.datab(\my_processor|alu1|ShiftRight0~59_combout ),
	.datac(\my_processor|alu1|Selector29~3_combout ),
	.datad(\my_processor|alu1|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~4 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~5 (
// Equation(s):
// \my_processor|alu1|Selector29~5_combout  = (\my_processor|alu1|Selector29~2_combout  & ((\my_processor|alu1|Selector29~4_combout  & ((\my_processor|alu1|ShiftRight0~64_combout ))) # (!\my_processor|alu1|Selector29~4_combout  & 
// (\my_processor|alu1|ShiftRight0~2_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & (((\my_processor|alu1|Selector29~4_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~2_combout ),
	.datab(\my_processor|alu1|Selector29~2_combout ),
	.datac(\my_processor|alu1|Selector29~4_combout ),
	.datad(\my_processor|alu1|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~5 .lut_mask = 16'hF838;
defparam \my_processor|alu1|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~9 (
// Equation(s):
// \my_processor|alu1|Selector29~9_combout  = (\my_processor|alu1|Selector29~7_combout  & ((\my_processor|alu1|Selector29~8_combout  & (\my_processor|alu1|ShiftLeft0~100_combout )) # (!\my_processor|alu1|Selector29~8_combout  & 
// ((\my_processor|alu1|Add1~4_combout ))))) # (!\my_processor|alu1|Selector29~7_combout  & (((!\my_processor|alu1|Selector29~8_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~100_combout ),
	.datab(\my_processor|alu1|Add1~4_combout ),
	.datac(\my_processor|alu1|Selector29~7_combout ),
	.datad(\my_processor|alu1|Selector29~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~9 .lut_mask = 16'hA0CF;
defparam \my_processor|alu1|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~10 (
// Equation(s):
// \my_processor|alu1|Selector29~10_combout  = (\my_processor|alu1|Selector29~6_combout  & ((\my_processor|alu1|Selector29~9_combout  & ((\my_processor|alu1|Selector29~5_combout ))) # (!\my_processor|alu1|Selector29~9_combout  & 
// (\my_processor|alu1|ShiftRight0~56_combout )))) # (!\my_processor|alu1|Selector29~6_combout  & (((\my_processor|alu1|Selector29~9_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~56_combout ),
	.datab(\my_processor|alu1|Selector29~5_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Selector29~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~10 .lut_mask = 16'hCFA0;
defparam \my_processor|alu1|Selector29~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~12 (
// Equation(s):
// \my_processor|alu1|Selector29~12_combout  = (\my_regfile|Mux29~20_combout  & ((\my_processor|alu1|Selector29~11_combout ) # ((\my_processor|data_operandB[2]~682_combout  & \my_processor|alu1|Selector29~14_combout )))) # (!\my_regfile|Mux29~20_combout  & 
// (\my_processor|alu1|Selector29~11_combout  & ((\my_processor|data_operandB[2]~682_combout ) # (!\my_processor|alu1|Selector29~14_combout ))))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|data_operandB[2]~682_combout ),
	.datac(\my_processor|alu1|Selector29~11_combout ),
	.datad(\my_processor|alu1|Selector29~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~12 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector29~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector29~13 (
// Equation(s):
// \my_processor|alu1|Selector29~13_combout  = (\my_processor|alu1|Selector29~14_combout  & (((\my_processor|alu1|Selector29~12_combout )))) # (!\my_processor|alu1|Selector29~14_combout  & ((\my_processor|alu1|Selector29~12_combout  & 
// ((\my_processor|alu1|Add0~4_combout ))) # (!\my_processor|alu1|Selector29~12_combout  & (\my_processor|alu1|Selector29~10_combout ))))

	.dataa(\my_processor|alu1|Selector29~10_combout ),
	.datab(\my_processor|alu1|Add0~4_combout ),
	.datac(\my_processor|alu1|Selector29~14_combout ),
	.datad(\my_processor|alu1|Selector29~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector29~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector29~13 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector29~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[2]~26 (
// Equation(s):
// \my_processor|address_dmem[2]~26_combout  = (\my_processor|alu1|Selector29~13_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector29~13_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[2]~26 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~1_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~23 (
// Equation(s):
// \my_processor|data_writeReg[1]~23_combout  = (\my_processor|data_writeReg[7]~210_combout  & (((!\my_processor|data_writeReg[7]~211_combout )))) # (!\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[7]~211_combout  & 
// ((\my_processor|alu1|Selector30~16_combout ))) # (!\my_processor|data_writeReg[7]~211_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|Selector30~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~23 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~24 (
// Equation(s):
// \my_processor|data_writeReg[1]~24_combout  = (\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[1]~23_combout  & ((\my_processor|Add2~2_combout ))) # (!\my_processor|data_writeReg[1]~23_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [1])))) # (!\my_processor|data_writeReg[7]~210_combout  & (((\my_processor|data_writeReg[1]~23_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|data_writeReg[7]~210_combout ),
	.datac(\my_processor|data_writeReg[1]~23_combout ),
	.datad(\my_processor|Add2~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~24 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~62 (
// Equation(s):
// \my_processor|alu1|Add1~62_combout  = (\my_regfile|Mux0~20_combout  & ((\my_processor|data_operandB[31]~44_combout  & (!\my_processor|alu1|Add1~61 )) # (!\my_processor|data_operandB[31]~44_combout  & (\my_processor|alu1|Add1~61  & VCC)))) # 
// (!\my_regfile|Mux0~20_combout  & ((\my_processor|data_operandB[31]~44_combout  & ((\my_processor|alu1|Add1~61 ) # (GND))) # (!\my_processor|data_operandB[31]~44_combout  & (!\my_processor|alu1|Add1~61 ))))
// \my_processor|alu1|Add1~63  = CARRY((\my_regfile|Mux0~20_combout  & (\my_processor|data_operandB[31]~44_combout  & !\my_processor|alu1|Add1~61 )) # (!\my_regfile|Mux0~20_combout  & ((\my_processor|data_operandB[31]~44_combout ) # 
// (!\my_processor|alu1|Add1~61 ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_operandB[31]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add1~61 ),
	.combout(\my_processor|alu1|Add1~62_combout ),
	.cout(\my_processor|alu1|Add1~63 ));
// synopsys translate_off
defparam \my_processor|alu1|Add1~62 .lut_mask = 16'h694D;
defparam \my_processor|alu1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~8 (
// Equation(s):
// \my_processor|alu1|Selector0~8_combout  = (\my_regfile|Mux0~20_combout  & ((\my_processor|ALU_op[0]~0_combout ) # ((\my_processor|data_operandB[31]~44_combout  & \my_processor|ALU_op[1]~1_combout )))) # (!\my_regfile|Mux0~20_combout  & 
// (\my_processor|ALU_op[0]~0_combout  & ((\my_processor|data_operandB[31]~44_combout ) # (!\my_processor|ALU_op[1]~1_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_operandB[31]~44_combout ),
	.datac(\my_processor|ALU_op[0]~0_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~8 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~9 (
// Equation(s):
// \my_processor|alu1|Selector0~9_combout  = (\my_processor|ALU_op[1]~1_combout  & (((\my_processor|alu1|Selector0~8_combout )))) # (!\my_processor|ALU_op[1]~1_combout  & ((\my_processor|alu1|Selector0~8_combout  & (\my_processor|alu1|Add1~62_combout )) # 
// (!\my_processor|alu1|Selector0~8_combout  & ((\my_processor|alu1|Add0~62_combout )))))

	.dataa(\my_processor|ALU_op[1]~1_combout ),
	.datab(\my_processor|alu1|Add1~62_combout ),
	.datac(\my_processor|alu1|Add0~62_combout ),
	.datad(\my_processor|alu1|Selector0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~9 .lut_mask = 16'hEE50;
defparam \my_processor|alu1|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~10 (
// Equation(s):
// \my_processor|alu1|Selector0~10_combout  = (\my_processor|alu1|Selector0~7_combout  & (\my_processor|alu1|Add0~62_combout )) # (!\my_processor|alu1|Selector0~7_combout  & (((\my_processor|alu1|Selector0~9_combout  & !\my_processor|ALU_op[2]~2_combout ))))

	.dataa(\my_processor|alu1|Add0~62_combout ),
	.datab(\my_processor|alu1|Selector0~7_combout ),
	.datac(\my_processor|alu1|Selector0~9_combout ),
	.datad(\my_processor|ALU_op[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~10 .lut_mask = 16'h88B8;
defparam \my_processor|alu1|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~25 (
// Equation(s):
// \my_processor|data_writeReg[1]~25_combout  = (!\my_processor|is_sub~0_combout  & (\my_processor|alu1|Selector32~0_combout  $ (((\my_processor|alu1|Selector0~12_combout ) # (\my_processor|alu1|Selector0~10_combout )))))

	.dataa(\my_processor|alu1|Selector0~12_combout ),
	.datab(\my_processor|alu1|Selector0~10_combout ),
	.datac(\my_processor|alu1|Selector32~0_combout ),
	.datad(\my_processor|is_sub~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~25 .lut_mask = 16'h001E;
defparam \my_processor|data_writeReg[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~26 (
// Equation(s):
// \my_processor|data_writeReg[1]~26_combout  = (\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|data_writeReg[1]~22_combout ) # ((\my_processor|data_writeReg[1]~24_combout  & !\my_processor|data_writeReg[1]~25_combout )))) # 
// (!\my_processor|data_writeReg[7]~211_combout  & (((\my_processor|data_writeReg[1]~24_combout ))))

	.dataa(\my_processor|data_writeReg[1]~22_combout ),
	.datab(\my_processor|data_writeReg[1]~24_combout ),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|data_writeReg[1]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~26 .lut_mask = 16'hACEC;
defparam \my_processor|data_writeReg[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][1] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~0 (
// Equation(s):
// \my_regfile|Mux30~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][1]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][1]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][1]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~1 (
// Equation(s):
// \my_regfile|Mux30~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux30~0_combout  & ((\my_regfile|registers[30][1]~q ))) # (!\my_regfile|Mux30~0_combout  & (\my_regfile|registers[22][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux30~0_combout ))))

	.dataa(\my_regfile|registers[22][1]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux30~0_combout ),
	.datad(\my_regfile|registers[30][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~2 (
// Equation(s):
// \my_regfile|Mux30~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][1]~q )))))

	.dataa(\my_regfile|registers[21][1]~q ),
	.datab(\my_regfile|registers[17][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~2 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~3 (
// Equation(s):
// \my_regfile|Mux30~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (((\my_imem|altsyncram_component|auto_generated|q_a [24])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|registers[21][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [24] & ((\my_regfile|registers[17][1]~q )))))

	.dataa(\my_regfile|registers[21][1]~q ),
	.datab(\my_regfile|registers[17][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~3 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~4 (
// Equation(s):
// \my_regfile|Mux30~4_combout  = (\my_processor|ctrl_readRegA~0_combout  & (((\my_regfile|Mux30~3_combout )))) # (!\my_processor|ctrl_readRegA~0_combout  & ((\my_processor|ctrl_writeReg~1_combout ) # ((\my_regfile|Mux30~2_combout ))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_processor|ctrl_readRegA~0_combout ),
	.datac(\my_regfile|Mux30~2_combout ),
	.datad(\my_regfile|Mux30~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~4 .lut_mask = 16'hFE32;
defparam \my_regfile|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~5 (
// Equation(s):
// \my_regfile|Mux30~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux30~4_combout  & ((\my_regfile|registers[29][1]~q ))) # (!\my_regfile|Mux30~4_combout  & (\my_regfile|registers[25][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux30~4_combout ))))

	.dataa(\my_regfile|registers[25][1]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux30~4_combout ),
	.datad(\my_regfile|registers[29][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~6 (
// Equation(s):
// \my_regfile|Mux30~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & ((\my_regfile|registers[24][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [24])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// (((\my_regfile|registers[16][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\my_regfile|registers[24][1]~q ),
	.datab(\my_regfile|registers[16][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~6 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~7 (
// Equation(s):
// \my_regfile|Mux30~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[24][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[16][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[24][1]~q ),
	.datab(\my_regfile|registers[16][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~7 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~8 (
// Equation(s):
// \my_regfile|Mux30~8_combout  = (\my_processor|ctrl_readRegA~0_combout  & (((\my_regfile|Mux30~6_combout )))) # (!\my_processor|ctrl_readRegA~0_combout  & ((\my_processor|ctrl_writeReg~1_combout ) # ((\my_regfile|Mux30~7_combout ))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_processor|ctrl_readRegA~0_combout ),
	.datac(\my_regfile|Mux30~6_combout ),
	.datad(\my_regfile|Mux30~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~8 .lut_mask = 16'hF3E2;
defparam \my_regfile|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~9 (
// Equation(s):
// \my_regfile|Mux30~9_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux30~8_combout  & ((\my_regfile|registers[28][1]~q ))) # (!\my_regfile|Mux30~8_combout  & (\my_regfile|registers[20][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux30~8_combout ))))

	.dataa(\my_regfile|registers[20][1]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux30~8_combout ),
	.datad(\my_regfile|registers[28][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~10 (
// Equation(s):
// \my_regfile|Mux30~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux30~5_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux30~9_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux30~5_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux30~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~11 (
// Equation(s):
// \my_regfile|Mux30~11_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][1]~q )) 
// # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][1]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][1]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~11 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~12 (
// Equation(s):
// \my_regfile|Mux30~12_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux30~11_combout  & ((\my_regfile|registers[31][1]~q ))) # (!\my_regfile|Mux30~11_combout  & (\my_regfile|registers[27][1]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux30~11_combout ))))

	.dataa(\my_regfile|registers[27][1]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux30~11_combout ),
	.datad(\my_regfile|registers[31][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~12 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~13 (
// Equation(s):
// \my_regfile|Mux30~13_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux30~10_combout  & ((\my_regfile|Mux30~12_combout ))) # (!\my_regfile|Mux30~10_combout  & (\my_regfile|Mux30~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux30~10_combout ))))

	.dataa(\my_regfile|Mux30~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux30~10_combout ),
	.datad(\my_regfile|Mux30~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~26 (
// Equation(s):
// \my_regfile|Mux30~26_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux30~13_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux30~25_combout )))

	.dataa(\my_regfile|Mux30~13_combout ),
	.datab(\my_regfile|Mux30~25_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~26 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux30~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~0 (
// Equation(s):
// \my_processor|alu1|Selector30~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~0 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~10 (
// Equation(s):
// \my_processor|alu1|Selector30~10_combout  = (\my_processor|alu1|Selector30~0_combout  & (((\my_processor|alu1|Selector30~1_combout )))) # (!\my_processor|alu1|Selector30~0_combout  & ((\my_processor|alu1|Selector30~1_combout  & 
// (\my_processor|alu1|ShiftRight0~25_combout )) # (!\my_processor|alu1|Selector30~1_combout  & ((\my_regfile|Mux30~26_combout )))))

	.dataa(\my_processor|alu1|Selector30~0_combout ),
	.datab(\my_processor|alu1|ShiftRight0~25_combout ),
	.datac(\my_processor|alu1|Selector30~1_combout ),
	.datad(\my_regfile|Mux30~26_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~10 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~11 (
// Equation(s):
// \my_processor|alu1|Selector30~11_combout  = (\my_processor|alu1|Selector30~0_combout  & ((\my_processor|alu1|Selector30~10_combout  & ((\my_processor|alu1|ShiftRight0~28_combout ))) # (!\my_processor|alu1|Selector30~10_combout  & 
// (\my_regfile|Mux29~20_combout )))) # (!\my_processor|alu1|Selector30~0_combout  & (((\my_processor|alu1|Selector30~10_combout ))))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|alu1|Selector30~0_combout ),
	.datac(\my_processor|alu1|Selector30~10_combout ),
	.datad(\my_processor|alu1|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~11 .lut_mask = 16'hF838;
defparam \my_processor|alu1|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~12 (
// Equation(s):
// \my_processor|alu1|Selector30~12_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~44_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~99_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~99_combout ),
	.datab(\my_processor|alu1|ShiftRight0~44_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~12 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector30~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~13 (
// Equation(s):
// \my_processor|alu1|Selector30~13_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|alu1|Selector30~12_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|alu1|Selector30~12_combout  & 
// ((\my_processor|alu1|ShiftRight0~33_combout ))) # (!\my_processor|alu1|Selector30~12_combout  & (\my_processor|alu1|Selector30~11_combout ))))

	.dataa(\my_processor|alu1|Selector30~11_combout ),
	.datab(\my_processor|alu1|ShiftRight0~33_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|alu1|Selector30~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~13 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector30~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~14 (
// Equation(s):
// \my_processor|alu1|Selector30~14_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector30~6_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector30~6_combout  & 
// (\my_processor|alu1|Selector30~13_combout )) # (!\my_processor|alu1|Selector30~6_combout  & ((\my_processor|alu1|Add1~2_combout )))))

	.dataa(\my_processor|alu1|Selector30~5_combout ),
	.datab(\my_processor|alu1|Selector30~13_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~14 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector30~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~15 (
// Equation(s):
// \my_processor|alu1|Selector30~15_combout  = (\my_regfile|Mux30~26_combout  & ((\my_processor|alu1|Selector30~14_combout ) # ((\my_processor|data_operandB[1]~706_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux30~26_combout  & 
// (\my_processor|alu1|Selector30~14_combout  & ((\my_processor|data_operandB[1]~706_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux30~26_combout ),
	.datab(\my_processor|data_operandB[1]~706_combout ),
	.datac(\my_processor|alu1|Selector30~14_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~15 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector30~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector30~16 (
// Equation(s):
// \my_processor|alu1|Selector30~16_combout  = (\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~2_combout )) # (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector30~15_combout )))

	.dataa(\my_processor|alu1|Add0~2_combout ),
	.datab(\my_processor|alu1|Selector30~15_combout ),
	.datac(gnd),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector30~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector30~16 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|Selector30~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[1]~25 (
// Equation(s):
// \my_processor|address_dmem[1]~25_combout  = (\my_processor|alu1|Selector30~16_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector30~16_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[1]~25 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[0]~0_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~18 (
// Equation(s):
// \my_processor|data_writeReg[0]~18_combout  = (\my_processor|data_writeReg[7]~210_combout  & (((!\my_processor|data_writeReg[7]~211_combout )))) # (!\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[7]~211_combout  & 
// ((\my_processor|alu1|Selector31~6_combout ))) # (!\my_processor|data_writeReg[7]~211_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\my_processor|data_writeReg[7]~210_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|data_writeReg[7]~211_combout ),
	.datad(\my_processor|alu1|Selector31~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~18 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~19 (
// Equation(s):
// \my_processor|data_writeReg[0]~19_combout  = (\my_processor|data_writeReg[7]~210_combout  & ((\my_processor|data_writeReg[0]~18_combout  & ((\my_processor|Add2~0_combout ))) # (!\my_processor|data_writeReg[0]~18_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [0])))) # (!\my_processor|data_writeReg[7]~210_combout  & (((\my_processor|data_writeReg[0]~18_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|data_writeReg[7]~210_combout ),
	.datac(\my_processor|data_writeReg[0]~18_combout ),
	.datad(\my_processor|Add2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~19 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~20 (
// Equation(s):
// \my_processor|data_writeReg[0]~20_combout  = (\my_processor|data_writeReg[7]~211_combout  & (\my_processor|alu1|overflow~combout  & ((\my_processor|addiOverflow~0_combout ) # (!\my_processor|is_sub~0_combout ))))

	.dataa(\my_processor|data_writeReg[7]~211_combout ),
	.datab(\my_processor|alu1|overflow~combout ),
	.datac(\my_processor|addiOverflow~0_combout ),
	.datad(\my_processor|is_sub~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~20 .lut_mask = 16'h8088;
defparam \my_processor|data_writeReg[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~21 (
// Equation(s):
// \my_processor|data_writeReg[0]~21_combout  = (\my_processor|data_writeReg[0]~20_combout  & ((\my_processor|is_sub~0_combout ) # ((!\my_processor|ALU_op[0]~0_combout )))) # (!\my_processor|data_writeReg[0]~20_combout  & 
// (((\my_processor|data_writeReg[0]~19_combout ))))

	.dataa(\my_processor|is_sub~0_combout ),
	.datab(\my_processor|data_writeReg[0]~19_combout ),
	.datac(\my_processor|data_writeReg[0]~20_combout ),
	.datad(\my_processor|ALU_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~21 .lut_mask = 16'hACFC;
defparam \my_processor|data_writeReg[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][0] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~0 (
// Equation(s):
// \my_regfile|Mux31~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][0]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][0]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][0]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~1 (
// Equation(s):
// \my_regfile|Mux31~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux31~0_combout  & ((\my_regfile|registers[30][0]~q ))) # (!\my_regfile|Mux31~0_combout  & (\my_regfile|registers[26][0]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux31~0_combout ))))

	.dataa(\my_regfile|registers[26][0]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux31~0_combout ),
	.datad(\my_regfile|registers[30][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~2 (
// Equation(s):
// \my_regfile|Mux31~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & ((\my_regfile|registers[25][0]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [24])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// (((\my_regfile|registers[17][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\my_regfile|registers[25][0]~q ),
	.datab(\my_regfile|registers[17][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~2 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~3 (
// Equation(s):
// \my_regfile|Mux31~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[25][0]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[17][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[25][0]~q ),
	.datab(\my_regfile|registers[17][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~3 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~4 (
// Equation(s):
// \my_regfile|Mux31~4_combout  = (\my_processor|ctrl_readRegA~0_combout  & (((\my_regfile|Mux31~2_combout )))) # (!\my_processor|ctrl_readRegA~0_combout  & ((\my_processor|ctrl_writeReg~1_combout ) # ((\my_regfile|Mux31~3_combout ))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_processor|ctrl_readRegA~0_combout ),
	.datac(\my_regfile|Mux31~2_combout ),
	.datad(\my_regfile|Mux31~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~4 .lut_mask = 16'hF3E2;
defparam \my_regfile|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~5 (
// Equation(s):
// \my_regfile|Mux31~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux31~4_combout  & ((\my_regfile|registers[29][0]~q ))) # (!\my_regfile|Mux31~4_combout  & (\my_regfile|registers[21][0]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux31~4_combout ))))

	.dataa(\my_regfile|registers[21][0]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux31~4_combout ),
	.datad(\my_regfile|registers[29][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~6 (
// Equation(s):
// \my_regfile|Mux31~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][0]~q )))))

	.dataa(\my_regfile|registers[20][0]~q ),
	.datab(\my_regfile|registers[16][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~6 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~7 (
// Equation(s):
// \my_regfile|Mux31~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (((\my_imem|altsyncram_component|auto_generated|q_a [24])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|registers[20][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [24] & ((\my_regfile|registers[16][0]~q )))))

	.dataa(\my_regfile|registers[20][0]~q ),
	.datab(\my_regfile|registers[16][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~7 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~8 (
// Equation(s):
// \my_regfile|Mux31~8_combout  = (\my_processor|ctrl_readRegA~0_combout  & (((\my_regfile|Mux31~7_combout )))) # (!\my_processor|ctrl_readRegA~0_combout  & ((\my_processor|ctrl_writeReg~1_combout ) # ((\my_regfile|Mux31~6_combout ))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_processor|ctrl_readRegA~0_combout ),
	.datac(\my_regfile|Mux31~6_combout ),
	.datad(\my_regfile|Mux31~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~8 .lut_mask = 16'hFE32;
defparam \my_regfile|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~9 (
// Equation(s):
// \my_regfile|Mux31~9_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux31~8_combout  & ((\my_regfile|registers[28][0]~q ))) # (!\my_regfile|Mux31~8_combout  & (\my_regfile|registers[24][0]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux31~8_combout ))))

	.dataa(\my_regfile|registers[24][0]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux31~8_combout ),
	.datad(\my_regfile|registers[28][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~10 (
// Equation(s):
// \my_regfile|Mux31~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux31~5_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux31~9_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux31~5_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux31~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~11 (
// Equation(s):
// \my_regfile|Mux31~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & ((\my_regfile|registers[27][0]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [24])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// (((\my_regfile|registers[19][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\my_regfile|registers[27][0]~q ),
	.datab(\my_regfile|registers[19][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~11 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~12 (
// Equation(s):
// \my_regfile|Mux31~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[27][0]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[19][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[27][0]~q ),
	.datab(\my_regfile|registers[19][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~12 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~13 (
// Equation(s):
// \my_regfile|Mux31~13_combout  = (\my_processor|ctrl_readRegA~0_combout  & (((\my_regfile|Mux31~11_combout )))) # (!\my_processor|ctrl_readRegA~0_combout  & ((\my_processor|ctrl_writeReg~1_combout ) # ((\my_regfile|Mux31~12_combout ))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_processor|ctrl_readRegA~0_combout ),
	.datac(\my_regfile|Mux31~11_combout ),
	.datad(\my_regfile|Mux31~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~13 .lut_mask = 16'hF3E2;
defparam \my_regfile|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~14 (
// Equation(s):
// \my_regfile|Mux31~14_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux31~13_combout  & ((\my_regfile|registers[31][0]~q ))) # (!\my_regfile|Mux31~13_combout  & (\my_regfile|registers[23][0]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux31~13_combout ))))

	.dataa(\my_regfile|registers[23][0]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux31~13_combout ),
	.datad(\my_regfile|registers[31][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~14 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~15 (
// Equation(s):
// \my_regfile|Mux31~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux31~10_combout  & ((\my_regfile|Mux31~14_combout ))) # (!\my_regfile|Mux31~10_combout  & (\my_regfile|Mux31~1_combout )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux31~10_combout ))))

	.dataa(\my_regfile|Mux31~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux31~10_combout ),
	.datad(\my_regfile|Mux31~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~26 (
// Equation(s):
// \my_regfile|Mux31~26_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux31~15_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux31~25_combout )))

	.dataa(\my_regfile|Mux31~15_combout ),
	.datab(\my_regfile|Mux31~25_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~26 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux31~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector31~0 (
// Equation(s):
// \my_processor|alu1|Selector31~0_combout  = (\my_processor|alu1|Selector30~0_combout  & (((\my_processor|alu1|Selector30~1_combout )))) # (!\my_processor|alu1|Selector30~0_combout  & ((\my_processor|alu1|Selector30~1_combout  & 
// (\my_processor|alu1|ShiftRight0~0_combout )) # (!\my_processor|alu1|Selector30~1_combout  & ((\my_regfile|Mux31~26_combout )))))

	.dataa(\my_processor|alu1|Selector30~0_combout ),
	.datab(\my_processor|alu1|ShiftRight0~0_combout ),
	.datac(\my_processor|alu1|Selector30~1_combout ),
	.datad(\my_regfile|Mux31~26_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector31~0 .lut_mask = 16'hE5E0;
defparam \my_processor|alu1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector31~1 (
// Equation(s):
// \my_processor|alu1|Selector31~1_combout  = (\my_processor|alu1|Selector30~0_combout  & ((\my_processor|alu1|Selector31~0_combout  & ((\my_processor|alu1|ShiftRight0~3_combout ))) # (!\my_processor|alu1|Selector31~0_combout  & (\my_regfile|Mux30~26_combout 
// )))) # (!\my_processor|alu1|Selector30~0_combout  & (((\my_processor|alu1|Selector31~0_combout ))))

	.dataa(\my_regfile|Mux30~26_combout ),
	.datab(\my_processor|alu1|Selector30~0_combout ),
	.datac(\my_processor|alu1|Selector31~0_combout ),
	.datad(\my_processor|alu1|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector31~1 .lut_mask = 16'hF838;
defparam \my_processor|alu1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector31~2 (
// Equation(s):
// \my_processor|alu1|Selector31~2_combout  = (\my_processor|alu1|Selector30~3_combout  & (((\my_processor|alu1|Selector30~4_combout )))) # (!\my_processor|alu1|Selector30~3_combout  & ((\my_processor|alu1|Selector30~4_combout  & 
// ((\my_processor|alu1|ShiftRight0~24_combout ))) # (!\my_processor|alu1|Selector30~4_combout  & (\my_processor|alu1|ShiftLeft0~5_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~5_combout ),
	.datab(\my_processor|alu1|ShiftRight0~24_combout ),
	.datac(\my_processor|alu1|Selector30~3_combout ),
	.datad(\my_processor|alu1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector31~2 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector31~3 (
// Equation(s):
// \my_processor|alu1|Selector31~3_combout  = (\my_processor|alu1|Selector30~2_combout  & (((\my_processor|alu1|Selector31~2_combout )))) # (!\my_processor|alu1|Selector30~2_combout  & ((\my_processor|alu1|Selector31~2_combout  & 
// ((\my_processor|alu1|ShiftRight0~10_combout ))) # (!\my_processor|alu1|Selector31~2_combout  & (\my_processor|alu1|Selector31~1_combout ))))

	.dataa(\my_processor|alu1|Selector31~1_combout ),
	.datab(\my_processor|alu1|ShiftRight0~10_combout ),
	.datac(\my_processor|alu1|Selector30~2_combout ),
	.datad(\my_processor|alu1|Selector31~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector31~3 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector31~4 (
// Equation(s):
// \my_processor|alu1|Selector31~4_combout  = (\my_regfile|Mux31~26_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[0]~22_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux31~26_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[0]~22_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_processor|data_operandB[0]~22_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector31~4 .lut_mask = 16'hE8F0;
defparam \my_processor|alu1|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector31~5 (
// Equation(s):
// \my_processor|alu1|Selector31~5_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|alu1|Selector31~4_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|alu1|Selector31~4_combout  & 
// ((\my_processor|alu1|Selector31~3_combout ))) # (!\my_processor|alu1|Selector31~4_combout  & (\my_processor|alu1|Add1~0_combout ))))

	.dataa(\my_processor|alu1|Add1~0_combout ),
	.datab(\my_processor|alu1|Selector31~3_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|alu1|Selector31~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector31~5 .lut_mask = 16'hFC0A;
defparam \my_processor|alu1|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector31~6 (
// Equation(s):
// \my_processor|alu1|Selector31~6_combout  = (\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~0_combout )) # (!\my_processor|alu1|Selector30~9_combout  & ((\my_processor|alu1|Selector31~5_combout )))

	.dataa(\my_processor|alu1|Add0~0_combout ),
	.datab(\my_processor|alu1|Selector31~5_combout ),
	.datac(gnd),
	.datad(\my_processor|alu1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector31~6 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[0]~24 (
// Equation(s):
// \my_processor|address_dmem[0]~24_combout  = (\my_processor|alu1|Selector31~6_combout  & ((\my_processor|wren~combout ) # ((\my_processor|is_lw~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_processor|is_lw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|alu1|Selector31~6_combout ),
	.datad(\my_processor|wren~combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[0]~24 .lut_mask = 16'hF020;
defparam \my_processor|address_dmem[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[24]~24_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~156 (
// Equation(s):
// \my_processor|data_writeReg[24]~156_combout  = (\my_processor|alu1|Selector26~0_combout  & ((\my_processor|alu1|Selector26~1_combout  & (\my_processor|alu1|ShiftLeft0~83_combout )) # (!\my_processor|alu1|Selector26~1_combout  & 
// ((\my_processor|alu1|ShiftLeft0~91_combout ))))) # (!\my_processor|alu1|Selector26~0_combout  & (((\my_processor|alu1|Selector26~1_combout ))))

	.dataa(\my_processor|alu1|Selector26~0_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~83_combout ),
	.datac(\my_processor|alu1|Selector26~1_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~156 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~157 (
// Equation(s):
// \my_processor|data_writeReg[24]~157_combout  = (\my_processor|alu1|Selector26~0_combout  & (((\my_processor|data_writeReg[24]~156_combout )))) # (!\my_processor|alu1|Selector26~0_combout  & ((\my_processor|data_writeReg[24]~156_combout  & 
// ((\my_processor|alu1|ShiftLeft0~51_combout ))) # (!\my_processor|data_writeReg[24]~156_combout  & (\my_processor|alu1|ShiftLeft0~75_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~75_combout ),
	.datab(\my_processor|alu1|Selector26~0_combout ),
	.datac(\my_processor|data_writeReg[24]~156_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~157 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~158 (
// Equation(s):
// \my_processor|data_writeReg[24]~158_combout  = (\my_processor|alu1|Selector29~8_combout  & (((\my_processor|alu1|Selector29~6_combout )))) # (!\my_processor|alu1|Selector29~8_combout  & ((\my_processor|alu1|Selector29~6_combout  & 
// (\my_processor|alu1|ShiftRight0~91_combout )) # (!\my_processor|alu1|Selector29~6_combout  & ((\my_processor|alu1|Add1~48_combout )))))

	.dataa(\my_processor|alu1|Selector29~8_combout ),
	.datab(\my_processor|alu1|ShiftRight0~91_combout ),
	.datac(\my_processor|alu1|Selector29~6_combout ),
	.datad(\my_processor|alu1|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~158 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~159 (
// Equation(s):
// \my_processor|data_writeReg[24]~159_combout  = (\my_processor|alu1|Selector29~8_combout  & ((\my_processor|data_writeReg[24]~158_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[24]~158_combout  & 
// (\my_processor|data_writeReg[24]~157_combout )))) # (!\my_processor|alu1|Selector29~8_combout  & (((\my_processor|data_writeReg[24]~158_combout ))))

	.dataa(\my_processor|data_writeReg[24]~157_combout ),
	.datab(\my_processor|alu1|Selector29~8_combout ),
	.datac(\my_processor|data_writeReg[24]~158_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~159 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~160 (
// Equation(s):
// \my_processor|data_writeReg[24]~160_combout  = (\my_regfile|Mux7~20_combout  & ((\my_processor|alu1|Selector29~11_combout ) # ((\my_processor|data_operandB[24]~198_combout  & \my_processor|alu1|Selector29~14_combout )))) # (!\my_regfile|Mux7~20_combout  & 
// (\my_processor|alu1|Selector29~11_combout  & ((\my_processor|data_operandB[24]~198_combout ) # (!\my_processor|alu1|Selector29~14_combout ))))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_processor|data_operandB[24]~198_combout ),
	.datac(\my_processor|alu1|Selector29~11_combout ),
	.datad(\my_processor|alu1|Selector29~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~160 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~161 (
// Equation(s):
// \my_processor|data_writeReg[24]~161_combout  = (\my_processor|alu1|Selector29~14_combout  & (((\my_processor|data_writeReg[24]~160_combout )))) # (!\my_processor|alu1|Selector29~14_combout  & ((\my_processor|data_writeReg[24]~160_combout  & 
// (\my_processor|alu1|Add0~48_combout )) # (!\my_processor|data_writeReg[24]~160_combout  & ((\my_processor|data_writeReg[24]~159_combout )))))

	.dataa(\my_processor|alu1|Add0~48_combout ),
	.datab(\my_processor|data_writeReg[24]~159_combout ),
	.datac(\my_processor|alu1|Selector29~14_combout ),
	.datad(\my_processor|data_writeReg[24]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~161 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~162 (
// Equation(s):
// \my_processor|data_writeReg[24]~162_combout  = (\my_processor|data_writeReg[16]~59_combout  & ((\my_processor|is_lw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|is_lw~combout  & 
// ((\my_processor|data_writeReg[24]~161_combout )))))

	.dataa(\my_processor|data_writeReg[16]~59_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|data_writeReg[24]~161_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~162 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~163 (
// Equation(s):
// \my_processor|data_writeReg[24]~163_combout  = (!\my_processor|is_jal~combout  & ((\my_processor|data_writeReg[24]~162_combout ) # ((\my_processor|is_setx~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\my_processor|data_writeReg[24]~162_combout ),
	.datab(\my_processor|is_setx~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|is_jal~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~163 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][24] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[24]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~0 (
// Equation(s):
// \my_regfile|Mux7~0_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[22][24]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[18][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[22][24]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[18][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~1 (
// Equation(s):
// \my_regfile|Mux7~1_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux7~0_combout  & ((\my_regfile|registers[30][24]~q ))) # (!\my_regfile|Mux7~0_combout  & (\my_regfile|registers[26][24]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux7~0_combout ))))

	.dataa(\my_regfile|registers[26][24]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux7~0_combout ),
	.datad(\my_regfile|registers[30][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~2 (
// Equation(s):
// \my_regfile|Mux7~2_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[25][24]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[17][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[25][24]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[17][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~3 (
// Equation(s):
// \my_regfile|Mux7~3_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux7~2_combout  & ((\my_regfile|registers[29][24]~q ))) # (!\my_regfile|Mux7~2_combout  & (\my_regfile|registers[21][24]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux7~2_combout ))))

	.dataa(\my_regfile|registers[21][24]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux7~2_combout ),
	.datad(\my_regfile|registers[29][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~4 (
// Equation(s):
// \my_regfile|Mux7~4_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[20][24]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[16][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[20][24]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[16][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~5 (
// Equation(s):
// \my_regfile|Mux7~5_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux7~4_combout  & ((\my_regfile|registers[28][24]~q ))) # (!\my_regfile|Mux7~4_combout  & (\my_regfile|registers[24][24]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux7~4_combout ))))

	.dataa(\my_regfile|registers[24][24]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux7~4_combout ),
	.datad(\my_regfile|registers[28][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~6 (
// Equation(s):
// \my_regfile|Mux7~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux7~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux7~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux7~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux7~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~7 (
// Equation(s):
// \my_regfile|Mux7~7_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[27][24]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[19][24]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[27][24]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[19][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~8 (
// Equation(s):
// \my_regfile|Mux7~8_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux7~7_combout  & ((\my_regfile|registers[31][24]~q ))) # (!\my_regfile|Mux7~7_combout  & (\my_regfile|registers[23][24]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux7~7_combout ))))

	.dataa(\my_regfile|registers[23][24]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux7~7_combout ),
	.datad(\my_regfile|registers[31][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~9 (
// Equation(s):
// \my_regfile|Mux7~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux7~6_combout  & ((\my_regfile|Mux7~8_combout ))) # (!\my_regfile|Mux7~6_combout  & (\my_regfile|Mux7~1_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & 
// (((\my_regfile|Mux7~6_combout ))))

	.dataa(\my_regfile|Mux7~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux7~6_combout ),
	.datad(\my_regfile|Mux7~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~20 (
// Equation(s):
// \my_regfile|Mux7~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux7~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux7~19_combout )))

	.dataa(\my_regfile|Mux7~9_combout ),
	.datab(\my_regfile|Mux7~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~6 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux7~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux6~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux7~20_combout ),
	.datac(\my_regfile|Mux6~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~6 .lut_mask = 16'h88A0;
defparam \my_processor|alu1|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~7 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux5~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux4~20_combout )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_regfile|Mux4~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~7 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~8 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~8_combout  = (\my_processor|alu1|ShiftLeft0~6_combout ) # ((\my_processor|alu1|ShiftLeft0~7_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|alu1|ShiftLeft0~6_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~8 .lut_mask = 16'hAAEE;
defparam \my_processor|alu1|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|ShiftLeft0~9 (
// Equation(s):
// \my_processor|alu1|ShiftLeft0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux3~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux2~20_combout )))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_regfile|Mux2~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu1|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|ShiftLeft0~9 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~1 (
// Equation(s):
// \my_processor|alu1|Selector0~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|alu1|ShiftLeft0~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & \my_regfile|Mux1~20_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|Mux1~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~1 .lut_mask = 16'hAAC0;
defparam \my_processor|alu1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~2 (
// Equation(s):
// \my_processor|alu1|Selector0~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu1|ShiftLeft0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|alu1|Selector0~1_combout )))))

	.dataa(\my_processor|alu1|ShiftLeft0~8_combout ),
	.datab(\my_processor|alu1|Selector0~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~2 .lut_mask = 16'h00AC;
defparam \my_processor|alu1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~3 (
// Equation(s):
// \my_processor|alu1|Selector0~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu1|Selector0~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu1|ShiftLeft0~16_combout ))))

	.dataa(\my_processor|alu1|Selector0~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu1|ShiftLeft0~16_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~3 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~4 (
// Equation(s):
// \my_processor|alu1|Selector0~4_combout  = (!\my_processor|ALU_op[0]~0_combout  & ((\my_processor|alu1|Selector0~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|alu1|ShiftLeft0~31_combout ))))

	.dataa(\my_processor|alu1|Selector0~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu1|ShiftLeft0~31_combout ),
	.datad(\my_processor|ALU_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~4 .lut_mask = 16'h00EA;
defparam \my_processor|alu1|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~11 (
// Equation(s):
// \my_processor|alu1|Selector0~11_combout  = (!\my_processor|alu1|Selector0~7_combout  & ((\my_processor|alu1|Selector0~0_combout ) # ((\my_processor|alu1|Selector0~4_combout ) # (\my_processor|ALU_op[1]~1_combout ))))

	.dataa(\my_processor|alu1|Selector0~7_combout ),
	.datab(\my_processor|alu1|Selector0~0_combout ),
	.datac(\my_processor|alu1|Selector0~4_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~11 .lut_mask = 16'h5554;
defparam \my_processor|alu1|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~12 (
// Equation(s):
// \my_processor|alu1|Selector0~12_combout  = (\my_processor|ALU_op[2]~2_combout  & (\my_processor|alu1|Selector0~11_combout  & ((\my_processor|alu1|Add0~62_combout ) # (!\my_processor|ALU_op[1]~1_combout ))))

	.dataa(\my_processor|ALU_op[2]~2_combout ),
	.datab(\my_processor|alu1|Add0~62_combout ),
	.datac(\my_processor|ALU_op[1]~1_combout ),
	.datad(\my_processor|alu1|Selector0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~12 .lut_mask = 16'h8A00;
defparam \my_processor|alu1|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Equal0~0 (
// Equation(s):
// \my_regfile|Equal0~0_combout  = (\my_processor|data_writeReg[7]~211_combout  & ((\my_processor|ctrl_writeReg~1_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|ctrl_writeReg~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|data_writeReg[7]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Equal0~0 .lut_mask = 16'hAB00;
defparam \my_regfile|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Equal0~1 (
// Equation(s):
// \my_regfile|Equal0~1_combout  = (\my_regfile|Equal0~0_combout  & (\my_processor|alu1|Selector32~0_combout  $ (((!\my_processor|alu1|Selector0~12_combout  & !\my_processor|alu1|Selector0~10_combout )))))

	.dataa(\my_processor|alu1|Selector32~0_combout ),
	.datab(\my_processor|alu1|Selector0~12_combout ),
	.datac(\my_processor|alu1|Selector0~10_combout ),
	.datad(\my_regfile|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Equal0~1 .lut_mask = 16'hA900;
defparam \my_regfile|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~24 (
// Equation(s):
// \my_regfile|Decoder0~24_combout  = (\my_regfile|Equal0~1_combout  & \my_regfile|Decoder0~6_combout )

	.dataa(\my_regfile|Equal0~1_combout ),
	.datab(\my_regfile|Decoder0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~24 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[6][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~35 (
// Equation(s):
// \my_processor|data_operandB[31]~35_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[6][31]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[4][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[6][31]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[4][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~35 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~36 (
// Equation(s):
// \my_processor|data_operandB[31]~36_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[31]~35_combout  & ((\my_regfile|registers[7][31]~q ))) # (!\my_processor|data_operandB[31]~35_combout  & 
// (\my_regfile|registers[5][31]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[31]~35_combout ))))

	.dataa(\my_regfile|registers[5][31]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[31]~35_combout ),
	.datad(\my_regfile|registers[7][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~36 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[0][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[0][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[0][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~37 (
// Equation(s):
// \my_processor|data_operandB[31]~37_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|ctrl_readRegB[0]~3_combout  & 
// (\my_regfile|registers[1][31]~q )) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_regfile|registers[0][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datab(\my_regfile|registers[1][31]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_regfile|registers[0][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~37 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~38 (
// Equation(s):
// \my_processor|data_operandB[31]~38_combout  = (\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_processor|data_operandB[31]~37_combout  & ((\my_regfile|registers[3][31]~q ))) # (!\my_processor|data_operandB[31]~37_combout  & 
// (\my_regfile|registers[2][31]~q )))) # (!\my_processor|ctrl_readRegB[1]~2_combout  & (((\my_processor|data_operandB[31]~37_combout ))))

	.dataa(\my_regfile|registers[2][31]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datac(\my_processor|data_operandB[31]~37_combout ),
	.datad(\my_regfile|registers[3][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~38 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~39 (
// Equation(s):
// \my_processor|data_operandB[31]~39_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|data_operandB[31]~36_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|data_operandB[31]~38_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|data_operandB[31]~36_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|data_operandB[31]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~39 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[14][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~40 (
// Equation(s):
// \my_processor|data_operandB[31]~40_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|ctrl_readRegB[1]~2_combout )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|ctrl_readRegB[1]~2_combout  & 
// (\my_regfile|registers[14][31]~q )) # (!\my_processor|ctrl_readRegB[1]~2_combout  & ((\my_regfile|registers[12][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_regfile|registers[14][31]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~2_combout ),
	.datad(\my_regfile|registers[12][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~40 .lut_mask = 16'hE5E0;
defparam \my_processor|data_operandB[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~41 (
// Equation(s):
// \my_processor|data_operandB[31]~41_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & ((\my_processor|data_operandB[31]~40_combout  & ((\my_regfile|registers[15][31]~q ))) # (!\my_processor|data_operandB[31]~40_combout  & 
// (\my_regfile|registers[13][31]~q )))) # (!\my_processor|ctrl_readRegB[0]~3_combout  & (((\my_processor|data_operandB[31]~40_combout ))))

	.dataa(\my_regfile|registers[13][31]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datac(\my_processor|data_operandB[31]~40_combout ),
	.datad(\my_regfile|registers[15][31]~q ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~41 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~42 (
// Equation(s):
// \my_processor|data_operandB[31]~42_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|data_operandB[31]~39_combout  & ((\my_processor|data_operandB[31]~41_combout ))) # (!\my_processor|data_operandB[31]~39_combout  & 
// (\my_processor|data_operandB[31]~34_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|data_operandB[31]~39_combout ))))

	.dataa(\my_processor|data_operandB[31]~34_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|data_operandB[31]~39_combout ),
	.datad(\my_processor|data_operandB[31]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~42 .lut_mask = 16'hF838;
defparam \my_processor|data_operandB[31]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~43 (
// Equation(s):
// \my_processor|data_operandB[31]~43_combout  = (!\my_processor|data_operandB~20_combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|data_operandB[31]~32_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_processor|data_operandB[31]~42_combout )))))

	.dataa(\my_processor|data_operandB[31]~32_combout ),
	.datab(\my_processor|data_operandB[31]~42_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|data_operandB~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~43 .lut_mask = 16'h00AC;
defparam \my_processor|data_operandB[31]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_operandB[31]~44 (
// Equation(s):
// \my_processor|data_operandB[31]~44_combout  = (\my_processor|data_operandB[31]~43_combout ) # ((\my_processor|data_operandB~20_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|data_operandB[31]~43_combout ),
	.datab(\my_processor|data_operandB~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~44 .lut_mask = 16'hEAEA;
defparam \my_processor|data_operandB[31]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add1~64 (
// Equation(s):
// \my_processor|alu1|Add1~64_combout  = \my_regfile|Mux0~20_combout  $ (\my_processor|data_operandB[31]~44_combout  $ (\my_processor|alu1|Add1~63 ))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_operandB[31]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|alu1|Add1~63 ),
	.combout(\my_processor|alu1|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Add1~64 .lut_mask = 16'h9696;
defparam \my_processor|alu1|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~62 (
// Equation(s):
// \my_processor|alu1|Add0~62_combout  = (\my_regfile|Mux0~20_combout  & ((\my_processor|data_operandB[31]~44_combout  & (\my_processor|alu1|Add0~61  & VCC)) # (!\my_processor|data_operandB[31]~44_combout  & (!\my_processor|alu1|Add0~61 )))) # 
// (!\my_regfile|Mux0~20_combout  & ((\my_processor|data_operandB[31]~44_combout  & (!\my_processor|alu1|Add0~61 )) # (!\my_processor|data_operandB[31]~44_combout  & ((\my_processor|alu1|Add0~61 ) # (GND)))))
// \my_processor|alu1|Add0~63  = CARRY((\my_regfile|Mux0~20_combout  & (!\my_processor|data_operandB[31]~44_combout  & !\my_processor|alu1|Add0~61 )) # (!\my_regfile|Mux0~20_combout  & ((!\my_processor|alu1|Add0~61 ) # 
// (!\my_processor|data_operandB[31]~44_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_operandB[31]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|Add0~61 ),
	.combout(\my_processor|alu1|Add0~62_combout ),
	.cout(\my_processor|alu1|Add0~63 ));
// synopsys translate_off
defparam \my_processor|alu1|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|alu1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Add0~64 (
// Equation(s):
// \my_processor|alu1|Add0~64_combout  = \my_regfile|Mux0~20_combout  $ (\my_processor|data_operandB[31]~44_combout  $ (!\my_processor|alu1|Add0~63 ))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_operandB[31]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|alu1|Add0~63 ),
	.combout(\my_processor|alu1|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Add0~64 .lut_mask = 16'h6969;
defparam \my_processor|alu1|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Decoder0~3 (
// Equation(s):
// \my_processor|alu1|Decoder0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_processor|is_rType~combout  & (\my_processor|alu1|Decoder0~2_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|is_rType~combout ),
	.datac(\my_processor|alu1|Decoder0~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|alu1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Decoder0~3 .lut_mask = 16'h0020;
defparam \my_processor|alu1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector32~0 (
// Equation(s):
// \my_processor|alu1|Selector32~0_combout  = (\my_processor|alu1|Decoder0~3_combout  & (\my_processor|alu1|Add1~64_combout )) # (!\my_processor|alu1|Decoder0~3_combout  & ((\my_processor|alu1|Add0~64_combout )))

	.dataa(\my_processor|alu1|Add1~64_combout ),
	.datab(\my_processor|alu1|Add0~64_combout ),
	.datac(gnd),
	.datad(\my_processor|alu1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector32~0 .lut_mask = 16'hAACC;
defparam \my_processor|alu1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~2_combout  = (\my_processor|data_writeReg[7]~211_combout  & (\my_processor|alu1|Selector32~0_combout  $ (((!\my_processor|alu1|Selector0~12_combout  & !\my_processor|alu1|Selector0~10_combout )))))

	.dataa(\my_processor|data_writeReg[7]~211_combout ),
	.datab(\my_processor|alu1|Selector32~0_combout ),
	.datac(\my_processor|alu1|Selector0~12_combout ),
	.datad(\my_processor|alu1|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~2 .lut_mask = 16'h8882;
defparam \my_processor|ctrl_writeReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~6 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~6_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_processor|ctrl_writeReg~1_combout )) # (!\my_processor|ctrl_writeReg[4]~2_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg~1_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~6 .lut_mask = 16'h0AFF;
defparam \my_processor|ctrl_writeReg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~31 (
// Equation(s):
// \my_regfile|Decoder0~31_combout  = (\my_processor|ctrl_writeReg[3]~6_combout  & (\my_regfile|Decoder0~0_combout  & !\my_processor|ctrl_writeReg[4]~7_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~6_combout ),
	.datab(\my_regfile|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~31 .lut_mask = 16'h0088;
defparam \my_regfile|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~10 (
// Equation(s):
// \my_regfile|Mux0~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][31]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][31]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~11 (
// Equation(s):
// \my_regfile|Mux0~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux0~10_combout  & ((\my_regfile|registers[11][31]~q ))) # (!\my_regfile|Mux0~10_combout  & (\my_regfile|registers[10][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux0~10_combout ))))

	.dataa(\my_regfile|registers[10][31]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux0~10_combout ),
	.datad(\my_regfile|registers[11][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~12 (
// Equation(s):
// \my_regfile|Mux0~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][31]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][31]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~13 (
// Equation(s):
// \my_regfile|Mux0~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux0~12_combout  & ((\my_regfile|registers[7][31]~q ))) # (!\my_regfile|Mux0~12_combout  & (\my_regfile|registers[5][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux0~12_combout ))))

	.dataa(\my_regfile|registers[5][31]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux0~12_combout ),
	.datad(\my_regfile|registers[7][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~14 (
// Equation(s):
// \my_regfile|Mux0~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][31]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][31]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~15 (
// Equation(s):
// \my_regfile|Mux0~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux0~14_combout  & ((\my_regfile|registers[3][31]~q ))) # (!\my_regfile|Mux0~14_combout  & (\my_regfile|registers[2][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux0~14_combout ))))

	.dataa(\my_regfile|registers[2][31]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux0~14_combout ),
	.datad(\my_regfile|registers[3][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~16 (
// Equation(s):
// \my_regfile|Mux0~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux0~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux0~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux0~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux0~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~17 (
// Equation(s):
// \my_regfile|Mux0~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][31]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][31]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~18 (
// Equation(s):
// \my_regfile|Mux0~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux0~17_combout  & ((\my_regfile|registers[15][31]~q ))) # (!\my_regfile|Mux0~17_combout  & (\my_regfile|registers[13][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux0~17_combout ))))

	.dataa(\my_regfile|registers[13][31]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux0~17_combout ),
	.datad(\my_regfile|registers[15][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~19 (
// Equation(s):
// \my_regfile|Mux0~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux0~16_combout  & ((\my_regfile|Mux0~18_combout ))) # (!\my_regfile|Mux0~16_combout  & (\my_regfile|Mux0~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux0~16_combout ))))

	.dataa(\my_regfile|Mux0~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux0~16_combout ),
	.datad(\my_regfile|Mux0~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[31]~31 (
// Equation(s):
// \my_processor|data[31]~31_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux0~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux0~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux0~9_combout ),
	.datac(\my_regfile|Mux0~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~31 .lut_mask = 16'h88A0;
defparam \my_processor|data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~31_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~208 (
// Equation(s):
// \my_processor|data_writeReg[31]~208_combout  = (\my_processor|is_lw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [31])) # (!\my_processor|is_lw~combout  & (((\my_processor|alu1|Selector0~12_combout ) # 
// (\my_processor|alu1|Selector0~10_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|alu1|Selector0~12_combout ),
	.datac(\my_processor|alu1|Selector0~10_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~208 .lut_mask = 16'hAAFC;
defparam \my_processor|data_writeReg[31]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~209 (
// Equation(s):
// \my_processor|data_writeReg[31]~209_combout  = (\my_processor|data_writeReg[30]~181_combout  & \my_processor|data_writeReg[31]~208_combout )

	.dataa(\my_processor|data_writeReg[30]~181_combout ),
	.datab(\my_processor|data_writeReg[31]~208_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~209 .lut_mask = 16'h8888;
defparam \my_processor|data_writeReg[31]~209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][31] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[31]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~0 (
// Equation(s):
// \my_regfile|Mux0~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][31]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][31]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~1 (
// Equation(s):
// \my_regfile|Mux0~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux0~0_combout  & ((\my_regfile|registers[30][31]~q ))) # (!\my_regfile|Mux0~0_combout  & (\my_regfile|registers[22][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux0~0_combout ))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux0~0_combout ),
	.datad(\my_regfile|registers[30][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~2 (
// Equation(s):
// \my_regfile|Mux0~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][31]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][31]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~3 (
// Equation(s):
// \my_regfile|Mux0~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux0~2_combout  & ((\my_regfile|registers[29][31]~q ))) # (!\my_regfile|Mux0~2_combout  & (\my_regfile|registers[25][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux0~2_combout ))))

	.dataa(\my_regfile|registers[25][31]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux0~2_combout ),
	.datad(\my_regfile|registers[29][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~4 (
// Equation(s):
// \my_regfile|Mux0~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][31]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][31]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~5 (
// Equation(s):
// \my_regfile|Mux0~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux0~4_combout  & ((\my_regfile|registers[28][31]~q ))) # (!\my_regfile|Mux0~4_combout  & (\my_regfile|registers[20][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux0~4_combout ))))

	.dataa(\my_regfile|registers[20][31]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux0~4_combout ),
	.datad(\my_regfile|registers[28][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~6 (
// Equation(s):
// \my_regfile|Mux0~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux0~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux0~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux0~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~7 (
// Equation(s):
// \my_regfile|Mux0~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][31]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][31]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][31]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~8 (
// Equation(s):
// \my_regfile|Mux0~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux0~7_combout  & ((\my_regfile|registers[31][31]~q ))) # (!\my_regfile|Mux0~7_combout  & (\my_regfile|registers[27][31]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux0~7_combout ))))

	.dataa(\my_regfile|registers[27][31]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux0~7_combout ),
	.datad(\my_regfile|registers[31][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~9 (
// Equation(s):
// \my_regfile|Mux0~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux0~6_combout  & ((\my_regfile|Mux0~8_combout ))) # (!\my_regfile|Mux0~6_combout  & (\my_regfile|Mux0~1_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & 
// (((\my_regfile|Mux0~6_combout ))))

	.dataa(\my_regfile|Mux0~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux0~6_combout ),
	.datad(\my_regfile|Mux0~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~20 (
// Equation(s):
// \my_regfile|Mux0~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux0~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux0~19_combout )))

	.dataa(\my_regfile|Mux0~9_combout ),
	.datab(\my_regfile|Mux0~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~5 (
// Equation(s):
// \my_processor|alu1|Selector0~5_combout  = (\my_processor|ALU_op[1]~1_combout  & (\my_processor|alu1|Add0~62_combout )) # (!\my_processor|ALU_op[1]~1_combout  & (((\my_processor|alu1|Selector0~0_combout ) # (\my_processor|alu1|Selector0~4_combout ))))

	.dataa(\my_processor|alu1|Add0~62_combout ),
	.datab(\my_processor|alu1|Selector0~0_combout ),
	.datac(\my_processor|alu1|Selector0~4_combout ),
	.datad(\my_processor|ALU_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~5 .lut_mask = 16'hAAFC;
defparam \my_processor|alu1|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Selector0~6 (
// Equation(s):
// \my_processor|alu1|Selector0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|is_rType~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|is_rType~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|alu1|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Selector0~6 .lut_mask = 16'h0002;
defparam \my_processor|alu1|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|overflow (
// Equation(s):
// \my_processor|alu1|overflow~combout  = \my_processor|alu1|Selector32~0_combout  $ (((\my_processor|alu1|Selector0~10_combout ) # ((\my_processor|alu1|Selector0~5_combout  & \my_processor|alu1|Selector0~6_combout ))))

	.dataa(\my_processor|alu1|Selector0~5_combout ),
	.datab(\my_processor|alu1|Selector0~6_combout ),
	.datac(\my_processor|alu1|Selector0~10_combout ),
	.datad(\my_processor|alu1|Selector32~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|overflow~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|overflow .lut_mask = 16'h07F8;
defparam \my_processor|alu1|overflow .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~181 (
// Equation(s):
// \my_processor|data_writeReg[30]~181_combout  = (\my_processor|data_writeReg[27]~180_combout  & (((\my_processor|is_sub~0_combout  & !\my_processor|addiOverflow~0_combout )) # (!\my_processor|alu1|overflow~combout )))

	.dataa(\my_processor|data_writeReg[27]~180_combout ),
	.datab(\my_processor|is_sub~0_combout ),
	.datac(\my_processor|addiOverflow~0_combout ),
	.datad(\my_processor|alu1|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~181 .lut_mask = 16'h08AA;
defparam \my_processor|data_writeReg[30]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~197 (
// Equation(s):
// \my_processor|data_writeReg[29]~197_combout  = (\my_processor|alu1|Selector29~2_combout  & (((\my_processor|alu1|Selector29~3_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & ((\my_processor|alu1|Selector29~3_combout  & 
// (\my_processor|alu1|ShiftLeft0~93_combout )) # (!\my_processor|alu1|Selector29~3_combout  & ((\my_processor|alu1|ShiftLeft0~9_combout )))))

	.dataa(\my_processor|alu1|Selector29~2_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~93_combout ),
	.datac(\my_processor|alu1|Selector29~3_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~197 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[29]~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~198 (
// Equation(s):
// \my_processor|data_writeReg[29]~198_combout  = (\my_processor|alu1|Selector29~2_combout  & ((\my_processor|data_writeReg[29]~197_combout  & ((\my_processor|alu1|ShiftLeft0~87_combout ))) # (!\my_processor|data_writeReg[29]~197_combout  & 
// (\my_processor|alu1|ShiftLeft0~7_combout )))) # (!\my_processor|alu1|Selector29~2_combout  & (((\my_processor|data_writeReg[29]~197_combout ))))

	.dataa(\my_processor|alu1|ShiftLeft0~7_combout ),
	.datab(\my_processor|alu1|Selector29~2_combout ),
	.datac(\my_processor|data_writeReg[29]~197_combout ),
	.datad(\my_processor|alu1|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~198 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[29]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~199 (
// Equation(s):
// \my_processor|data_writeReg[29]~199_combout  = (\my_processor|ALU_op[0]~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|ALU_op[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|alu1|ShiftLeft0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[29]~198_combout )))))

	.dataa(\my_processor|ALU_op[0]~0_combout ),
	.datab(\my_processor|alu1|ShiftLeft0~68_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|data_writeReg[29]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~199 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[29]~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~200 (
// Equation(s):
// \my_processor|data_writeReg[29]~200_combout  = (\my_processor|ALU_op[0]~0_combout  & ((\my_processor|data_writeReg[29]~199_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[29]~199_combout  & 
// (\my_processor|alu1|ShiftRight0~96_combout )))) # (!\my_processor|ALU_op[0]~0_combout  & (((\my_processor|data_writeReg[29]~199_combout ))))

	.dataa(\my_processor|alu1|ShiftRight0~96_combout ),
	.datab(\my_processor|ALU_op[0]~0_combout ),
	.datac(\my_processor|data_writeReg[29]~199_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~200 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[29]~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~201 (
// Equation(s):
// \my_processor|data_writeReg[29]~201_combout  = (\my_regfile|Mux2~20_combout  & ((\my_processor|alu1|Selector30~6_combout ) # ((\my_processor|data_operandB[29]~88_combout  & \my_processor|alu1|Selector30~5_combout )))) # (!\my_regfile|Mux2~20_combout  & 
// (\my_processor|alu1|Selector30~6_combout  & ((\my_processor|data_operandB[29]~88_combout ) # (!\my_processor|alu1|Selector30~5_combout ))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|data_operandB[29]~88_combout ),
	.datac(\my_processor|alu1|Selector30~6_combout ),
	.datad(\my_processor|alu1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~201 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[29]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~202 (
// Equation(s):
// \my_processor|data_writeReg[29]~202_combout  = (\my_processor|alu1|Selector30~5_combout  & (((\my_processor|data_writeReg[29]~201_combout )))) # (!\my_processor|alu1|Selector30~5_combout  & ((\my_processor|data_writeReg[29]~201_combout  & 
// ((\my_processor|data_writeReg[29]~200_combout ))) # (!\my_processor|data_writeReg[29]~201_combout  & (\my_processor|alu1|Add1~58_combout ))))

	.dataa(\my_processor|alu1|Add1~58_combout ),
	.datab(\my_processor|data_writeReg[29]~200_combout ),
	.datac(\my_processor|alu1|Selector30~5_combout ),
	.datad(\my_processor|data_writeReg[29]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~202 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[29]~202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~203 (
// Equation(s):
// \my_processor|data_writeReg[29]~203_combout  = (!\my_processor|is_lw~combout  & ((\my_processor|alu1|Selector30~9_combout  & (\my_processor|alu1|Add0~58_combout )) # (!\my_processor|alu1|Selector30~9_combout  & 
// ((\my_processor|data_writeReg[29]~202_combout )))))

	.dataa(\my_processor|alu1|Add0~58_combout ),
	.datab(\my_processor|data_writeReg[29]~202_combout ),
	.datac(\my_processor|alu1|Selector30~9_combout ),
	.datad(\my_processor|is_lw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~203 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[29]~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~10 (
// Equation(s):
// \my_regfile|Mux2~10_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[9][29]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[8][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[9][29]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[8][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~11 (
// Equation(s):
// \my_regfile|Mux2~11_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux2~10_combout  & ((\my_regfile|registers[11][29]~q ))) # (!\my_regfile|Mux2~10_combout  & (\my_regfile|registers[10][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux2~10_combout ))))

	.dataa(\my_regfile|registers[10][29]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux2~10_combout ),
	.datad(\my_regfile|registers[11][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~12 (
// Equation(s):
// \my_regfile|Mux2~12_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[6][29]~q )) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[4][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[6][29]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[4][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~13 (
// Equation(s):
// \my_regfile|Mux2~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux2~12_combout  & ((\my_regfile|registers[7][29]~q ))) # (!\my_regfile|Mux2~12_combout  & (\my_regfile|registers[5][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux2~12_combout ))))

	.dataa(\my_regfile|registers[5][29]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux2~12_combout ),
	.datad(\my_regfile|registers[7][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~14 (
// Equation(s):
// \my_regfile|Mux2~14_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|registers[1][29]~q )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|registers[0][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|registers[1][29]~q ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|registers[0][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~14 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~15 (
// Equation(s):
// \my_regfile|Mux2~15_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux2~14_combout  & ((\my_regfile|registers[3][29]~q ))) # (!\my_regfile|Mux2~14_combout  & (\my_regfile|registers[2][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_regfile|Mux2~14_combout ))))

	.dataa(\my_regfile|registers[2][29]~q ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux2~14_combout ),
	.datad(\my_regfile|registers[3][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~15 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~16 (
// Equation(s):
// \my_regfile|Mux2~16_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|Mux2~13_combout )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux2~15_combout )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|Mux2~13_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|Mux2~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~17 (
// Equation(s):
// \my_regfile|Mux2~17_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_processor|ctrl_readRegA[1]~3_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_processor|ctrl_readRegA[1]~3_combout  & (\my_regfile|registers[14][29]~q )) 
// # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|registers[12][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|registers[14][29]~q ),
	.datac(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datad(\my_regfile|registers[12][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~18 (
// Equation(s):
// \my_regfile|Mux2~18_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux2~17_combout  & ((\my_regfile|registers[15][29]~q ))) # (!\my_regfile|Mux2~17_combout  & (\my_regfile|registers[13][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|Mux2~17_combout ))))

	.dataa(\my_regfile|registers[13][29]~q ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|Mux2~17_combout ),
	.datad(\my_regfile|registers[15][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~19 (
// Equation(s):
// \my_regfile|Mux2~19_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux2~16_combout  & ((\my_regfile|Mux2~18_combout ))) # (!\my_regfile|Mux2~16_combout  & (\my_regfile|Mux2~11_combout )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux2~16_combout ))))

	.dataa(\my_regfile|Mux2~11_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux2~16_combout ),
	.datad(\my_regfile|Mux2~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[29]~29 (
// Equation(s):
// \my_processor|data[29]~29_combout  = (\my_processor|wren~combout  & ((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux2~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux2~19_combout )))))

	.dataa(\my_processor|wren~combout ),
	.datab(\my_regfile|Mux2~9_combout ),
	.datac(\my_regfile|Mux2~19_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~29 .lut_mask = 16'h88A0;
defparam \my_processor|data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\my_processor|wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~29_combout }),
	.portaaddr({\my_processor|address_dmem[11]~35_combout ,\my_processor|address_dmem[10]~34_combout ,\my_processor|address_dmem[9]~33_combout ,\my_processor|address_dmem[8]~32_combout ,\my_processor|address_dmem[7]~31_combout ,\my_processor|address_dmem[6]~30_combout ,
\my_processor|address_dmem[5]~29_combout ,\my_processor|address_dmem[4]~28_combout ,\my_processor|address_dmem[3]~27_combout ,\my_processor|address_dmem[2]~26_combout ,\my_processor|address_dmem[1]~25_combout ,\my_processor|address_dmem[0]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~204 (
// Equation(s):
// \my_processor|data_writeReg[29]~204_combout  = (\my_processor|data_writeReg[30]~181_combout  & ((\my_processor|data_writeReg[29]~203_combout ) # ((\my_processor|is_lw~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\my_processor|data_writeReg[30]~181_combout ),
	.datab(\my_processor|data_writeReg[29]~203_combout ),
	.datac(\my_processor|is_lw~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~204 .lut_mask = 16'hA888;
defparam \my_processor|data_writeReg[29]~204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][29] (
	.clk(\f1|clock_out~q ),
	.d(\my_processor|data_writeReg[29]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~0 (
// Equation(s):
// \my_regfile|Mux2~0_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[26][29]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[18][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[26][29]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[18][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~1 (
// Equation(s):
// \my_regfile|Mux2~1_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux2~0_combout  & ((\my_regfile|registers[30][29]~q ))) # (!\my_regfile|Mux2~0_combout  & (\my_regfile|registers[22][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux2~0_combout ))))

	.dataa(\my_regfile|registers[22][29]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux2~0_combout ),
	.datad(\my_regfile|registers[30][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~2 (
// Equation(s):
// \my_regfile|Mux2~2_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[21][29]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[17][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[21][29]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[17][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~3 (
// Equation(s):
// \my_regfile|Mux2~3_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux2~2_combout  & ((\my_regfile|registers[29][29]~q ))) # (!\my_regfile|Mux2~2_combout  & (\my_regfile|registers[25][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux2~2_combout ))))

	.dataa(\my_regfile|registers[25][29]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux2~2_combout ),
	.datad(\my_regfile|registers[29][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~4 (
// Equation(s):
// \my_regfile|Mux2~4_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_processor|ctrl_readRegA[3]~1_combout )))) # (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_processor|ctrl_readRegA[3]~1_combout  & (\my_regfile|registers[24][29]~q )) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|registers[16][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|registers[24][29]~q ),
	.datac(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datad(\my_regfile|registers[16][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~5 (
// Equation(s):
// \my_regfile|Mux2~5_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|Mux2~4_combout  & ((\my_regfile|registers[28][29]~q ))) # (!\my_regfile|Mux2~4_combout  & (\my_regfile|registers[20][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & (((\my_regfile|Mux2~4_combout ))))

	.dataa(\my_regfile|registers[20][29]~q ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|Mux2~4_combout ),
	.datad(\my_regfile|registers[28][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~6 (
// Equation(s):
// \my_regfile|Mux2~6_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|Mux2~3_combout )) # 
// (!\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|Mux2~5_combout )))))

	.dataa(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datab(\my_regfile|Mux2~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|Mux2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~7 (
// Equation(s):
// \my_regfile|Mux2~7_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_processor|ctrl_readRegA[2]~2_combout )))) # (!\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|registers[23][29]~q )) # 
// (!\my_processor|ctrl_readRegA[2]~2_combout  & ((\my_regfile|registers[19][29]~q )))))

	.dataa(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datab(\my_regfile|registers[23][29]~q ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|registers[19][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~8 (
// Equation(s):
// \my_regfile|Mux2~8_combout  = (\my_processor|ctrl_readRegA[3]~1_combout  & ((\my_regfile|Mux2~7_combout  & ((\my_regfile|registers[31][29]~q ))) # (!\my_regfile|Mux2~7_combout  & (\my_regfile|registers[27][29]~q )))) # 
// (!\my_processor|ctrl_readRegA[3]~1_combout  & (((\my_regfile|Mux2~7_combout ))))

	.dataa(\my_regfile|registers[27][29]~q ),
	.datab(\my_processor|ctrl_readRegA[3]~1_combout ),
	.datac(\my_regfile|Mux2~7_combout ),
	.datad(\my_regfile|registers[31][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~9 (
// Equation(s):
// \my_regfile|Mux2~9_combout  = (\my_processor|ctrl_readRegA[1]~3_combout  & ((\my_regfile|Mux2~6_combout  & ((\my_regfile|Mux2~8_combout ))) # (!\my_regfile|Mux2~6_combout  & (\my_regfile|Mux2~1_combout )))) # (!\my_processor|ctrl_readRegA[1]~3_combout  & 
// (((\my_regfile|Mux2~6_combout ))))

	.dataa(\my_regfile|Mux2~1_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~3_combout ),
	.datac(\my_regfile|Mux2~6_combout ),
	.datad(\my_regfile|Mux2~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~20 (
// Equation(s):
// \my_regfile|Mux2~20_combout  = (\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux2~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux2~19_combout )))

	.dataa(\my_regfile|Mux2~9_combout ),
	.datab(\my_regfile|Mux2~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~0 (
// Equation(s):
// \my_processor|Equal0~0_combout  = (!\my_regfile|Mux2~20_combout  & (!\my_regfile|Mux0~20_combout  & (!\my_regfile|Mux3~20_combout  & !\my_regfile|Mux1~20_combout )))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_regfile|Mux3~20_combout ),
	.datad(\my_regfile|Mux1~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~0 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~1 (
// Equation(s):
// \my_processor|Equal0~1_combout  = (!\my_regfile|Mux6~20_combout  & (!\my_regfile|Mux4~20_combout  & (!\my_regfile|Mux5~20_combout  & !\my_regfile|Mux7~20_combout )))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_regfile|Mux4~20_combout ),
	.datac(\my_regfile|Mux5~20_combout ),
	.datad(\my_regfile|Mux7~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~1 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~2 (
// Equation(s):
// \my_processor|Equal0~2_combout  = (!\my_regfile|Mux10~20_combout  & (!\my_regfile|Mux8~20_combout  & (!\my_regfile|Mux9~20_combout  & !\my_regfile|Mux11~20_combout )))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(\my_regfile|Mux9~20_combout ),
	.datad(\my_regfile|Mux11~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~2 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~3 (
// Equation(s):
// \my_processor|Equal0~3_combout  = (!\my_regfile|Mux14~20_combout  & (!\my_regfile|Mux12~20_combout  & (!\my_regfile|Mux13~20_combout  & !\my_regfile|Mux15~20_combout )))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(\my_regfile|Mux13~20_combout ),
	.datad(\my_regfile|Mux15~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~3 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~4 (
// Equation(s):
// \my_processor|Equal0~4_combout  = (\my_processor|Equal0~0_combout  & (\my_processor|Equal0~1_combout  & (\my_processor|Equal0~2_combout  & \my_processor|Equal0~3_combout )))

	.dataa(\my_processor|Equal0~0_combout ),
	.datab(\my_processor|Equal0~1_combout ),
	.datac(\my_processor|Equal0~2_combout ),
	.datad(\my_processor|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~4 .lut_mask = 16'h8000;
defparam \my_processor|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~5 (
// Equation(s):
// \my_processor|Equal0~5_combout  = (!\my_regfile|Mux18~20_combout  & (!\my_regfile|Mux16~20_combout  & (!\my_regfile|Mux17~20_combout  & !\my_regfile|Mux19~20_combout )))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_regfile|Mux16~20_combout ),
	.datac(\my_regfile|Mux17~20_combout ),
	.datad(\my_regfile|Mux19~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~5 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~6 (
// Equation(s):
// \my_processor|Equal0~6_combout  = (!\my_regfile|Mux22~20_combout  & (!\my_regfile|Mux20~20_combout  & (!\my_regfile|Mux21~20_combout  & !\my_regfile|Mux23~20_combout )))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_regfile|Mux20~20_combout ),
	.datac(\my_regfile|Mux21~20_combout ),
	.datad(\my_regfile|Mux23~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~6 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~7 (
// Equation(s):
// \my_processor|Equal0~7_combout  = (!\my_regfile|Mux26~20_combout  & (!\my_regfile|Mux27~20_combout  & (!\my_regfile|Mux24~20_combout  & !\my_regfile|Mux25~20_combout )))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_regfile|Mux27~20_combout ),
	.datac(\my_regfile|Mux24~20_combout ),
	.datad(\my_regfile|Mux25~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~7 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~8 (
// Equation(s):
// \my_processor|Equal0~8_combout  = (!\my_regfile|Mux31~26_combout  & (!\my_regfile|Mux30~26_combout  & (!\my_regfile|Mux28~20_combout  & !\my_regfile|Mux29~20_combout )))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_regfile|Mux30~26_combout ),
	.datac(\my_regfile|Mux28~20_combout ),
	.datad(\my_regfile|Mux29~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~8 .lut_mask = 16'h0001;
defparam \my_processor|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Equal0~9 (
// Equation(s):
// \my_processor|Equal0~9_combout  = (\my_processor|Equal0~5_combout  & (\my_processor|Equal0~6_combout  & (\my_processor|Equal0~7_combout  & \my_processor|Equal0~8_combout )))

	.dataa(\my_processor|Equal0~5_combout ),
	.datab(\my_processor|Equal0~6_combout ),
	.datac(\my_processor|Equal0~7_combout ),
	.datad(\my_processor|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Equal0~9 .lut_mask = 16'h8000;
defparam \my_processor|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_jiType~2 (
// Equation(s):
// \my_processor|is_jiType~2_combout  = (\my_processor|is_jiType~0_combout  & (\my_processor|is_jiType~1_combout  & ((!\my_processor|Equal0~9_combout ) # (!\my_processor|Equal0~4_combout ))))

	.dataa(\my_processor|is_jiType~0_combout ),
	.datab(\my_processor|is_jiType~1_combout ),
	.datac(\my_processor|Equal0~4_combout ),
	.datad(\my_processor|Equal0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|is_jiType~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_jiType~2 .lut_mask = 16'h0888;
defparam \my_processor|is_jiType~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~0 (
// Equation(s):
// \my_processor|alu1|Equal0~0_combout  = (\my_regfile|Mux31~26_combout  & (\my_processor|data_operandB[0]~22_combout  & (\my_regfile|Mux30~26_combout  $ (!\my_processor|data_operandB[1]~706_combout )))) # (!\my_regfile|Mux31~26_combout  & 
// (!\my_processor|data_operandB[0]~22_combout  & (\my_regfile|Mux30~26_combout  $ (!\my_processor|data_operandB[1]~706_combout ))))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_regfile|Mux30~26_combout ),
	.datac(\my_processor|data_operandB[1]~706_combout ),
	.datad(\my_processor|data_operandB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~0 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~1 (
// Equation(s):
// \my_processor|alu1|Equal0~1_combout  = (\my_regfile|Mux28~20_combout  & (\my_processor|data_operandB[3]~660_combout  & (\my_regfile|Mux29~20_combout  $ (!\my_processor|data_operandB[2]~682_combout )))) # (!\my_regfile|Mux28~20_combout  & 
// (!\my_processor|data_operandB[3]~660_combout  & (\my_regfile|Mux29~20_combout  $ (!\my_processor|data_operandB[2]~682_combout ))))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_regfile|Mux29~20_combout ),
	.datac(\my_processor|data_operandB[2]~682_combout ),
	.datad(\my_processor|data_operandB[3]~660_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~1 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~2 (
// Equation(s):
// \my_processor|alu1|Equal0~2_combout  = (\my_regfile|Mux26~20_combout  & (\my_processor|data_operandB[5]~616_combout  & (\my_regfile|Mux27~20_combout  $ (!\my_processor|data_operandB[4]~638_combout )))) # (!\my_regfile|Mux26~20_combout  & 
// (!\my_processor|data_operandB[5]~616_combout  & (\my_regfile|Mux27~20_combout  $ (!\my_processor|data_operandB[4]~638_combout ))))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_regfile|Mux27~20_combout ),
	.datac(\my_processor|data_operandB[4]~638_combout ),
	.datad(\my_processor|data_operandB[5]~616_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~2 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~3 (
// Equation(s):
// \my_processor|alu1|Equal0~3_combout  = (\my_regfile|Mux24~20_combout  & (\my_processor|data_operandB[7]~572_combout  & (\my_regfile|Mux25~20_combout  $ (!\my_processor|data_operandB[6]~594_combout )))) # (!\my_regfile|Mux24~20_combout  & 
// (!\my_processor|data_operandB[7]~572_combout  & (\my_regfile|Mux25~20_combout  $ (!\my_processor|data_operandB[6]~594_combout ))))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_regfile|Mux25~20_combout ),
	.datac(\my_processor|data_operandB[6]~594_combout ),
	.datad(\my_processor|data_operandB[7]~572_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~3 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~4 (
// Equation(s):
// \my_processor|alu1|Equal0~4_combout  = (\my_processor|alu1|Equal0~0_combout  & (\my_processor|alu1|Equal0~1_combout  & (\my_processor|alu1|Equal0~2_combout  & \my_processor|alu1|Equal0~3_combout )))

	.dataa(\my_processor|alu1|Equal0~0_combout ),
	.datab(\my_processor|alu1|Equal0~1_combout ),
	.datac(\my_processor|alu1|Equal0~2_combout ),
	.datad(\my_processor|alu1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~4 .lut_mask = 16'h8000;
defparam \my_processor|alu1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~5 (
// Equation(s):
// \my_processor|alu1|Equal0~5_combout  = (\my_regfile|Mux22~20_combout  & (\my_processor|data_operandB[9]~528_combout  & (\my_regfile|Mux23~20_combout  $ (!\my_processor|data_operandB[8]~550_combout )))) # (!\my_regfile|Mux22~20_combout  & 
// (!\my_processor|data_operandB[9]~528_combout  & (\my_regfile|Mux23~20_combout  $ (!\my_processor|data_operandB[8]~550_combout ))))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_regfile|Mux23~20_combout ),
	.datac(\my_processor|data_operandB[8]~550_combout ),
	.datad(\my_processor|data_operandB[9]~528_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~5 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~6 (
// Equation(s):
// \my_processor|alu1|Equal0~6_combout  = (\my_regfile|Mux20~20_combout  & (\my_processor|data_operandB[11]~484_combout  & (\my_regfile|Mux21~20_combout  $ (!\my_processor|data_operandB[10]~506_combout )))) # (!\my_regfile|Mux20~20_combout  & 
// (!\my_processor|data_operandB[11]~484_combout  & (\my_regfile|Mux21~20_combout  $ (!\my_processor|data_operandB[10]~506_combout ))))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_regfile|Mux21~20_combout ),
	.datac(\my_processor|data_operandB[10]~506_combout ),
	.datad(\my_processor|data_operandB[11]~484_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~6 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~7 (
// Equation(s):
// \my_processor|alu1|Equal0~7_combout  = (\my_regfile|Mux18~20_combout  & (\my_processor|data_operandB[13]~440_combout  & (\my_regfile|Mux19~20_combout  $ (!\my_processor|data_operandB[12]~462_combout )))) # (!\my_regfile|Mux18~20_combout  & 
// (!\my_processor|data_operandB[13]~440_combout  & (\my_regfile|Mux19~20_combout  $ (!\my_processor|data_operandB[12]~462_combout ))))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_regfile|Mux19~20_combout ),
	.datac(\my_processor|data_operandB[12]~462_combout ),
	.datad(\my_processor|data_operandB[13]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~7 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~8 (
// Equation(s):
// \my_processor|alu1|Equal0~8_combout  = (\my_regfile|Mux16~20_combout  & (\my_processor|data_operandB[15]~396_combout  & (\my_regfile|Mux17~20_combout  $ (!\my_processor|data_operandB[14]~418_combout )))) # (!\my_regfile|Mux16~20_combout  & 
// (!\my_processor|data_operandB[15]~396_combout  & (\my_regfile|Mux17~20_combout  $ (!\my_processor|data_operandB[14]~418_combout ))))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_regfile|Mux17~20_combout ),
	.datac(\my_processor|data_operandB[14]~418_combout ),
	.datad(\my_processor|data_operandB[15]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~8 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~9 (
// Equation(s):
// \my_processor|alu1|Equal0~9_combout  = (\my_processor|alu1|Equal0~5_combout  & (\my_processor|alu1|Equal0~6_combout  & (\my_processor|alu1|Equal0~7_combout  & \my_processor|alu1|Equal0~8_combout )))

	.dataa(\my_processor|alu1|Equal0~5_combout ),
	.datab(\my_processor|alu1|Equal0~6_combout ),
	.datac(\my_processor|alu1|Equal0~7_combout ),
	.datad(\my_processor|alu1|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~9 .lut_mask = 16'h8000;
defparam \my_processor|alu1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~10 (
// Equation(s):
// \my_processor|alu1|Equal0~10_combout  = (\my_regfile|Mux14~20_combout  & (\my_processor|data_operandB[17]~352_combout  & (\my_regfile|Mux13~20_combout  $ (!\my_processor|data_operandB[18]~330_combout )))) # (!\my_regfile|Mux14~20_combout  & 
// (!\my_processor|data_operandB[17]~352_combout  & (\my_regfile|Mux13~20_combout  $ (!\my_processor|data_operandB[18]~330_combout ))))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_regfile|Mux13~20_combout ),
	.datac(\my_processor|data_operandB[18]~330_combout ),
	.datad(\my_processor|data_operandB[17]~352_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~10 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~11 (
// Equation(s):
// \my_processor|alu1|Equal0~11_combout  = (\my_processor|alu1|Equal0~10_combout  & (\my_regfile|Mux15~20_combout  $ (!\my_processor|data_operandB[16]~374_combout )))

	.dataa(\my_processor|alu1|Equal0~10_combout ),
	.datab(\my_regfile|Mux15~20_combout ),
	.datac(\my_processor|data_operandB[16]~374_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~11 .lut_mask = 16'h8282;
defparam \my_processor|alu1|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~12 (
// Equation(s):
// \my_processor|alu1|Equal0~12_combout  = (\my_regfile|Mux11~20_combout  & (\my_processor|data_operandB[20]~286_combout  & (\my_regfile|Mux12~20_combout  $ (!\my_processor|data_operandB[19]~308_combout )))) # (!\my_regfile|Mux11~20_combout  & 
// (!\my_processor|data_operandB[20]~286_combout  & (\my_regfile|Mux12~20_combout  $ (!\my_processor|data_operandB[19]~308_combout ))))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(\my_processor|data_operandB[19]~308_combout ),
	.datad(\my_processor|data_operandB[20]~286_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~12 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~13 (
// Equation(s):
// \my_processor|alu1|Equal0~13_combout  = (\my_regfile|Mux10~20_combout  & (\my_processor|data_operandB[21]~264_combout  & (\my_regfile|Mux9~20_combout  $ (!\my_processor|data_operandB[22]~242_combout )))) # (!\my_regfile|Mux10~20_combout  & 
// (!\my_processor|data_operandB[21]~264_combout  & (\my_regfile|Mux9~20_combout  $ (!\my_processor|data_operandB[22]~242_combout ))))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_regfile|Mux9~20_combout ),
	.datac(\my_processor|data_operandB[22]~242_combout ),
	.datad(\my_processor|data_operandB[21]~264_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~13 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~14 (
// Equation(s):
// \my_processor|alu1|Equal0~14_combout  = (\my_regfile|Mux8~20_combout  & (\my_processor|data_operandB[23]~220_combout  & (\my_regfile|Mux7~20_combout  $ (!\my_processor|data_operandB[24]~198_combout )))) # (!\my_regfile|Mux8~20_combout  & 
// (!\my_processor|data_operandB[23]~220_combout  & (\my_regfile|Mux7~20_combout  $ (!\my_processor|data_operandB[24]~198_combout ))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_regfile|Mux7~20_combout ),
	.datac(\my_processor|data_operandB[24]~198_combout ),
	.datad(\my_processor|data_operandB[23]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~14 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~15 (
// Equation(s):
// \my_processor|alu1|Equal0~15_combout  = (\my_regfile|Mux6~20_combout  & (\my_processor|data_operandB[25]~176_combout  & (\my_regfile|Mux5~20_combout  $ (!\my_processor|data_operandB[26]~154_combout )))) # (!\my_regfile|Mux6~20_combout  & 
// (!\my_processor|data_operandB[25]~176_combout  & (\my_regfile|Mux5~20_combout  $ (!\my_processor|data_operandB[26]~154_combout ))))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_regfile|Mux5~20_combout ),
	.datac(\my_processor|data_operandB[26]~154_combout ),
	.datad(\my_processor|data_operandB[25]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~15 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~16 (
// Equation(s):
// \my_processor|alu1|Equal0~16_combout  = (\my_regfile|Mux3~20_combout  & (\my_processor|data_operandB[28]~110_combout  & (\my_regfile|Mux4~20_combout  $ (!\my_processor|data_operandB[27]~132_combout )))) # (!\my_regfile|Mux3~20_combout  & 
// (!\my_processor|data_operandB[28]~110_combout  & (\my_regfile|Mux4~20_combout  $ (!\my_processor|data_operandB[27]~132_combout ))))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_regfile|Mux4~20_combout ),
	.datac(\my_processor|data_operandB[27]~132_combout ),
	.datad(\my_processor|data_operandB[28]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~16 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~17 (
// Equation(s):
// \my_processor|alu1|Equal0~17_combout  = (\my_regfile|Mux2~20_combout  & (\my_processor|data_operandB[29]~88_combout  & (\my_regfile|Mux1~20_combout  $ (!\my_processor|data_operandB[30]~66_combout )))) # (!\my_regfile|Mux2~20_combout  & 
// (!\my_processor|data_operandB[29]~88_combout  & (\my_regfile|Mux1~20_combout  $ (!\my_processor|data_operandB[30]~66_combout ))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_processor|data_operandB[30]~66_combout ),
	.datad(\my_processor|data_operandB[29]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~17 .lut_mask = 16'h8241;
defparam \my_processor|alu1|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~18 (
// Equation(s):
// \my_processor|alu1|Equal0~18_combout  = (\my_processor|alu1|Equal0~14_combout  & (\my_processor|alu1|Equal0~15_combout  & (\my_processor|alu1|Equal0~16_combout  & \my_processor|alu1|Equal0~17_combout )))

	.dataa(\my_processor|alu1|Equal0~14_combout ),
	.datab(\my_processor|alu1|Equal0~15_combout ),
	.datac(\my_processor|alu1|Equal0~16_combout ),
	.datad(\my_processor|alu1|Equal0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~18 .lut_mask = 16'h8000;
defparam \my_processor|alu1|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~14 (
// Equation(s):
// \my_processor|pc[6]~14_combout  = \my_processor|data_operandB[31]~44_combout  $ (((\my_processor|ctrl_readRegA[4]~5_combout  & (\my_regfile|Mux0~9_combout )) # (!\my_processor|ctrl_readRegA[4]~5_combout  & ((\my_regfile|Mux0~19_combout )))))

	.dataa(\my_regfile|Mux0~9_combout ),
	.datab(\my_regfile|Mux0~19_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~5_combout ),
	.datad(\my_processor|data_operandB[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|pc[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~14 .lut_mask = 16'h53AC;
defparam \my_processor|pc[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~8 (
// Equation(s):
// \my_processor|pc[6]~8_combout  = (((\my_processor|pc[6]~14_combout ) # (!\my_processor|alu1|Equal0~18_combout )) # (!\my_processor|alu1|Equal0~13_combout )) # (!\my_processor|alu1|Equal0~12_combout )

	.dataa(\my_processor|alu1|Equal0~12_combout ),
	.datab(\my_processor|alu1|Equal0~13_combout ),
	.datac(\my_processor|alu1|Equal0~18_combout ),
	.datad(\my_processor|pc[6]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|pc[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~8 .lut_mask = 16'hFF7F;
defparam \my_processor|pc[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~9 (
// Equation(s):
// \my_processor|pc[6]~9_combout  = (((\my_processor|pc[6]~8_combout ) # (!\my_processor|alu1|Equal0~11_combout )) # (!\my_processor|alu1|Equal0~9_combout )) # (!\my_processor|alu1|Equal0~4_combout )

	.dataa(\my_processor|alu1|Equal0~4_combout ),
	.datab(\my_processor|alu1|Equal0~9_combout ),
	.datac(\my_processor|alu1|Equal0~11_combout ),
	.datad(\my_processor|pc[6]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|pc[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~9 .lut_mask = 16'hFF7F;
defparam \my_processor|pc[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~1 (
// Equation(s):
// \my_processor|alu1|LessThan0~1_cout  = CARRY((!\my_regfile|Mux31~26_combout  & \my_processor|data_operandB[0]~22_combout ))

	.dataa(\my_regfile|Mux31~26_combout ),
	.datab(\my_processor|data_operandB[0]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~1_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~1 .lut_mask = 16'h0044;
defparam \my_processor|alu1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~3 (
// Equation(s):
// \my_processor|alu1|LessThan0~3_cout  = CARRY((\my_regfile|Mux30~26_combout  & ((!\my_processor|alu1|LessThan0~1_cout ) # (!\my_processor|data_operandB[1]~706_combout ))) # (!\my_regfile|Mux30~26_combout  & (!\my_processor|data_operandB[1]~706_combout  & 
// !\my_processor|alu1|LessThan0~1_cout )))

	.dataa(\my_regfile|Mux30~26_combout ),
	.datab(\my_processor|data_operandB[1]~706_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~1_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~3_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~3 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~5 (
// Equation(s):
// \my_processor|alu1|LessThan0~5_cout  = CARRY((\my_regfile|Mux29~20_combout  & (\my_processor|data_operandB[2]~682_combout  & !\my_processor|alu1|LessThan0~3_cout )) # (!\my_regfile|Mux29~20_combout  & ((\my_processor|data_operandB[2]~682_combout ) # 
// (!\my_processor|alu1|LessThan0~3_cout ))))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|data_operandB[2]~682_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~3_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~5_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~5 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~7 (
// Equation(s):
// \my_processor|alu1|LessThan0~7_cout  = CARRY((\my_regfile|Mux28~20_combout  & ((!\my_processor|alu1|LessThan0~5_cout ) # (!\my_processor|data_operandB[3]~660_combout ))) # (!\my_regfile|Mux28~20_combout  & (!\my_processor|data_operandB[3]~660_combout  & 
// !\my_processor|alu1|LessThan0~5_cout )))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_processor|data_operandB[3]~660_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~5_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~7_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~7 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~9 (
// Equation(s):
// \my_processor|alu1|LessThan0~9_cout  = CARRY((\my_regfile|Mux27~20_combout  & (\my_processor|data_operandB[4]~638_combout  & !\my_processor|alu1|LessThan0~7_cout )) # (!\my_regfile|Mux27~20_combout  & ((\my_processor|data_operandB[4]~638_combout ) # 
// (!\my_processor|alu1|LessThan0~7_cout ))))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_processor|data_operandB[4]~638_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~7_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~9_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~9 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~11 (
// Equation(s):
// \my_processor|alu1|LessThan0~11_cout  = CARRY((\my_regfile|Mux26~20_combout  & ((!\my_processor|alu1|LessThan0~9_cout ) # (!\my_processor|data_operandB[5]~616_combout ))) # (!\my_regfile|Mux26~20_combout  & (!\my_processor|data_operandB[5]~616_combout  & 
// !\my_processor|alu1|LessThan0~9_cout )))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_processor|data_operandB[5]~616_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~9_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~11_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~11 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~13 (
// Equation(s):
// \my_processor|alu1|LessThan0~13_cout  = CARRY((\my_regfile|Mux25~20_combout  & (\my_processor|data_operandB[6]~594_combout  & !\my_processor|alu1|LessThan0~11_cout )) # (!\my_regfile|Mux25~20_combout  & ((\my_processor|data_operandB[6]~594_combout ) # 
// (!\my_processor|alu1|LessThan0~11_cout ))))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_processor|data_operandB[6]~594_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~11_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~13_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~13 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~15 (
// Equation(s):
// \my_processor|alu1|LessThan0~15_cout  = CARRY((\my_regfile|Mux24~20_combout  & ((!\my_processor|alu1|LessThan0~13_cout ) # (!\my_processor|data_operandB[7]~572_combout ))) # (!\my_regfile|Mux24~20_combout  & (!\my_processor|data_operandB[7]~572_combout  & 
// !\my_processor|alu1|LessThan0~13_cout )))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_processor|data_operandB[7]~572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~13_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~15_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~15 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~17 (
// Equation(s):
// \my_processor|alu1|LessThan0~17_cout  = CARRY((\my_regfile|Mux23~20_combout  & (\my_processor|data_operandB[8]~550_combout  & !\my_processor|alu1|LessThan0~15_cout )) # (!\my_regfile|Mux23~20_combout  & ((\my_processor|data_operandB[8]~550_combout ) # 
// (!\my_processor|alu1|LessThan0~15_cout ))))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_processor|data_operandB[8]~550_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~15_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~17_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~17 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~19 (
// Equation(s):
// \my_processor|alu1|LessThan0~19_cout  = CARRY((\my_regfile|Mux22~20_combout  & ((!\my_processor|alu1|LessThan0~17_cout ) # (!\my_processor|data_operandB[9]~528_combout ))) # (!\my_regfile|Mux22~20_combout  & (!\my_processor|data_operandB[9]~528_combout  & 
// !\my_processor|alu1|LessThan0~17_cout )))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_processor|data_operandB[9]~528_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~17_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~19_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~19 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~21 (
// Equation(s):
// \my_processor|alu1|LessThan0~21_cout  = CARRY((\my_regfile|Mux21~20_combout  & (\my_processor|data_operandB[10]~506_combout  & !\my_processor|alu1|LessThan0~19_cout )) # (!\my_regfile|Mux21~20_combout  & ((\my_processor|data_operandB[10]~506_combout ) # 
// (!\my_processor|alu1|LessThan0~19_cout ))))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_processor|data_operandB[10]~506_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~19_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~21_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~21 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~23 (
// Equation(s):
// \my_processor|alu1|LessThan0~23_cout  = CARRY((\my_regfile|Mux20~20_combout  & ((!\my_processor|alu1|LessThan0~21_cout ) # (!\my_processor|data_operandB[11]~484_combout ))) # (!\my_regfile|Mux20~20_combout  & (!\my_processor|data_operandB[11]~484_combout  
// & !\my_processor|alu1|LessThan0~21_cout )))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_processor|data_operandB[11]~484_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~21_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~23_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~23 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~25 (
// Equation(s):
// \my_processor|alu1|LessThan0~25_cout  = CARRY((\my_regfile|Mux19~20_combout  & (\my_processor|data_operandB[12]~462_combout  & !\my_processor|alu1|LessThan0~23_cout )) # (!\my_regfile|Mux19~20_combout  & ((\my_processor|data_operandB[12]~462_combout ) # 
// (!\my_processor|alu1|LessThan0~23_cout ))))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_processor|data_operandB[12]~462_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~23_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~25_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~25 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~27 (
// Equation(s):
// \my_processor|alu1|LessThan0~27_cout  = CARRY((\my_regfile|Mux18~20_combout  & ((!\my_processor|alu1|LessThan0~25_cout ) # (!\my_processor|data_operandB[13]~440_combout ))) # (!\my_regfile|Mux18~20_combout  & (!\my_processor|data_operandB[13]~440_combout  
// & !\my_processor|alu1|LessThan0~25_cout )))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_processor|data_operandB[13]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~25_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~27_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~27 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~29 (
// Equation(s):
// \my_processor|alu1|LessThan0~29_cout  = CARRY((\my_regfile|Mux17~20_combout  & (\my_processor|data_operandB[14]~418_combout  & !\my_processor|alu1|LessThan0~27_cout )) # (!\my_regfile|Mux17~20_combout  & ((\my_processor|data_operandB[14]~418_combout ) # 
// (!\my_processor|alu1|LessThan0~27_cout ))))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_processor|data_operandB[14]~418_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~27_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~29_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~29 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~31 (
// Equation(s):
// \my_processor|alu1|LessThan0~31_cout  = CARRY((\my_regfile|Mux16~20_combout  & ((!\my_processor|alu1|LessThan0~29_cout ) # (!\my_processor|data_operandB[15]~396_combout ))) # (!\my_regfile|Mux16~20_combout  & (!\my_processor|data_operandB[15]~396_combout  
// & !\my_processor|alu1|LessThan0~29_cout )))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_processor|data_operandB[15]~396_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~29_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~31_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~31 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~33 (
// Equation(s):
// \my_processor|alu1|LessThan0~33_cout  = CARRY((\my_regfile|Mux15~20_combout  & (\my_processor|data_operandB[16]~374_combout  & !\my_processor|alu1|LessThan0~31_cout )) # (!\my_regfile|Mux15~20_combout  & ((\my_processor|data_operandB[16]~374_combout ) # 
// (!\my_processor|alu1|LessThan0~31_cout ))))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_processor|data_operandB[16]~374_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~31_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~33_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~33 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~35 (
// Equation(s):
// \my_processor|alu1|LessThan0~35_cout  = CARRY((\my_regfile|Mux14~20_combout  & ((!\my_processor|alu1|LessThan0~33_cout ) # (!\my_processor|data_operandB[17]~352_combout ))) # (!\my_regfile|Mux14~20_combout  & (!\my_processor|data_operandB[17]~352_combout  
// & !\my_processor|alu1|LessThan0~33_cout )))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_processor|data_operandB[17]~352_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~33_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~35_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~35 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~37 (
// Equation(s):
// \my_processor|alu1|LessThan0~37_cout  = CARRY((\my_regfile|Mux13~20_combout  & (\my_processor|data_operandB[18]~330_combout  & !\my_processor|alu1|LessThan0~35_cout )) # (!\my_regfile|Mux13~20_combout  & ((\my_processor|data_operandB[18]~330_combout ) # 
// (!\my_processor|alu1|LessThan0~35_cout ))))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_processor|data_operandB[18]~330_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~35_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~37_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~37 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~39 (
// Equation(s):
// \my_processor|alu1|LessThan0~39_cout  = CARRY((\my_regfile|Mux12~20_combout  & ((!\my_processor|alu1|LessThan0~37_cout ) # (!\my_processor|data_operandB[19]~308_combout ))) # (!\my_regfile|Mux12~20_combout  & (!\my_processor|data_operandB[19]~308_combout  
// & !\my_processor|alu1|LessThan0~37_cout )))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_processor|data_operandB[19]~308_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~37_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~39_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~39 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~41 (
// Equation(s):
// \my_processor|alu1|LessThan0~41_cout  = CARRY((\my_regfile|Mux11~20_combout  & (\my_processor|data_operandB[20]~286_combout  & !\my_processor|alu1|LessThan0~39_cout )) # (!\my_regfile|Mux11~20_combout  & ((\my_processor|data_operandB[20]~286_combout ) # 
// (!\my_processor|alu1|LessThan0~39_cout ))))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_processor|data_operandB[20]~286_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~39_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~41_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~41 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~43 (
// Equation(s):
// \my_processor|alu1|LessThan0~43_cout  = CARRY((\my_regfile|Mux10~20_combout  & ((!\my_processor|alu1|LessThan0~41_cout ) # (!\my_processor|data_operandB[21]~264_combout ))) # (!\my_regfile|Mux10~20_combout  & (!\my_processor|data_operandB[21]~264_combout  
// & !\my_processor|alu1|LessThan0~41_cout )))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_processor|data_operandB[21]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~41_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~43_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~43 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~45 (
// Equation(s):
// \my_processor|alu1|LessThan0~45_cout  = CARRY((\my_regfile|Mux9~20_combout  & (\my_processor|data_operandB[22]~242_combout  & !\my_processor|alu1|LessThan0~43_cout )) # (!\my_regfile|Mux9~20_combout  & ((\my_processor|data_operandB[22]~242_combout ) # 
// (!\my_processor|alu1|LessThan0~43_cout ))))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_processor|data_operandB[22]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~43_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~45_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~45 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~47 (
// Equation(s):
// \my_processor|alu1|LessThan0~47_cout  = CARRY((\my_regfile|Mux8~20_combout  & ((!\my_processor|alu1|LessThan0~45_cout ) # (!\my_processor|data_operandB[23]~220_combout ))) # (!\my_regfile|Mux8~20_combout  & (!\my_processor|data_operandB[23]~220_combout  & 
// !\my_processor|alu1|LessThan0~45_cout )))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_processor|data_operandB[23]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~45_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~47_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~47 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~49 (
// Equation(s):
// \my_processor|alu1|LessThan0~49_cout  = CARRY((\my_regfile|Mux7~20_combout  & (\my_processor|data_operandB[24]~198_combout  & !\my_processor|alu1|LessThan0~47_cout )) # (!\my_regfile|Mux7~20_combout  & ((\my_processor|data_operandB[24]~198_combout ) # 
// (!\my_processor|alu1|LessThan0~47_cout ))))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_processor|data_operandB[24]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~47_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~49_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~49 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~51 (
// Equation(s):
// \my_processor|alu1|LessThan0~51_cout  = CARRY((\my_regfile|Mux6~20_combout  & ((!\my_processor|alu1|LessThan0~49_cout ) # (!\my_processor|data_operandB[25]~176_combout ))) # (!\my_regfile|Mux6~20_combout  & (!\my_processor|data_operandB[25]~176_combout  & 
// !\my_processor|alu1|LessThan0~49_cout )))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_processor|data_operandB[25]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~49_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~51_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~51 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~53 (
// Equation(s):
// \my_processor|alu1|LessThan0~53_cout  = CARRY((\my_regfile|Mux5~20_combout  & (\my_processor|data_operandB[26]~154_combout  & !\my_processor|alu1|LessThan0~51_cout )) # (!\my_regfile|Mux5~20_combout  & ((\my_processor|data_operandB[26]~154_combout ) # 
// (!\my_processor|alu1|LessThan0~51_cout ))))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_processor|data_operandB[26]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~51_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~53_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~53 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~55 (
// Equation(s):
// \my_processor|alu1|LessThan0~55_cout  = CARRY((\my_regfile|Mux4~20_combout  & ((!\my_processor|alu1|LessThan0~53_cout ) # (!\my_processor|data_operandB[27]~132_combout ))) # (!\my_regfile|Mux4~20_combout  & (!\my_processor|data_operandB[27]~132_combout  & 
// !\my_processor|alu1|LessThan0~53_cout )))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_processor|data_operandB[27]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~53_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~55_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~55 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~57 (
// Equation(s):
// \my_processor|alu1|LessThan0~57_cout  = CARRY((\my_regfile|Mux3~20_combout  & (\my_processor|data_operandB[28]~110_combout  & !\my_processor|alu1|LessThan0~55_cout )) # (!\my_regfile|Mux3~20_combout  & ((\my_processor|data_operandB[28]~110_combout ) # 
// (!\my_processor|alu1|LessThan0~55_cout ))))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_processor|data_operandB[28]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~55_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~57_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~57 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~59 (
// Equation(s):
// \my_processor|alu1|LessThan0~59_cout  = CARRY((\my_regfile|Mux2~20_combout  & ((!\my_processor|alu1|LessThan0~57_cout ) # (!\my_processor|data_operandB[29]~88_combout ))) # (!\my_regfile|Mux2~20_combout  & (!\my_processor|data_operandB[29]~88_combout  & 
// !\my_processor|alu1|LessThan0~57_cout )))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|data_operandB[29]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~57_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~59_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~59 .lut_mask = 16'h002B;
defparam \my_processor|alu1|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~61 (
// Equation(s):
// \my_processor|alu1|LessThan0~61_cout  = CARRY((\my_regfile|Mux1~20_combout  & (\my_processor|data_operandB[30]~66_combout  & !\my_processor|alu1|LessThan0~59_cout )) # (!\my_regfile|Mux1~20_combout  & ((\my_processor|data_operandB[30]~66_combout ) # 
// (!\my_processor|alu1|LessThan0~59_cout ))))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_processor|data_operandB[30]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu1|LessThan0~59_cout ),
	.combout(),
	.cout(\my_processor|alu1|LessThan0~61_cout ));
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~61 .lut_mask = 16'h004D;
defparam \my_processor|alu1|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|LessThan0~62 (
// Equation(s):
// \my_processor|alu1|LessThan0~62_combout  = (\my_processor|data_operandB[31]~44_combout  & (\my_regfile|Mux0~20_combout  & \my_processor|alu1|LessThan0~61_cout )) # (!\my_processor|data_operandB[31]~44_combout  & ((\my_regfile|Mux0~20_combout ) # 
// (\my_processor|alu1|LessThan0~61_cout )))

	.dataa(\my_processor|data_operandB[31]~44_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|alu1|LessThan0~61_cout ),
	.combout(\my_processor|alu1|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|LessThan0~62 .lut_mask = 16'hD4D4;
defparam \my_processor|alu1|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~10 (
// Equation(s):
// \my_processor|pc[6]~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & ((\my_processor|alu1|LessThan0~62_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_processor|pc[6]~9_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|pc[6]~9_combout ),
	.datac(\my_processor|alu1|LessThan0~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|pc[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~10 .lut_mask = 16'hE4E4;
defparam \my_processor|pc[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~11 (
// Equation(s):
// \my_processor|pc[6]~11_combout  = (\my_processor|pc[6]~13_combout ) # ((\my_processor|is_jiType~2_combout ) # ((\my_processor|ctrl_readRegB~5_combout  & \my_processor|pc[6]~10_combout )))

	.dataa(\my_processor|ctrl_readRegB~5_combout ),
	.datab(\my_processor|pc[6]~13_combout ),
	.datac(\my_processor|is_jiType~2_combout ),
	.datad(\my_processor|pc[6]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|pc[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~11 .lut_mask = 16'hFEFC;
defparam \my_processor|pc[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[11]~24 (
// Equation(s):
// \my_processor|jump[11]~24_combout  = (\my_processor|pc[6]~11_combout  & (((\my_processor|pc[6]~7_combout )))) # (!\my_processor|pc[6]~11_combout  & ((\my_processor|pc[6]~7_combout  & (\my_processor|Add2~22_combout )) # (!\my_processor|pc[6]~7_combout  & 
// ((\my_regfile|Mux20~20_combout )))))

	.dataa(\my_processor|pc[6]~11_combout ),
	.datab(\my_processor|Add2~22_combout ),
	.datac(\my_processor|pc[6]~7_combout ),
	.datad(\my_regfile|Mux20~20_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[11]~24 .lut_mask = 16'hE5E0;
defparam \my_processor|jump[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~0 (
// Equation(s):
// \my_processor|Add0~0_combout  = (\my_processor|pc [0] & ((\my_imem|altsyncram_component|auto_generated|q_a [0]) # (GND))) # (!\my_processor|pc [0] & (\my_imem|altsyncram_component|auto_generated|q_a [0] $ (VCC)))
// \my_processor|Add0~1  = CARRY((\my_processor|pc [0]) # (\my_imem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\my_processor|pc [0]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|Add0~0_combout ),
	.cout(\my_processor|Add0~1 ));
// synopsys translate_off
defparam \my_processor|Add0~0 .lut_mask = 16'h99EE;
defparam \my_processor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~2 (
// Equation(s):
// \my_processor|Add0~2_combout  = (\my_processor|pc [1] & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (\my_processor|Add0~1  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & (!\my_processor|Add0~1 )))) # (!\my_processor|pc [1] 
// & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (!\my_processor|Add0~1 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & ((\my_processor|Add0~1 ) # (GND)))))
// \my_processor|Add0~3  = CARRY((\my_processor|pc [1] & (!\my_imem|altsyncram_component|auto_generated|q_a [1] & !\my_processor|Add0~1 )) # (!\my_processor|pc [1] & ((!\my_processor|Add0~1 ) # (!\my_imem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\my_processor|pc [1]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~1 ),
	.combout(\my_processor|Add0~2_combout ),
	.cout(\my_processor|Add0~3 ));
// synopsys translate_off
defparam \my_processor|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~4 (
// Equation(s):
// \my_processor|Add0~4_combout  = ((\my_processor|pc [2] $ (\my_imem|altsyncram_component|auto_generated|q_a [2] $ (!\my_processor|Add0~3 )))) # (GND)
// \my_processor|Add0~5  = CARRY((\my_processor|pc [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|Add0~3 ))) # (!\my_processor|pc [2] & (\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|Add0~3 )))

	.dataa(\my_processor|pc [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~3 ),
	.combout(\my_processor|Add0~4_combout ),
	.cout(\my_processor|Add0~5 ));
// synopsys translate_off
defparam \my_processor|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~6 (
// Equation(s):
// \my_processor|Add0~6_combout  = (\my_processor|pc [3] & ((\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|Add0~5  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|Add0~5 )))) # (!\my_processor|pc [3] 
// & ((\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|Add0~5 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|Add0~5 ) # (GND)))))
// \my_processor|Add0~7  = CARRY((\my_processor|pc [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_processor|Add0~5 )) # (!\my_processor|pc [3] & ((!\my_processor|Add0~5 ) # (!\my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_processor|pc [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~5 ),
	.combout(\my_processor|Add0~6_combout ),
	.cout(\my_processor|Add0~7 ));
// synopsys translate_off
defparam \my_processor|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~8 (
// Equation(s):
// \my_processor|Add0~8_combout  = ((\my_processor|pc [4] $ (\my_imem|altsyncram_component|auto_generated|q_a [4] $ (!\my_processor|Add0~7 )))) # (GND)
// \my_processor|Add0~9  = CARRY((\my_processor|pc [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_processor|Add0~7 ))) # (!\my_processor|pc [4] & (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|Add0~7 )))

	.dataa(\my_processor|pc [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~7 ),
	.combout(\my_processor|Add0~8_combout ),
	.cout(\my_processor|Add0~9 ));
// synopsys translate_off
defparam \my_processor|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~10 (
// Equation(s):
// \my_processor|Add0~10_combout  = (\my_processor|pc [5] & ((\my_imem|altsyncram_component|auto_generated|q_a [5] & (\my_processor|Add0~9  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_processor|Add0~9 )))) # (!\my_processor|pc 
// [5] & ((\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_processor|Add0~9 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & ((\my_processor|Add0~9 ) # (GND)))))
// \my_processor|Add0~11  = CARRY((\my_processor|pc [5] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_processor|Add0~9 )) # (!\my_processor|pc [5] & ((!\my_processor|Add0~9 ) # (!\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_processor|pc [5]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~9 ),
	.combout(\my_processor|Add0~10_combout ),
	.cout(\my_processor|Add0~11 ));
// synopsys translate_off
defparam \my_processor|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~12 (
// Equation(s):
// \my_processor|Add0~12_combout  = ((\my_processor|pc [6] $ (\my_imem|altsyncram_component|auto_generated|q_a [6] $ (!\my_processor|Add0~11 )))) # (GND)
// \my_processor|Add0~13  = CARRY((\my_processor|pc [6] & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # (!\my_processor|Add0~11 ))) # (!\my_processor|pc [6] & (\my_imem|altsyncram_component|auto_generated|q_a [6] & !\my_processor|Add0~11 )))

	.dataa(\my_processor|pc [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~11 ),
	.combout(\my_processor|Add0~12_combout ),
	.cout(\my_processor|Add0~13 ));
// synopsys translate_off
defparam \my_processor|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~14 (
// Equation(s):
// \my_processor|Add0~14_combout  = (\my_processor|pc [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Add0~13  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_processor|Add0~13 )))) # (!\my_processor|pc 
// [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_processor|Add0~13 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Add0~13 ) # (GND)))))
// \my_processor|Add0~15  = CARRY((\my_processor|pc [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_processor|Add0~13 )) # (!\my_processor|pc [7] & ((!\my_processor|Add0~13 ) # (!\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_processor|pc [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~13 ),
	.combout(\my_processor|Add0~14_combout ),
	.cout(\my_processor|Add0~15 ));
// synopsys translate_off
defparam \my_processor|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~16 (
// Equation(s):
// \my_processor|Add0~16_combout  = ((\my_processor|pc [8] $ (\my_imem|altsyncram_component|auto_generated|q_a [8] $ (!\my_processor|Add0~15 )))) # (GND)
// \my_processor|Add0~17  = CARRY((\my_processor|pc [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [8]) # (!\my_processor|Add0~15 ))) # (!\my_processor|pc [8] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_processor|Add0~15 )))

	.dataa(\my_processor|pc [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~15 ),
	.combout(\my_processor|Add0~16_combout ),
	.cout(\my_processor|Add0~17 ));
// synopsys translate_off
defparam \my_processor|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~18 (
// Equation(s):
// \my_processor|Add0~18_combout  = (\my_processor|pc [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Add0~17  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_processor|Add0~17 )))) # (!\my_processor|pc 
// [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_processor|Add0~17 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Add0~17 ) # (GND)))))
// \my_processor|Add0~19  = CARRY((\my_processor|pc [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_processor|Add0~17 )) # (!\my_processor|pc [9] & ((!\my_processor|Add0~17 ) # (!\my_imem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\my_processor|pc [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~17 ),
	.combout(\my_processor|Add0~18_combout ),
	.cout(\my_processor|Add0~19 ));
// synopsys translate_off
defparam \my_processor|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~20 (
// Equation(s):
// \my_processor|Add0~20_combout  = ((\my_processor|pc [10] $ (\my_imem|altsyncram_component|auto_generated|q_a [10] $ (!\my_processor|Add0~19 )))) # (GND)
// \my_processor|Add0~21  = CARRY((\my_processor|pc [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (!\my_processor|Add0~19 ))) # (!\my_processor|pc [10] & (\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_processor|Add0~19 )))

	.dataa(\my_processor|pc [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Add0~19 ),
	.combout(\my_processor|Add0~20_combout ),
	.cout(\my_processor|Add0~21 ));
// synopsys translate_off
defparam \my_processor|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|Add0~22 (
// Equation(s):
// \my_processor|Add0~22_combout  = \my_processor|pc [11] $ (\my_imem|altsyncram_component|auto_generated|q_a [11] $ (\my_processor|Add0~21 ))

	.dataa(\my_processor|pc [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|Add0~21 ),
	.combout(\my_processor|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Add0~22 .lut_mask = 16'h9696;
defparam \my_processor|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[11]~25 (
// Equation(s):
// \my_processor|jump[11]~25_combout  = (\my_processor|pc[6]~11_combout  & ((\my_processor|jump[11]~24_combout  & ((\my_processor|Add0~22_combout ))) # (!\my_processor|jump[11]~24_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\my_processor|pc[6]~11_combout  & (((\my_processor|jump[11]~24_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|pc[6]~11_combout ),
	.datac(\my_processor|jump[11]~24_combout ),
	.datad(\my_processor|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[11]~25 .lut_mask = 16'hF838;
defparam \my_processor|jump[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[11] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[11] .is_wysiwyg = "true";
defparam \my_processor|pc[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[10]~22 (
// Equation(s):
// \my_processor|jump[10]~22_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|pc[6]~11_combout )))) # (!\my_processor|pc[6]~7_combout  & ((\my_processor|pc[6]~11_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # 
// (!\my_processor|pc[6]~11_combout  & ((\my_regfile|Mux21~20_combout )))))

	.dataa(\my_processor|pc[6]~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|pc[6]~11_combout ),
	.datad(\my_regfile|Mux21~20_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[10]~22 .lut_mask = 16'hE5E0;
defparam \my_processor|jump[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[10]~23 (
// Equation(s):
// \my_processor|jump[10]~23_combout  = (\my_processor|pc[6]~7_combout  & ((\my_processor|jump[10]~22_combout  & ((\my_processor|Add0~20_combout ))) # (!\my_processor|jump[10]~22_combout  & (\my_processor|Add2~20_combout )))) # 
// (!\my_processor|pc[6]~7_combout  & (((\my_processor|jump[10]~22_combout ))))

	.dataa(\my_processor|Add2~20_combout ),
	.datab(\my_processor|pc[6]~7_combout ),
	.datac(\my_processor|jump[10]~22_combout ),
	.datad(\my_processor|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[10]~23 .lut_mask = 16'hF838;
defparam \my_processor|jump[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[10] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[10] .is_wysiwyg = "true";
defparam \my_processor|pc[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~19 (
// Equation(s):
// \my_processor|alu1|Equal0~19_combout  = (\my_processor|alu1|Equal0~4_combout  & \my_processor|alu1|Equal0~9_combout )

	.dataa(\my_processor|alu1|Equal0~4_combout ),
	.datab(\my_processor|alu1|Equal0~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~19 .lut_mask = 16'h8888;
defparam \my_processor|alu1|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~20 (
// Equation(s):
// \my_processor|alu1|Equal0~20_combout  = (\my_processor|alu1|Equal0~11_combout  & (\my_processor|alu1|Equal0~12_combout  & (\my_processor|alu1|Equal0~13_combout  & \my_processor|alu1|Equal0~18_combout )))

	.dataa(\my_processor|alu1|Equal0~11_combout ),
	.datab(\my_processor|alu1|Equal0~12_combout ),
	.datac(\my_processor|alu1|Equal0~13_combout ),
	.datad(\my_processor|alu1|Equal0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~20 .lut_mask = 16'h8000;
defparam \my_processor|alu1|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|alu1|Equal0~21 (
// Equation(s):
// \my_processor|alu1|Equal0~21_combout  = (\my_processor|alu1|Equal0~19_combout  & (\my_processor|alu1|Equal0~20_combout  & (\my_regfile|Mux0~20_combout  $ (!\my_processor|data_operandB[31]~44_combout ))))

	.dataa(\my_processor|alu1|Equal0~19_combout ),
	.datab(\my_processor|alu1|Equal0~20_combout ),
	.datac(\my_regfile|Mux0~20_combout ),
	.datad(\my_processor|data_operandB[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|Equal0~21 .lut_mask = 16'h8008;
defparam \my_processor|alu1|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~12 (
// Equation(s):
// \my_processor|pc[6]~12_combout  = (\my_processor|ctrl_readRegB~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_processor|alu1|LessThan0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// ((!\my_processor|alu1|Equal0~21_combout )))))

	.dataa(\my_processor|ctrl_readRegB~5_combout ),
	.datab(\my_processor|alu1|LessThan0~62_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|alu1|Equal0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|pc[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~12 .lut_mask = 16'h808A;
defparam \my_processor|pc[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[9]~18 (
// Equation(s):
// \my_processor|jump[9]~18_combout  = (\my_processor|is_jiType~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_processor|is_bne~0_combout ))

	.dataa(\my_processor|is_jiType~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|is_bne~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|jump[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[9]~18 .lut_mask = 16'hAEAE;
defparam \my_processor|jump[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[9]~19 (
// Equation(s):
// \my_processor|jump[9]~19_combout  = (\my_processor|pc[6]~7_combout  & ((\my_processor|jump[9]~18_combout ))) # (!\my_processor|pc[6]~7_combout  & (\my_regfile|Mux22~20_combout  & !\my_processor|jump[9]~18_combout ))

	.dataa(\my_processor|pc[6]~7_combout ),
	.datab(\my_regfile|Mux22~20_combout ),
	.datac(\my_processor|jump[9]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|jump[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[9]~19 .lut_mask = 16'hA4A4;
defparam \my_processor|jump[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[9]~20 (
// Equation(s):
// \my_processor|jump[9]~20_combout  = (\my_processor|pc[6]~12_combout  & (((\my_processor|pc[6]~7_combout )))) # (!\my_processor|pc[6]~12_combout  & ((\my_processor|jump[9]~19_combout ) # ((\my_processor|Add2~18_combout  & \my_processor|pc[6]~7_combout ))))

	.dataa(\my_processor|Add2~18_combout ),
	.datab(\my_processor|pc[6]~7_combout ),
	.datac(\my_processor|pc[6]~12_combout ),
	.datad(\my_processor|jump[9]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[9]~20 .lut_mask = 16'hCFC8;
defparam \my_processor|jump[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[9]~21 (
// Equation(s):
// \my_processor|jump[9]~21_combout  = (\my_processor|pc[6]~11_combout  & ((\my_processor|jump[9]~20_combout  & ((\my_processor|Add0~18_combout ))) # (!\my_processor|jump[9]~20_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_processor|pc[6]~11_combout  & (((\my_processor|jump[9]~20_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|pc[6]~11_combout ),
	.datac(\my_processor|jump[9]~20_combout ),
	.datad(\my_processor|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[9]~21 .lut_mask = 16'hF838;
defparam \my_processor|jump[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[9] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[9] .is_wysiwyg = "true";
defparam \my_processor|pc[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[8]~16 (
// Equation(s):
// \my_processor|jump[8]~16_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|pc[6]~11_combout )))) # (!\my_processor|pc[6]~7_combout  & ((\my_processor|pc[6]~11_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # 
// (!\my_processor|pc[6]~11_combout  & ((\my_regfile|Mux23~20_combout )))))

	.dataa(\my_processor|pc[6]~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|pc[6]~11_combout ),
	.datad(\my_regfile|Mux23~20_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[8]~16 .lut_mask = 16'hE5E0;
defparam \my_processor|jump[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[8]~17 (
// Equation(s):
// \my_processor|jump[8]~17_combout  = (\my_processor|pc[6]~7_combout  & ((\my_processor|jump[8]~16_combout  & ((\my_processor|Add0~16_combout ))) # (!\my_processor|jump[8]~16_combout  & (\my_processor|Add2~16_combout )))) # (!\my_processor|pc[6]~7_combout  
// & (((\my_processor|jump[8]~16_combout ))))

	.dataa(\my_processor|Add2~16_combout ),
	.datab(\my_processor|pc[6]~7_combout ),
	.datac(\my_processor|jump[8]~16_combout ),
	.datad(\my_processor|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[8]~17 .lut_mask = 16'hF838;
defparam \my_processor|jump[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[8] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[8] .is_wysiwyg = "true";
defparam \my_processor|pc[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[7]~14 (
// Equation(s):
// \my_processor|jump[7]~14_combout  = (\my_processor|pc[6]~11_combout  & (((\my_processor|pc[6]~7_combout )))) # (!\my_processor|pc[6]~11_combout  & ((\my_processor|pc[6]~7_combout  & (\my_processor|Add2~14_combout )) # (!\my_processor|pc[6]~7_combout  & 
// ((\my_regfile|Mux24~20_combout )))))

	.dataa(\my_processor|pc[6]~11_combout ),
	.datab(\my_processor|Add2~14_combout ),
	.datac(\my_processor|pc[6]~7_combout ),
	.datad(\my_regfile|Mux24~20_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[7]~14 .lut_mask = 16'hE5E0;
defparam \my_processor|jump[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[7]~15 (
// Equation(s):
// \my_processor|jump[7]~15_combout  = (\my_processor|pc[6]~11_combout  & ((\my_processor|jump[7]~14_combout  & ((\my_processor|Add0~14_combout ))) # (!\my_processor|jump[7]~14_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])))) # 
// (!\my_processor|pc[6]~11_combout  & (((\my_processor|jump[7]~14_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|pc[6]~11_combout ),
	.datac(\my_processor|jump[7]~14_combout ),
	.datad(\my_processor|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[7]~15 .lut_mask = 16'hF838;
defparam \my_processor|jump[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[7] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[7] .is_wysiwyg = "true";
defparam \my_processor|pc[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[6]~12 (
// Equation(s):
// \my_processor|jump[6]~12_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|pc[6]~11_combout )))) # (!\my_processor|pc[6]~7_combout  & ((\my_processor|pc[6]~11_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # 
// (!\my_processor|pc[6]~11_combout  & ((\my_regfile|Mux25~20_combout )))))

	.dataa(\my_processor|pc[6]~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|pc[6]~11_combout ),
	.datad(\my_regfile|Mux25~20_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[6]~12 .lut_mask = 16'hE5E0;
defparam \my_processor|jump[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[6]~13 (
// Equation(s):
// \my_processor|jump[6]~13_combout  = (\my_processor|pc[6]~7_combout  & ((\my_processor|jump[6]~12_combout  & ((\my_processor|Add0~12_combout ))) # (!\my_processor|jump[6]~12_combout  & (\my_processor|Add2~12_combout )))) # (!\my_processor|pc[6]~7_combout  
// & (((\my_processor|jump[6]~12_combout ))))

	.dataa(\my_processor|Add2~12_combout ),
	.datab(\my_processor|pc[6]~7_combout ),
	.datac(\my_processor|jump[6]~12_combout ),
	.datad(\my_processor|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[6]~13 .lut_mask = 16'hF838;
defparam \my_processor|jump[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[6] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[6] .is_wysiwyg = "true";
defparam \my_processor|pc[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800040C00000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[5]~10 (
// Equation(s):
// \my_processor|jump[5]~10_combout  = (\my_processor|pc[6]~11_combout  & (((\my_processor|pc[6]~7_combout )))) # (!\my_processor|pc[6]~11_combout  & ((\my_processor|pc[6]~7_combout  & (\my_processor|Add2~10_combout )) # (!\my_processor|pc[6]~7_combout  & 
// ((\my_regfile|Mux26~20_combout )))))

	.dataa(\my_processor|pc[6]~11_combout ),
	.datab(\my_processor|Add2~10_combout ),
	.datac(\my_processor|pc[6]~7_combout ),
	.datad(\my_regfile|Mux26~20_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[5]~10 .lut_mask = 16'hE5E0;
defparam \my_processor|jump[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[5]~11 (
// Equation(s):
// \my_processor|jump[5]~11_combout  = (\my_processor|pc[6]~11_combout  & ((\my_processor|jump[5]~10_combout  & ((\my_processor|Add0~10_combout ))) # (!\my_processor|jump[5]~10_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])))) # 
// (!\my_processor|pc[6]~11_combout  & (((\my_processor|jump[5]~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|pc[6]~11_combout ),
	.datac(\my_processor|jump[5]~10_combout ),
	.datad(\my_processor|Add0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[5]~11 .lut_mask = 16'hF838;
defparam \my_processor|jump[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[5] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[5] .is_wysiwyg = "true";
defparam \my_processor|pc[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000008400000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[4]~8 (
// Equation(s):
// \my_processor|jump[4]~8_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|Add2~8_combout ) # (\my_processor|pc[6]~11_combout )))) # (!\my_processor|pc[6]~7_combout  & (\my_regfile|Mux27~20_combout  & ((!\my_processor|pc[6]~11_combout ))))

	.dataa(\my_processor|pc[6]~7_combout ),
	.datab(\my_regfile|Mux27~20_combout ),
	.datac(\my_processor|Add2~8_combout ),
	.datad(\my_processor|pc[6]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[4]~8 .lut_mask = 16'hAAE4;
defparam \my_processor|jump[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[4]~9 (
// Equation(s):
// \my_processor|jump[4]~9_combout  = (\my_processor|pc[6]~11_combout  & ((\my_processor|jump[4]~8_combout  & (\my_processor|Add0~8_combout )) # (!\my_processor|jump[4]~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]))))) # 
// (!\my_processor|pc[6]~11_combout  & (((\my_processor|jump[4]~8_combout ))))

	.dataa(\my_processor|Add0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|pc[6]~11_combout ),
	.datad(\my_processor|jump[4]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[4]~9 .lut_mask = 16'hAFC0;
defparam \my_processor|jump[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[4] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[4] .is_wysiwyg = "true";
defparam \my_processor|pc[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800040808400080;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[3]~6 (
// Equation(s):
// \my_processor|jump[3]~6_combout  = (\my_processor|pc[6]~7_combout  & ((\my_processor|pc[6]~11_combout  & (\my_processor|Add0~6_combout )) # (!\my_processor|pc[6]~11_combout  & ((\my_processor|Add2~6_combout ))))) # (!\my_processor|pc[6]~7_combout  & 
// (((\my_processor|pc[6]~11_combout ))))

	.dataa(\my_processor|Add0~6_combout ),
	.datab(\my_processor|pc[6]~7_combout ),
	.datac(\my_processor|Add2~6_combout ),
	.datad(\my_processor|pc[6]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[3]~6 .lut_mask = 16'hBBC0;
defparam \my_processor|jump[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[3]~7 (
// Equation(s):
// \my_processor|jump[3]~7_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|jump[3]~6_combout )))) # (!\my_processor|pc[6]~7_combout  & ((\my_processor|jump[3]~6_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # 
// (!\my_processor|jump[3]~6_combout  & ((\my_regfile|Mux28~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_regfile|Mux28~20_combout ),
	.datac(\my_processor|pc[6]~7_combout ),
	.datad(\my_processor|jump[3]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[3]~7 .lut_mask = 16'hFA0C;
defparam \my_processor|jump[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[3] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[3] .is_wysiwyg = "true";
defparam \my_processor|pc[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800001408000008;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[2]~4 (
// Equation(s):
// \my_processor|jump[2]~4_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|Add2~4_combout ) # (\my_processor|pc[6]~11_combout )))) # (!\my_processor|pc[6]~7_combout  & (\my_regfile|Mux29~20_combout  & ((!\my_processor|pc[6]~11_combout ))))

	.dataa(\my_processor|pc[6]~7_combout ),
	.datab(\my_regfile|Mux29~20_combout ),
	.datac(\my_processor|Add2~4_combout ),
	.datad(\my_processor|pc[6]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[2]~4 .lut_mask = 16'hAAE4;
defparam \my_processor|jump[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[2]~5 (
// Equation(s):
// \my_processor|jump[2]~5_combout  = (\my_processor|pc[6]~11_combout  & ((\my_processor|jump[2]~4_combout  & (\my_processor|Add0~4_combout )) # (!\my_processor|jump[2]~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]))))) # 
// (!\my_processor|pc[6]~11_combout  & (((\my_processor|jump[2]~4_combout ))))

	.dataa(\my_processor|Add0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|pc[6]~11_combout ),
	.datad(\my_processor|jump[2]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[2]~5 .lut_mask = 16'hAFC0;
defparam \my_processor|jump[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[2] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[2] .is_wysiwyg = "true";
defparam \my_processor|pc[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000040E08000020;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[1]~2 (
// Equation(s):
// \my_processor|jump[1]~2_combout  = (\my_processor|pc[6]~7_combout  & ((\my_processor|pc[6]~11_combout  & (\my_processor|Add0~2_combout )) # (!\my_processor|pc[6]~11_combout  & ((\my_processor|Add2~2_combout ))))) # (!\my_processor|pc[6]~7_combout  & 
// (((\my_processor|pc[6]~11_combout ))))

	.dataa(\my_processor|Add0~2_combout ),
	.datab(\my_processor|pc[6]~7_combout ),
	.datac(\my_processor|Add2~2_combout ),
	.datad(\my_processor|pc[6]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[1]~2 .lut_mask = 16'hBBC0;
defparam \my_processor|jump[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[1]~3 (
// Equation(s):
// \my_processor|jump[1]~3_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|jump[1]~2_combout )))) # (!\my_processor|pc[6]~7_combout  & ((\my_processor|jump[1]~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # 
// (!\my_processor|jump[1]~2_combout  & ((\my_regfile|Mux30~26_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_regfile|Mux30~26_combout ),
	.datac(\my_processor|pc[6]~7_combout ),
	.datad(\my_processor|jump[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[1]~3 .lut_mask = 16'hFA0C;
defparam \my_processor|jump[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[1] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[1] .is_wysiwyg = "true";
defparam \my_processor|pc[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\f1|clock_out~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc [11],\my_processor|pc [10],\my_processor|pc [9],\my_processor|pc [8],\my_processor|pc [7],\my_processor|pc [6],\my_processor|pc [5],\my_processor|pc [4],\my_processor|pc [3],\my_processor|pc [2],\my_processor|pc [1],\my_processor|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./mif_outputs/basicTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF9CBFDBDDC74;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|is_bne~0 (
// Equation(s):
// \my_processor|is_bne~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29]) # ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # (\my_imem|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|is_bne~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|is_bne~0 .lut_mask = 16'hFEFE;
defparam \my_processor|is_bne~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~6 (
// Equation(s):
// \my_processor|pc[6]~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28]) # ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|pc[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~6 .lut_mask = 16'hFEFF;
defparam \my_processor|pc[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc[6]~7 (
// Equation(s):
// \my_processor|pc[6]~7_combout  = (!\my_processor|is_jiType~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|is_bne~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// ((\my_processor|pc[6]~6_combout )))))

	.dataa(\my_processor|is_bne~0_combout ),
	.datab(\my_processor|pc[6]~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|is_jiType~2_combout ),
	.cin(gnd),
	.combout(\my_processor|pc[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc[6]~7 .lut_mask = 16'h00AC;
defparam \my_processor|pc[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[0]~0 (
// Equation(s):
// \my_processor|jump[0]~0_combout  = (\my_processor|pc[6]~7_combout  & (((\my_processor|pc[6]~11_combout )))) # (!\my_processor|pc[6]~7_combout  & ((\my_processor|pc[6]~11_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # 
// (!\my_processor|pc[6]~11_combout  & ((\my_regfile|Mux31~26_combout )))))

	.dataa(\my_processor|pc[6]~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|pc[6]~11_combout ),
	.datad(\my_regfile|Mux31~26_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[0]~0 .lut_mask = 16'hE5E0;
defparam \my_processor|jump[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|jump[0]~1 (
// Equation(s):
// \my_processor|jump[0]~1_combout  = (\my_processor|pc[6]~7_combout  & ((\my_processor|jump[0]~0_combout  & ((\my_processor|Add0~0_combout ))) # (!\my_processor|jump[0]~0_combout  & (\my_processor|Add2~0_combout )))) # (!\my_processor|pc[6]~7_combout  & 
// (((\my_processor|jump[0]~0_combout ))))

	.dataa(\my_processor|Add2~0_combout ),
	.datab(\my_processor|pc[6]~7_combout ),
	.datac(\my_processor|jump[0]~0_combout ),
	.datad(\my_processor|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|jump[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|jump[0]~1 .lut_mask = 16'hF838;
defparam \my_processor|jump[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc[0] (
	.clk(\c1|clk_track~q ),
	.d(\my_processor|jump[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc[0] .is_wysiwyg = "true";
defparam \my_processor|pc[0] .power_up = "low";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign dataWriteReg[0] = \dataWriteReg[0]~output_o ;

assign dataWriteReg[1] = \dataWriteReg[1]~output_o ;

assign dataWriteReg[2] = \dataWriteReg[2]~output_o ;

assign dataWriteReg[3] = \dataWriteReg[3]~output_o ;

assign dataWriteReg[4] = \dataWriteReg[4]~output_o ;

assign dataWriteReg[5] = \dataWriteReg[5]~output_o ;

assign dataWriteReg[6] = \dataWriteReg[6]~output_o ;

assign dataWriteReg[7] = \dataWriteReg[7]~output_o ;

assign dataWriteReg[8] = \dataWriteReg[8]~output_o ;

assign dataWriteReg[9] = \dataWriteReg[9]~output_o ;

assign dataWriteReg[10] = \dataWriteReg[10]~output_o ;

assign dataWriteReg[11] = \dataWriteReg[11]~output_o ;

assign dataWriteReg[12] = \dataWriteReg[12]~output_o ;

assign dataWriteReg[13] = \dataWriteReg[13]~output_o ;

assign dataWriteReg[14] = \dataWriteReg[14]~output_o ;

assign dataWriteReg[15] = \dataWriteReg[15]~output_o ;

assign dataWriteReg[16] = \dataWriteReg[16]~output_o ;

assign dataWriteReg[17] = \dataWriteReg[17]~output_o ;

assign dataWriteReg[18] = \dataWriteReg[18]~output_o ;

assign dataWriteReg[19] = \dataWriteReg[19]~output_o ;

assign dataWriteReg[20] = \dataWriteReg[20]~output_o ;

assign dataWriteReg[21] = \dataWriteReg[21]~output_o ;

assign dataWriteReg[22] = \dataWriteReg[22]~output_o ;

assign dataWriteReg[23] = \dataWriteReg[23]~output_o ;

assign dataWriteReg[24] = \dataWriteReg[24]~output_o ;

assign dataWriteReg[25] = \dataWriteReg[25]~output_o ;

assign dataWriteReg[26] = \dataWriteReg[26]~output_o ;

assign dataWriteReg[27] = \dataWriteReg[27]~output_o ;

assign dataWriteReg[28] = \dataWriteReg[28]~output_o ;

assign dataWriteReg[29] = \dataWriteReg[29]~output_o ;

assign dataWriteReg[30] = \dataWriteReg[30]~output_o ;

assign dataWriteReg[31] = \dataWriteReg[31]~output_o ;

assign ctrlWriteReg[0] = \ctrlWriteReg[0]~output_o ;

assign ctrlWriteReg[1] = \ctrlWriteReg[1]~output_o ;

assign ctrlWriteReg[2] = \ctrlWriteReg[2]~output_o ;

assign ctrlWriteReg[3] = \ctrlWriteReg[3]~output_o ;

assign ctrlWriteReg[4] = \ctrlWriteReg[4]~output_o ;

endmodule
