Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: LAN_IDE_CP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LAN_IDE_CP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LAN_IDE_CP"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : LAN_IDE_CP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Compact
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Setting FSM Encoding Algorithm to : OPT


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE_V2/LAN_IDE_CP-Z2v2.vhd" in Library work.
Entity <LAN_IDE_CP> compiled.
Entity <LAN_IDE_CP> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LAN_IDE_CP> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LAN_IDE_CP> in library <work> (Architecture <Behavioral>).
Entity <LAN_IDE_CP> analyzed. Unit <LAN_IDE_CP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.

Synthesizing Unit <LAN_IDE_CP>.
    Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE_V2/LAN_IDE_CP-Z2v2.vhd".
WARNING:Xst:647 - Input <DS0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DS1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FCS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Z3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MTCR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <LAN_INT_D0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DTACK_S> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <LAN_RST_SM>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK_EXT                   (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | nop                                            |
    | Power Up State     | nop                                            |
    | Encoding           | compact                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <D>.
    Found 16-bit tristate buffer for signal <DQ>.
    Found 1-bit tristate buffer for signal <OWN>.
    Found 1-bit tristate buffer for signal <OVR>.
    Found 1-bit tristate buffer for signal <MTACK>.
    Found 1-bit tristate buffer for signal <DTACK>.
    Found 1-bit tristate buffer for signal <INT2_OUT>.
    Found 1-bit tristate buffer for signal <INT6_OUT>.
    Found 1-bit xor2 for signal <AMIGA_CLK$xor0000> created at line 147.
    Found 2-bit register for signal <AUTO_CONFIG_DONE>.
    Found 2-bit register for signal <AUTO_CONFIG_DONE_CYCLE>.
    Found 2-bit adder for signal <AUTO_CONFIG_DONE_CYCLE$addsub0000> created at line 415.
    Found 1-bit register for signal <autoconfig>.
    Found 1-bit register for signal <cp>.
    Found 8-bit comparator equal for signal <cp$cmp_eq0001> created at line 217.
    Found 8-bit comparator equal for signal <cp$cmp_eq0002> created at line 223.
    Found 2-bit comparator less for signal <cp$cmp_lt0000> created at line 216.
    Found 8-bit register for signal <CP_BASEADR>.
    Found 1-bit register for signal <CP_RD_S>.
    Found 1-bit register for signal <CP_WE_QUIRK>.
    Found 1-bit register for signal <CP_WE_S>.
    Found 4-bit register for signal <Dout1>.
    Found 3-bit comparator less for signal <Dout1$cmp_lt0000> created at line 337.
    Found 1-bit register for signal <DS_D>.
    Found 1-bit register for signal <ide>.
    Found 8-bit comparator equal for signal <ide$cmp_eq0000> created at line 226.
    Found 8-bit register for signal <IDE_BASEADR>.
    Found 1-bit register for signal <IDE_ENABLE>.
    Found 1-bit register for signal <IDE_R_S>.
    Found 1-bit register for signal <IDE_W_S>.
    Found 1-bit register for signal <lan_adr>.
    Found 1-bit register for signal <lan_adr_sw>.
    Found 2-bit comparator less for signal <lan_adr_sw$cmp_lt0000> created at line 219.
    Found 8-bit register for signal <LAN_BASEADR>.
    Found 1-bit register for signal <LAN_CS_RST>.
    Found 1-bit register for signal <LAN_INT_ENABLE>.
    Found 1-bit register for signal <LAN_IRQ_D0>.
    Found 1-bit register for signal <LAN_IRQ_OUT>.
    Found 1-bit register for signal <LAN_RD_S>.
    Found 1-bit register for signal <LAN_WR_RST>.
    Found 1-bit register for signal <LAN_WRH_S>.
    Found 1-bit register for signal <LAN_WRL_S>.
    Found 1-bit register for signal <lancp>.
    Found 1-bit register for signal <ROM_OE_S>.
    Found 3-bit register for signal <SHUT_UP>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   1 Xor(s).
	inferred  38 Tristate(s).
Unit <LAN_IDE_CP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 31
 1-bit register                                        : 25
 2-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 6
 2-bit comparator less                                 : 2
 3-bit comparator less                                 : 1
 8-bit comparator equal                                : 3
# Tristates                                            : 8
 1-bit tristate buffer                                 : 6
 16-bit tristate buffer                                : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <LAN_RST_SM/FSM> on signal <LAN_RST_SM[1:3]> with compact encoding.
------------------------
 State      | Encoding
------------------------
 nop        | 000
 wait0      | 100
 clr        | 101
 clr_commit | 111
 wait1      | 001
 set        | 011
 set_commit | 010
 done       | 110
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 3
 8-bit comparator equal                                : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LAN_IDE_CP> ...
  implementation constraint: INIT=r	 : LAN_RST_SM_FSM_FFd1
  implementation constraint: INIT=r	 : LAN_RST_SM_FSM_FFd2
  implementation constraint: INIT=r	 : LAN_RST_SM_FSM_FFd3

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LAN_IDE_CP.ngr
Top Level Output File Name         : LAN_IDE_CP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 117

Cell Usage :
# BELS                             : 964
#      AND2                        : 222
#      AND3                        : 78
#      AND4                        : 12
#      AND5                        : 5
#      AND6                        : 1
#      AND8                        : 4
#      GND                         : 1
#      INV                         : 407
#      OR2                         : 196
#      OR3                         : 9
#      VCC                         : 1
#      XOR2                        : 28
# FlipFlops/Latches                : 60
#      FD                          : 11
#      FDC                         : 6
#      FDCE                        : 6
#      FDP                         : 4
#      FDPE                        : 33
# IO Buffers                       : 112
#      IBUF                        : 37
#      IOBUFE                      : 32
#      OBUF                        : 37
#      OBUFE                       : 6
=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.23 secs
 
--> 

Total memory usage is 4534756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

