ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"def.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.lwip_htons,"ax",%progbits
  18              		.align	1
  19              		.global	lwip_htons
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	lwip_htons:
  27              	.LVL0:
  28              	.LFB155:
  29              		.file 1 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
   1:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /**
   2:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @file
   3:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Common functions used throughout the stack.
   4:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
   5:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * These are reference implementations of the byte swapping functions.
   6:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Again with the aim of being simple, correct and fully portable.
   7:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Byte swapping is the second thing you would want to optimize. You will
   8:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * need to port it to your architecture and in your cc.h:
   9:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  10:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htons(x) your_htons
  11:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htonl(x) your_htonl
  12:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  13:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Note lwip_ntohs() and lwip_ntohl() are merely references to the htonx counterparts.
  14:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  15:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * If you \#define them to htons() and htonl(), you should
  16:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define LWIP_DONT_PROVIDE_BYTEORDER_FUNCTIONS to prevent lwIP from
  17:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * defining htonx/ntohx compatibility macros.
  18:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  19:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @defgroup sys_nonstandard Non-standard functions
  20:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_layer
  21:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP provides default implementations for non-standard functions.
  22:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * These can be mapped to OS functions to reduce code footprint if desired.
  23:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * All defines related to this section must not be placed in lwipopts.h,
  24:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * but in arch/cc.h!
  25:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * These options cannot be \#defined in lwipopts.h since they are not options
  26:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * of lwIP itself, but options of the lwIP port to your system.
  27:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  28:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  29:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /*
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 2


  30:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  31:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * All rights reserved.
  32:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  33:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Redistribution and use in source and binary forms, with or without modification,
  34:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * are permitted provided that the following conditions are met:
  35:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  36:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  37:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer.
  38:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  39:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer in the documentation
  40:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *    and/or other materials provided with the distribution.
  41:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * 3. The name of the author may not be used to endorse or promote products
  42:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *    derived from this software without specific prior written permission.
  43:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  44:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  45:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  46:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  47:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  48:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  49:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  50:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  51:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  52:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  53:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUCH DAMAGE.
  54:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  55:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * This file is part of the lwIP TCP/IP stack.
  56:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  57:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Author: Simon Goldschmidt
  58:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  59:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  60:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  61:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/opt.h"
  62:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/def.h"
  63:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  64:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #include <string.h>
  65:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  66:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #if BYTE_ORDER == LITTLE_ENDIAN
  67:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  68:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htons)
  69:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  70:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u16_t from host- to network byte order.
  71:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  72:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u16_t in host byte order
  73:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  74:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  75:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** u16_t
  76:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htons(u16_t n)
  77:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** {
  30              		.loc 1 77 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  78:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONS(n);
  35              		.loc 1 78 3 view .LVU1
  36              		.loc 1 78 10 is_stmt 0 view .LVU2
  37 0000 030A     		lsrs	r3, r0, #8
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 3


  38 0002 43EA0020 		orr	r0, r3, r0, lsl #8
  39              	.LVL1:
  79:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
  40              		.loc 1 79 1 view .LVU3
  41 0006 80B2     		uxth	r0, r0
  42 0008 7047     		bx	lr
  43              		.cfi_endproc
  44              	.LFE155:
  46              		.section	.text.lwip_htonl,"ax",%progbits
  47              		.align	1
  48              		.global	lwip_htonl
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	lwip_htonl:
  55              	.LVL2:
  56              	.LFB156:
  80:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htons */
  81:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htonl)
  83:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u32_t from host- to network byte order.
  85:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  86:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u32_t in host byte order
  87:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  88:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  89:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** u32_t
  90:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htonl(u32_t n)
  91:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** {
  57              		.loc 1 91 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  92:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONL(n);
  62              		.loc 1 92 3 view .LVU5
  63              		.loc 1 92 10 is_stmt 0 view .LVU6
  64 0000 0302     		lsls	r3, r0, #8
  65 0002 03F47F03 		and	r3, r3, #16711680
  66 0006 43EA0063 		orr	r3, r3, r0, lsl #24
  67 000a 020A     		lsrs	r2, r0, #8
  68 000c 02F47F42 		and	r2, r2, #65280
  69 0010 1343     		orrs	r3, r3, r2
  93:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
  70              		.loc 1 93 1 view .LVU7
  71 0012 43EA1060 		orr	r0, r3, r0, lsr #24
  72              	.LVL3:
  73              		.loc 1 93 1 view .LVU8
  74 0016 7047     		bx	lr
  75              		.cfi_endproc
  76              	.LFE156:
  78              		.section	.text.lwip_strnstr,"ax",%progbits
  79              		.align	1
  80              		.global	lwip_strnstr
  81              		.syntax unified
  82              		.thumb
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 4


  83              		.thumb_func
  84              		.fpu fpv4-sp-d16
  86              	lwip_strnstr:
  87              	.LVL4:
  88              	.LFB157:
  94:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htonl */
  95:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  96:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* BYTE_ORDER == LITTLE_ENDIAN */
  97:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
  98:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnstr
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 100:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnstr() non-standard function.
 102:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnstr() depending on your platform port.
 103:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 104:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** char *
 105:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnstr(const char *buffer, const char *token, size_t n)
 106:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** {
  89              		.loc 1 106 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 106 1 is_stmt 0 view .LVU10
  94 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  95              	.LCFI0:
  96              		.cfi_def_cfa_offset 32
  97              		.cfi_offset 3, -32
  98              		.cfi_offset 4, -28
  99              		.cfi_offset 5, -24
 100              		.cfi_offset 6, -20
 101              		.cfi_offset 7, -16
 102              		.cfi_offset 8, -12
 103              		.cfi_offset 9, -8
 104              		.cfi_offset 14, -4
 105 0004 0746     		mov	r7, r0
 106 0006 0E46     		mov	r6, r1
 107 0008 9146     		mov	r9, r2
 107:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   const char *p;
 108              		.loc 1 107 3 is_stmt 1 view .LVU11
 108:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   size_t tokenlen = strlen(token);
 109              		.loc 1 108 3 view .LVU12
 110              		.loc 1 108 21 is_stmt 0 view .LVU13
 111 000a 0846     		mov	r0, r1
 112              	.LVL5:
 113              		.loc 1 108 21 view .LVU14
 114 000c FFF7FEFF 		bl	strlen
 115              	.LVL6:
 109:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   if (tokenlen == 0) {
 116              		.loc 1 109 3 is_stmt 1 view .LVU15
 117              		.loc 1 109 6 is_stmt 0 view .LVU16
 118 0010 C0B1     		cbz	r0, .L8
 119 0012 8046     		mov	r8, r0
 110:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     return LWIP_CONST_CAST(char *, buffer);
 111:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 112:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 120              		.loc 1 112 10 view .LVU17
 121 0014 3C46     		mov	r4, r7
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 5


 122 0016 00E0     		b	.L5
 123              	.LVL7:
 124              	.L6:
 125              		.loc 1 112 56 is_stmt 1 discriminator 2 view .LVU18
 126              		.loc 1 112 57 is_stmt 0 discriminator 2 view .LVU19
 127 0018 0134     		adds	r4, r4, #1
 128              	.LVL8:
 129              	.L5:
 130              		.loc 1 112 20 is_stmt 1 discriminator 1 view .LVU20
 131 001a 2578     		ldrb	r5, [r4]	@ zero_extendqisi2
 132              		.loc 1 112 3 is_stmt 0 discriminator 1 view .LVU21
 133 001c B5B1     		cbz	r5, .L9
 134              		.loc 1 112 29 discriminator 3 view .LVU22
 135 001e 04EB0803 		add	r3, r4, r8
 136              		.loc 1 112 50 discriminator 3 view .LVU23
 137 0022 07EB0902 		add	r2, r7, r9
 138              		.loc 1 112 23 discriminator 3 view .LVU24
 139 0026 9342     		cmp	r3, r2
 140 0028 0AD8     		bhi	.L11
 113:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 141              		.loc 1 113 5 is_stmt 1 view .LVU25
 142              		.loc 1 113 16 is_stmt 0 view .LVU26
 143 002a 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 144              		.loc 1 113 8 view .LVU27
 145 002c AB42     		cmp	r3, r5
 146 002e F3D1     		bne	.L6
 147              		.loc 1 113 28 discriminator 1 view .LVU28
 148 0030 4246     		mov	r2, r8
 149 0032 3146     		mov	r1, r6
 150 0034 2046     		mov	r0, r4
 151 0036 FFF7FEFF 		bl	strncmp
 152              	.LVL9:
 153              		.loc 1 113 24 discriminator 1 view .LVU29
 154 003a 0028     		cmp	r0, #0
 155 003c ECD1     		bne	.L6
 156 003e 02E0     		b	.L3
 157              	.L11:
 114:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       return LWIP_CONST_CAST(char *, p);
 115:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 116:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 117:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   return NULL;
 158              		.loc 1 117 10 view .LVU30
 159 0040 0024     		movs	r4, #0
 160              	.LVL10:
 161              		.loc 1 117 10 view .LVU31
 162 0042 00E0     		b	.L3
 163              	.LVL11:
 164              	.L8:
 110:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 165              		.loc 1 110 12 view .LVU32
 166 0044 3C46     		mov	r4, r7
 167              	.LVL12:
 168              	.L3:
 118:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 169              		.loc 1 118 1 view .LVU33
 170 0046 2046     		mov	r0, r4
 171 0048 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 6


 172              	.LVL13:
 173              	.L9:
 117:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 174              		.loc 1 117 10 view .LVU34
 175 004c 0024     		movs	r4, #0
 176              	.LVL14:
 117:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 177              		.loc 1 117 10 view .LVU35
 178 004e FAE7     		b	.L3
 179              		.cfi_endproc
 180              	.LFE157:
 182              		.section	.text.lwip_stricmp,"ax",%progbits
 183              		.align	1
 184              		.global	lwip_stricmp
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 188              		.fpu fpv4-sp-d16
 190              	lwip_stricmp:
 191              	.LFB158:
 119:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 120:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
 121:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_stricmp
 122:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 123:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 124:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for stricmp() non-standard function.
 125:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to stricmp() depending on your platform port.
 126:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 127:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** int
 128:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_stricmp(const char *str1, const char *str2)
 129:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** {
 192              		.loc 1 129 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              	.LVL15:
 197              		.loc 1 129 1 is_stmt 0 view .LVU37
 198 0000 00B5     		push	{lr}
 199              	.LCFI1:
 200              		.cfi_def_cfa_offset 4
 201              		.cfi_offset 14, -4
 202 0002 00E0     		b	.L15
 203              	.LVL16:
 204              	.L13:
 130:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 131:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
 132:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 133:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 138:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 139:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 141:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 142:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 7


 143:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 144:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 145:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 146:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
 147:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 148:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 149:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 150:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 151:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   } while (c1 != 0);
 205              		.loc 1 151 11 is_stmt 1 view .LVU38
 206              		.loc 1 151 3 is_stmt 0 view .LVU39
 207 0004 A2B1     		cbz	r2, .L19
 208              	.LVL17:
 209              	.L15:
 130:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 210              		.loc 1 130 3 is_stmt 1 view .LVU40
 132:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 211              		.loc 1 132 3 view .LVU41
 133:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 212              		.loc 1 133 5 view .LVU42
 133:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 213              		.loc 1 133 8 is_stmt 0 view .LVU43
 214 0006 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 215 0008 0130     		adds	r0, r0, #1
 216              	.LVL18:
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 217              		.loc 1 134 5 is_stmt 1 view .LVU44
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 218              		.loc 1 134 8 is_stmt 0 view .LVU45
 219 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 220 000c 0131     		adds	r1, r1, #1
 221              	.LVL19:
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 222              		.loc 1 135 5 is_stmt 1 view .LVU46
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 223              		.loc 1 135 8 is_stmt 0 view .LVU47
 224 000e 9A42     		cmp	r2, r3
 225 0010 F8D0     		beq	.L13
 226              	.LBB2:
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 227              		.loc 1 136 7 is_stmt 1 view .LVU48
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 228              		.loc 1 136 12 is_stmt 0 view .LVU49
 229 0012 42F0200E 		orr	lr, r2, #32
 230              	.LVL20:
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 231              		.loc 1 137 7 is_stmt 1 view .LVU50
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 232              		.loc 1 137 27 is_stmt 0 view .LVU51
 233 0016 AEF1610C 		sub	ip, lr, #97
 234 001a 5FFA8CFC 		uxtb	ip, ip
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 235              		.loc 1 137 10 view .LVU52
 236 001e BCF1190F 		cmp	ip, #25
 237 0022 08D8     		bhi	.L16
 238              	.LBB3:
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 8


 239              		.loc 1 140 9 is_stmt 1 view .LVU53
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 240              		.loc 1 140 14 is_stmt 0 view .LVU54
 241 0024 43F02003 		orr	r3, r3, #32
 242              	.LVL21:
 141:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 243              		.loc 1 141 9 is_stmt 1 view .LVU55
 141:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 244              		.loc 1 141 12 is_stmt 0 view .LVU56
 245 0028 9E45     		cmp	lr, r3
 246 002a EBD0     		beq	.L13
 144:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 247              		.loc 1 144 18 view .LVU57
 248 002c 0120     		movs	r0, #1
 249              	.LVL22:
 144:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 250              		.loc 1 144 18 view .LVU58
 251 002e 00E0     		b	.L12
 252              	.LVL23:
 253              	.L19:
 144:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 254              		.loc 1 144 18 view .LVU59
 255              	.LBE3:
 256              	.LBE2:
 152:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 257              		.loc 1 152 10 view .LVU60
 258 0030 0020     		movs	r0, #0
 259              	.LVL24:
 260              	.L12:
 153:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 261              		.loc 1 153 1 view .LVU61
 262 0032 5DF804FB 		ldr	pc, [sp], #4
 263              	.LVL25:
 264              	.L16:
 265              	.LBB4:
 148:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 266              		.loc 1 148 16 view .LVU62
 267 0036 0120     		movs	r0, #1
 268              	.LVL26:
 148:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 269              		.loc 1 148 16 view .LVU63
 270 0038 FBE7     		b	.L12
 271              	.LBE4:
 272              		.cfi_endproc
 273              	.LFE158:
 275              		.section	.text.lwip_strnicmp,"ax",%progbits
 276              		.align	1
 277              		.global	lwip_strnicmp
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 281              		.fpu fpv4-sp-d16
 283              	lwip_strnicmp:
 284              	.LFB159:
 154:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 155:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
 156:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnicmp
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 9


 157:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 158:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 159:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnicmp() non-standard function.
 160:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnicmp() depending on your platform port.
 161:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** int
 163:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnicmp(const char *str1, const char *str2, size_t len)
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** {
 285              		.loc 1 164 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              	.LVL27:
 290              		.loc 1 164 1 is_stmt 0 view .LVU65
 291 0000 10B5     		push	{r4, lr}
 292              	.LCFI2:
 293              		.cfi_def_cfa_offset 8
 294              		.cfi_offset 4, -8
 295              		.cfi_offset 14, -4
 296 0002 02E0     		b	.L23
 297              	.LVL28:
 298              	.L21:
 165:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 166:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
 167:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 170:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 171:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 172:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 173:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 174:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 175:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 176:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 177:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 178:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 179:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 180:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 181:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
 182:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 183:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 184:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 185:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 186:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     len--;
 299              		.loc 1 186 5 is_stmt 1 view .LVU66
 187:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   } while ((len != 0) && (c1 != 0));
 300              		.loc 1 187 11 view .LVU67
 301              		.loc 1 187 3 is_stmt 0 view .LVU68
 302 0004 013A     		subs	r2, r2, #1
 303              	.LVL29:
 304              		.loc 1 187 3 view .LVU69
 305 0006 19D0     		beq	.L26
 306              		.loc 1 187 23 discriminator 1 view .LVU70
 307 0008 A4B1     		cbz	r4, .L28
 308              	.LVL30:
 309              	.L23:
 165:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 10


 310              		.loc 1 165 3 is_stmt 1 view .LVU71
 167:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 311              		.loc 1 167 3 view .LVU72
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 312              		.loc 1 168 5 view .LVU73
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 313              		.loc 1 168 8 is_stmt 0 view .LVU74
 314 000a 0478     		ldrb	r4, [r0]	@ zero_extendqisi2
 315 000c 0130     		adds	r0, r0, #1
 316              	.LVL31:
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 317              		.loc 1 169 5 is_stmt 1 view .LVU75
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 318              		.loc 1 169 8 is_stmt 0 view .LVU76
 319 000e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 320 0010 0131     		adds	r1, r1, #1
 321              	.LVL32:
 170:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 322              		.loc 1 170 5 is_stmt 1 view .LVU77
 170:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 323              		.loc 1 170 8 is_stmt 0 view .LVU78
 324 0012 9C42     		cmp	r4, r3
 325 0014 F6D0     		beq	.L21
 326              	.LBB5:
 171:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 327              		.loc 1 171 7 is_stmt 1 view .LVU79
 171:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 328              		.loc 1 171 12 is_stmt 0 view .LVU80
 329 0016 44F0200E 		orr	lr, r4, #32
 330              	.LVL33:
 172:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 331              		.loc 1 172 7 is_stmt 1 view .LVU81
 172:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 332              		.loc 1 172 27 is_stmt 0 view .LVU82
 333 001a AEF1610C 		sub	ip, lr, #97
 334 001e 5FFA8CFC 		uxtb	ip, ip
 172:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 335              		.loc 1 172 10 view .LVU83
 336 0022 BCF1190F 		cmp	ip, #25
 337 0026 07D8     		bhi	.L24
 338              	.LBB6:
 175:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 339              		.loc 1 175 9 is_stmt 1 view .LVU84
 175:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 340              		.loc 1 175 14 is_stmt 0 view .LVU85
 341 0028 43F02003 		orr	r3, r3, #32
 342              	.LVL34:
 176:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 343              		.loc 1 176 9 is_stmt 1 view .LVU86
 176:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 344              		.loc 1 176 12 is_stmt 0 view .LVU87
 345 002c 9E45     		cmp	lr, r3
 346 002e E9D0     		beq	.L21
 179:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 347              		.loc 1 179 18 view .LVU88
 348 0030 0120     		movs	r0, #1
 349              	.LVL35:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 11


 179:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 350              		.loc 1 179 18 view .LVU89
 351 0032 04E0     		b	.L20
 352              	.LVL36:
 353              	.L28:
 179:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 354              		.loc 1 179 18 view .LVU90
 355              	.LBE6:
 356              	.LBE5:
 188:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 357              		.loc 1 188 10 view .LVU91
 358 0034 0020     		movs	r0, #0
 359              	.LVL37:
 360              		.loc 1 188 10 view .LVU92
 361 0036 02E0     		b	.L20
 362              	.LVL38:
 363              	.L24:
 364              	.LBB7:
 183:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 365              		.loc 1 183 16 view .LVU93
 366 0038 0120     		movs	r0, #1
 367              	.LVL39:
 183:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 368              		.loc 1 183 16 view .LVU94
 369 003a 00E0     		b	.L20
 370              	.LVL40:
 371              	.L26:
 183:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 372              		.loc 1 183 16 view .LVU95
 373              	.LBE7:
 374              		.loc 1 188 10 view .LVU96
 375 003c 0020     		movs	r0, #0
 376              	.LVL41:
 377              	.L20:
 189:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 378              		.loc 1 189 1 view .LVU97
 379 003e 10BD     		pop	{r4, pc}
 380              		.loc 1 189 1 view .LVU98
 381              		.cfi_endproc
 382              	.LFE159:
 384              		.section	.text.lwip_itoa,"ax",%progbits
 385              		.align	1
 386              		.global	lwip_itoa
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 390              		.fpu fpv4-sp-d16
 392              	lwip_itoa:
 393              	.LVL42:
 394              	.LFB160:
 190:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 191:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
 192:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_itoa
 193:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 194:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 195:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for itoa() non-standard function.
 196:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to itoa() or snprintf(result, bufsize, "%d", number) depending on your pla
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 12


 197:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 198:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** void
 199:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_itoa(char *result, size_t bufsize, int number)
 200:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** {
 395              		.loc 1 200 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		.loc 1 200 1 is_stmt 0 view .LVU100
 400 0000 10B5     		push	{r4, lr}
 401              	.LCFI3:
 402              		.cfi_def_cfa_offset 8
 403              		.cfi_offset 4, -8
 404              		.cfi_offset 14, -4
 405 0002 8446     		mov	ip, r0
 406 0004 8E46     		mov	lr, r1
 201:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   char *res = result;
 407              		.loc 1 201 3 is_stmt 1 view .LVU101
 408              	.LVL43:
 202:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   char *tmp = result + bufsize - 1;
 409              		.loc 1 202 3 view .LVU102
 410              		.loc 1 202 32 is_stmt 0 view .LVU103
 411 0006 4B1E     		subs	r3, r1, #1
 412              		.loc 1 202 9 view .LVU104
 413 0008 C118     		adds	r1, r0, r3
 414              	.LVL44:
 203:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   int n = (number >= 0) ? number : -number;
 415              		.loc 1 203 3 is_stmt 1 view .LVU105
 416              		.loc 1 203 7 is_stmt 0 view .LVU106
 417 000a 82EAE274 		eor	r4, r2, r2, asr #31
 418 000e A4EBE274 		sub	r4, r4, r2, asr #31
 419              	.LVL45:
 204:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
 205:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   /* handle invalid bufsize */
 206:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   if (bufsize < 2) {
 420              		.loc 1 206 3 is_stmt 1 view .LVU107
 421              		.loc 1 206 6 is_stmt 0 view .LVU108
 422 0012 BEF1010F 		cmp	lr, #1
 423 0016 05D9     		bls	.L41
 207:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 208:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****       *result = 0;
 209:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 210:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 211:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 212:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** 
 213:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   /* First, add sign */
 214:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   if (number < 0) {
 424              		.loc 1 214 3 is_stmt 1 view .LVU109
 425              		.loc 1 214 6 is_stmt 0 view .LVU110
 426 0018 002A     		cmp	r2, #0
 427 001a 07DB     		blt	.L42
 428              	.LVL46:
 429              	.L33:
 215:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '-';
 216:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 217:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   /* Then create the string from the end and stop if buffer full,
 218:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****      and ensure output string is zero terminated */
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 13


 219:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   *tmp = 0;
 430              		.loc 1 219 3 is_stmt 1 view .LVU111
 431              		.loc 1 219 8 is_stmt 0 view .LVU112
 432 001c 0022     		movs	r2, #0
 433 001e 0CF80320 		strb	r2, [ip, r3]
 220:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   while ((n != 0) && (tmp > res)) {
 434              		.loc 1 220 3 is_stmt 1 view .LVU113
 435              		.loc 1 220 9 is_stmt 0 view .LVU114
 436 0022 17E0     		b	.L34
 437              	.LVL47:
 438              	.L41:
 207:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 439              		.loc 1 207 5 is_stmt 1 view .LVU115
 207:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 440              		.loc 1 207 8 is_stmt 0 view .LVU116
 441 0024 24D1     		bne	.L29
 208:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 442              		.loc 1 208 7 is_stmt 1 view .LVU117
 208:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 443              		.loc 1 208 15 is_stmt 0 view .LVU118
 444 0026 0023     		movs	r3, #0
 445 0028 0370     		strb	r3, [r0]
 210:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 446              		.loc 1 210 5 is_stmt 1 view .LVU119
 447 002a 21E0     		b	.L29
 448              	.L42:
 215:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 449              		.loc 1 215 5 view .LVU120
 450              	.LVL48:
 215:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 451              		.loc 1 215 12 is_stmt 0 view .LVU121
 452 002c 2D22     		movs	r2, #45
 453              	.LVL49:
 215:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 454              		.loc 1 215 12 view .LVU122
 455 002e 00F8012B 		strb	r2, [r0], #1
 456              	.LVL50:
 215:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 457              		.loc 1 215 12 view .LVU123
 458 0032 F3E7     		b	.L33
 459              	.L36:
 460              	.LBB8:
 221:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 461              		.loc 1 221 5 is_stmt 1 view .LVU124
 462              		.loc 1 221 32 is_stmt 0 view .LVU125
 463 0034 124A     		ldr	r2, .L44
 464 0036 82FB0432 		smull	r3, r2, r2, r4
 465 003a E317     		asrs	r3, r4, #31
 466 003c C3EBA203 		rsb	r3, r3, r2, asr #2
 467 0040 1A46     		mov	r2, r3
 468 0042 03EB8303 		add	r3, r3, r3, lsl #2
 469 0046 A4EB4303 		sub	r3, r4, r3, lsl #1
 470              		.loc 1 221 16 view .LVU126
 471 004a DBB2     		uxtb	r3, r3
 472              		.loc 1 221 10 view .LVU127
 473 004c 3033     		adds	r3, r3, #48
 474              	.LVL51:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 14


 222:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     tmp--;
 475              		.loc 1 222 5 is_stmt 1 view .LVU128
 223:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     *tmp = val;
 476              		.loc 1 223 5 view .LVU129
 477              		.loc 1 223 10 is_stmt 0 view .LVU130
 478 004e 01F8013D 		strb	r3, [r1, #-1]!
 479              	.LVL52:
 224:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     n = n / 10;
 480              		.loc 1 224 5 is_stmt 1 view .LVU131
 481              		.loc 1 224 7 is_stmt 0 view .LVU132
 482 0052 1446     		mov	r4, r2
 483              	.LVL53:
 484              	.L34:
 485              		.loc 1 224 7 view .LVU133
 486              	.LBE8:
 220:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 487              		.loc 1 220 9 is_stmt 1 view .LVU134
 488 0054 0CB1     		cbz	r4, .L35
 220:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 489              		.loc 1 220 19 is_stmt 0 discriminator 1 view .LVU135
 490 0056 8842     		cmp	r0, r1
 491 0058 ECD3     		bcc	.L36
 492              	.L35:
 225:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 226:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   if (n) {
 493              		.loc 1 226 3 is_stmt 1 view .LVU136
 494              		.loc 1 226 6 is_stmt 0 view .LVU137
 495 005a 34B9     		cbnz	r4, .L43
 227:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     /* buffer is too small */
 228:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     *result = 0;
 229:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 230:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 231:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   if (*tmp == 0) {
 496              		.loc 1 231 3 is_stmt 1 view .LVU138
 497              		.loc 1 231 7 is_stmt 0 view .LVU139
 498 005c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 499              		.loc 1 231 6 view .LVU140
 500 005e 43B9     		cbnz	r3, .L38
 232:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     /* Nothing added? */
 233:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '0';
 501              		.loc 1 233 5 is_stmt 1 view .LVU141
 502              	.LVL54:
 503              		.loc 1 233 12 is_stmt 0 view .LVU142
 504 0060 3023     		movs	r3, #48
 505 0062 0370     		strb	r3, [r0]
 234:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = 0;
 506              		.loc 1 234 5 is_stmt 1 view .LVU143
 507              	.LVL55:
 508              		.loc 1 234 12 is_stmt 0 view .LVU144
 509 0064 0023     		movs	r3, #0
 510 0066 4370     		strb	r3, [r0, #1]
 235:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 511              		.loc 1 235 5 is_stmt 1 view .LVU145
 512 0068 02E0     		b	.L29
 513              	.LVL56:
 514              	.L43:
 228:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 15


 515              		.loc 1 228 5 view .LVU146
 228:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 516              		.loc 1 228 13 is_stmt 0 view .LVU147
 517 006a 0023     		movs	r3, #0
 518 006c 8CF80030 		strb	r3, [ip]
 229:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 519              		.loc 1 229 5 is_stmt 1 view .LVU148
 520              	.LVL57:
 521              	.L29:
 236:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 237:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   /* move from temporary buffer to output buffer (sign is not moved) */
 238:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c ****   memmove(res, tmp, (size_t)((result + bufsize) - tmp));
 239:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 522              		.loc 1 239 1 is_stmt 0 view .LVU149
 523 0070 10BD     		pop	{r4, pc}
 524              	.LVL58:
 525              	.L38:
 238:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 526              		.loc 1 238 3 is_stmt 1 view .LVU150
 238:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 527              		.loc 1 238 38 is_stmt 0 view .LVU151
 528 0072 0CEB0E02 		add	r2, ip, lr
 238:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 529              		.loc 1 238 3 view .LVU152
 530 0076 521A     		subs	r2, r2, r1
 531 0078 FFF7FEFF 		bl	memmove
 532              	.LVL59:
 238:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/def.c **** }
 533              		.loc 1 238 3 view .LVU153
 534 007c F8E7     		b	.L29
 535              	.L45:
 536 007e 00BF     		.align	2
 537              	.L44:
 538 0080 67666666 		.word	1717986919
 539              		.cfi_endproc
 540              	.LFE160:
 542              		.text
 543              	.Letext0:
 544              		.file 2 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machin
 545              		.file 3 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_s
 546              		.file 4 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1
 547              		.file 5 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 548              		.file 6 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/string
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 def.c
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:18     .text.lwip_htons:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:26     .text.lwip_htons:0000000000000000 lwip_htons
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:47     .text.lwip_htonl:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:54     .text.lwip_htonl:0000000000000000 lwip_htonl
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:79     .text.lwip_strnstr:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:86     .text.lwip_strnstr:0000000000000000 lwip_strnstr
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:183    .text.lwip_stricmp:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:190    .text.lwip_stricmp:0000000000000000 lwip_stricmp
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:276    .text.lwip_strnicmp:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:283    .text.lwip_strnicmp:0000000000000000 lwip_strnicmp
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:385    .text.lwip_itoa:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:392    .text.lwip_itoa:0000000000000000 lwip_itoa
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccrYBlRu.s:538    .text.lwip_itoa:0000000000000080 $d

UNDEFINED SYMBOLS
strlen
strncmp
memmove
