# basic-ic-layouts
Showcase the layout that I did when I was in second year, using Cadence Virtuoso.
All the components have passed DRC and LVS
List of the compponents:

1. Inverter with 64 fingers, which can be used as buffer and driver for larger loads.
   Specs:
     total pmos W: 64u
     total nmos W: 32u
     transistor I: 280n
     Vdd: 2.5V
Symbol:
<img width="900" height="725" alt="image" src="https://github.com/user-attachments/assets/1c2e067c-022c-4b49-9f6b-916ad9d632a5" />
Schematic:
<img width="706" height="540" alt="image" src="https://github.com/user-attachments/assets/ad2b6d95-0935-4438-ad3d-a98c787910d6" />
Layout:
<img width="898" height="728" alt="image" src="https://github.com/user-attachments/assets/28792cbc-7b90-4878-befd-6f429beb9082" />
Testbench:
<img width="1916" height="978" alt="image" src="https://github.com/user-attachments/assets/fbb5fc9f-679f-4cd0-98af-49dd01d5e82d" />



2. NAND
Symbol:
<img width="1223" height="869" alt="image" src="https://github.com/user-attachments/assets/cb1dc5ef-db08-40c9-9671-6078a5b63222" />

Schematic:
<img width="1355" height="928" alt="image" src="https://github.com/user-attachments/assets/d67b3cf2-0621-4cfd-a3c1-af62ccfb7595" />

Layout:
<img width="902" height="722" alt="image" src="https://github.com/user-attachments/assets/ed441d12-2f45-456a-85dc-dce5825d1e99" />

Testbench:
<img width="1910" height="973" alt="image" src="https://github.com/user-attachments/assets/470ee752-d7f1-4127-b695-a697bc3e81d6" />


3. SR Latch (NAND)
Symbol:
<img width="898" height="725" alt="image" src="https://github.com/user-attachments/assets/624bc21d-b352-4a82-8291-a088a996bf3d" />

Schematic:
<img width="897" height="727" alt="image" src="https://github.com/user-attachments/assets/d8e5ae05-4e21-4173-b2c7-0b6db3f12afb" />

Layout:
<img width="1913" height="980" alt="image" src="https://github.com/user-attachments/assets/96d2df84-9014-4d7e-b697-5cd0ad298b4e" />

Testbench:
<img width="1910" height="1001" alt="image" src="https://github.com/user-attachments/assets/ddd0217a-d5ff-482e-b0db-0c25da1e4a2b" />




4. NOR Gate:
     total pmos W: 1u
     total nmos W: 500n
     transistor I: 500n
     Vdd: 2.5V

Symbol:
<img width="899" height="727" alt="image" src="https://github.com/user-attachments/assets/413c9fc3-3a22-4de5-bda0-53197f9afc96" />

Schematic:
<img width="903" height="721" alt="image" src="https://github.com/user-attachments/assets/499b1734-e6ad-46d1-9312-724fd0235243" />

Layout:
<img width="899" height="728" alt="image" src="https://github.com/user-attachments/assets/0ffe341a-4925-4ff7-9a4b-7b7e09ff449b" />

Testbench:
<img width="1910" height="977" alt="image" src="https://github.com/user-attachments/assets/d74ba657-09be-432e-bbb8-14d4c03864f9" />




5. OR Gate: (NOR + INV)
Symbol:
<img width="902" height="725" alt="image" src="https://github.com/user-attachments/assets/730ac75a-a91d-4980-bcc4-22398d28406b" />

Schematic:
<img width="898" height="724" alt="image" src="https://github.com/user-attachments/assets/922508ef-f186-4e02-8e79-39c7ea1e4b8c" />

Layout:
<img width="1910" height="977" alt="image" src="https://github.com/user-attachments/assets/f55dec16-25bf-4077-99e1-ce1027d11386" />

Testbench:
<img width="1914" height="976" alt="image" src="https://github.com/user-attachments/assets/9e13c521-f3b7-42d2-9807-b3f35e67b914" />


6. SR Latch(NOR)
Symbol:
<img width="899" height="724" alt="image" src="https://github.com/user-attachments/assets/67f369f2-c48f-46e2-b423-b80e80a46360" />

Schematic:
<img width="901" height="722" alt="image" src="https://github.com/user-attachments/assets/f1c48d35-1b56-4d28-adf2-2252d061c53f" />

Layout:
<img width="1910" height="999" alt="image" src="https://github.com/user-attachments/assets/2f714b36-1671-4423-bbb2-9245b66ec25d" />

Testbench:
<img width="1914" height="946" alt="image" src="https://github.com/user-attachments/assets/e4838237-9379-4211-baf6-934a83db3497" />







