###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 17:18:25 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   gout              (v) checked with  leading edge of 'ideal_clock'
Beginpoint: gout_sel_reg_0_/Q (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.140
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                     |             |                  |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------------+-------+-------+---------+----------| 
     |                     | clk_in ^    |                  | 0.040 |       |  -0.137 |   -0.287 | 
     | CTS_ccl_a_buf_00011 |             | CKBD20BWP40      | 0.040 | 0.001 |  -0.136 |   -0.286 | 
     | CTS_ccl_a_buf_00011 | I ^ -> Z ^  | CKBD20BWP40      | 0.033 | 0.037 |  -0.099 |   -0.249 | 
     | CTS_ccl_a_buf_00006 |             | CKBD5BWP40       | 0.035 | 0.005 |  -0.094 |   -0.244 | 
     | CTS_ccl_a_buf_00006 | I ^ -> Z ^  | CKBD5BWP40       | 0.058 | 0.048 |  -0.046 |   -0.196 | 
     | gout_sel_reg_0_     |             | EDFCNQD0BWP40    | 0.058 | 0.000 |  -0.045 |   -0.195 | 
     | gout_sel_reg_0_     | CP ^ -> Q v | EDFCNQD0BWP40    | 0.040 | 0.122 |   0.077 |   -0.073 | 
     | U292                |             | CKAN2D2BWP40     | 0.040 | 0.000 |   0.077 |   -0.073 | 
     | U292                | A1 v -> Z v | CKAN2D2BWP40     | 0.053 | 0.060 |   0.137 |   -0.013 | 
     |                     |             | pe_tile_new_unq1 | 0.053 | 0.003 |   0.140 |   -0.010 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.301 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.300 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.263 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.258 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.209 | 
     | sb_1b/out_0_1_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.003 |  -0.043 |   -0.206 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.028 | 0.117 |   0.074 |   -0.089 | 
     | sb_1b/U90                |              | CKMUX2D1BWP40              | 0.028 | 0.000 |   0.074 |   -0.089 | 
     | sb_1b/U90                | I1 v -> Z v  | CKMUX2D1BWP40              | 0.072 | 0.079 |   0.153 |   -0.010 | 
     | sb_1b                    | out_0_1[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.154 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.072 | 0.000 |   0.154 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.302 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.300 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.264 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.258 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.210 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.003 |  -0.042 |   -0.207 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.023 | 0.116 |   0.073 |   -0.091 | 
     | sb_1b/U84                |              | CKMUX2D1BWP40              | 0.023 | 0.000 |   0.073 |   -0.091 | 
     | sb_1b/U84                | I1 v -> Z v  | CKMUX2D1BWP40              | 0.076 | 0.080 |   0.154 |   -0.011 | 
     | sb_1b                    | out_0_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.154 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.076 | 0.001 |   0.154 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.302 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.300 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.264 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.259 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.210 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.003 |  -0.043 |   -0.207 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.030 | 0.117 |   0.075 |   -0.090 | 
     | sb_1b/U20                |              | CKMUX2D1BWP40              | 0.030 | 0.000 |   0.075 |   -0.090 | 
     | sb_1b/U20                | I1 v -> Z v  | CKMUX2D1BWP40              | 0.071 | 0.079 |   0.154 |   -0.010 | 
     | sb_1b                    | out_0_0[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.154 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.071 | 0.000 |   0.154 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.303 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.302 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.265 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.260 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.212 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.003 |  -0.042 |   -0.208 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.027 | 0.119 |   0.076 |   -0.090 | 
     | sb_1b/U78                |              | CKMUX2D1BWP40              | 0.027 | 0.000 |   0.076 |   -0.090 | 
     | sb_1b/U78                | I1 v -> Z v  | CKMUX2D1BWP40              | 0.073 | 0.079 |   0.156 |   -0.010 | 
     | sb_1b                    | out_0_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.156 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.073 | 0.000 |   0.156 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.306 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.305 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.268 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.007 |  -0.093 |   -0.261 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.048 | 0.050 |  -0.042 |   -0.211 | 
     | sb_wide/out_0_3_id1_reg_4_             |              | DFQD0BWP40                 | 0.048 | 0.001 |  -0.042 |   -0.211 | 
     | sb_wide/out_0_3_id1_reg_4_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.026 | 0.105 |   0.063 |   -0.106 | 
     | sb_wide/U489                           |              | AO22D2BWP40                | 0.026 | 0.000 |   0.063 |   -0.106 | 
     | sb_wide/U489                           | A2 v -> Z v  | AO22D2BWP40                | 0.110 | 0.089 |   0.152 |   -0.016 | 
     | sb_wide                                | out_0_3[4] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.111 | 0.006 |   0.159 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.307 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.306 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.269 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.007 |  -0.093 |   -0.262 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.048 | 0.050 |  -0.042 |   -0.212 | 
     | sb_wide/out_0_3_id1_reg_13_            |               | DFQD0BWP40                 | 0.048 | 0.001 |  -0.042 |   -0.212 | 
     | sb_wide/out_0_3_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.028 | 0.106 |   0.064 |   -0.105 | 
     | sb_wide/U450                           |               | AO22D2BWP40                | 0.028 | 0.000 |   0.064 |   -0.105 | 
     | sb_wide/U450                           | A2 v -> Z v   | AO22D2BWP40                | 0.110 | 0.089 |   0.154 |   -0.016 | 
     | sb_wide                                | out_0_3[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.160 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.110 | 0.006 |   0.160 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.307 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.306 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.269 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.264 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.216 | 
     | sb_1b/out_1_0_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.004 |  -0.042 |   -0.212 | 
     | sb_1b/out_1_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.028 | 0.117 |   0.076 |   -0.094 | 
     | sb_1b/U247               |              | CKMUX2D2BWP40              | 0.028 | 0.000 |   0.076 |   -0.094 | 
     | sb_1b/U247               | I1 v -> Z v  | CKMUX2D2BWP40              | 0.069 | 0.079 |   0.155 |   -0.015 | 
     | sb_1b                    | out_1_0[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.160 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.070 | 0.005 |   0.160 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.309 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.308 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.271 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.266 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.218 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.003 |  -0.042 |   -0.214 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.034 | 0.122 |   0.080 |   -0.092 | 
     | sb_1b/U14                |              | CKMUX2D1BWP40              | 0.034 | 0.000 |   0.080 |   -0.092 | 
     | sb_1b/U14                | I1 v -> Z v  | CKMUX2D1BWP40              | 0.073 | 0.081 |   0.161 |   -0.010 | 
     | sb_1b                    | out_0_4[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.162 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.073 | 0.000 |   0.162 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.268 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.259 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.032 |   -0.205 | 
     | sb_wide/out_1_4_id1_reg_6_             |              | DFQD0BWP40                 | 0.050 | 0.001 |  -0.031 |   -0.204 | 
     | sb_wide/out_1_4_id1_reg_6_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.031 | 0.108 |   0.076 |   -0.097 | 
     | sb_wide/U1717                          |              | AO22D4BWP40                | 0.031 | 0.000 |   0.076 |   -0.097 | 
     | sb_wide/U1717                          | A2 v -> Z v  | AO22D4BWP40                | 0.085 | 0.065 |   0.142 |   -0.031 | 
     | sb_wide                                | out_1_4[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.163 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.096 | 0.021 |   0.163 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.084 |   -0.257 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.045 | 0.052 |  -0.033 |   -0.206 | 
     | sb_wide/out_3_3_id1_reg_14_            |               | DFQD2BWP40                 | 0.045 | 0.000 |  -0.032 |   -0.206 | 
     | sb_wide/out_3_3_id1_reg_14_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.023 | 0.102 |   0.070 |   -0.104 | 
     | sb_wide/U138                           |               | AO22D2BWP40                | 0.023 | 0.000 |   0.070 |   -0.103 | 
     | sb_wide/U138                           | A2 v -> Z v   | AO22D2BWP40                | 0.096 | 0.091 |   0.161 |   -0.013 | 
     | sb_wide                                | out_3_3[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.163 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.096 | 0.002 |   0.163 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.261 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.207 | 
     | sb_wide/out_0_1_id1_reg_10_            |               | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.207 | 
     | sb_wide/out_0_1_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.021 | 0.102 |   0.068 |   -0.105 | 
     | sb_wide/U530                           |               | AO22D2BWP40                | 0.021 | 0.000 |   0.068 |   -0.105 | 
     | sb_wide/U530                           | A2 v -> Z v   | AO22D2BWP40                | 0.116 | 0.087 |   0.155 |   -0.018 | 
     | sb_wide                                | out_0_1[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.163 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.117 | 0.008 |   0.163 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.259 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.032 |   -0.205 | 
     | sb_wide/out_1_4_id1_reg_13_            |               | DFQD0BWP40                 | 0.050 | 0.000 |  -0.032 |   -0.205 | 
     | sb_wide/out_1_4_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.034 | 0.108 |   0.077 |   -0.097 | 
     | sb_wide/U1724                          |               | AO22D4BWP40                | 0.034 | 0.000 |   0.077 |   -0.097 | 
     | sb_wide/U1724                          | A2 v -> Z v   | AO22D4BWP40                | 0.078 | 0.069 |   0.146 |   -0.028 | 
     | sb_wide                                | out_1_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.163 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.086 | 0.017 |   0.163 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.262 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.208 | 
     | sb_wide/out_0_1_id1_reg_9_             |              | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.208 | 
     | sb_wide/out_0_1_id1_reg_9_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.102 |   0.068 |   -0.106 | 
     | sb_wide/U526                           |              | AO22D2BWP40                | 0.021 | 0.000 |   0.068 |   -0.106 | 
     | sb_wide/U526                           | A2 v -> Z v  | AO22D2BWP40                | 0.115 | 0.088 |   0.156 |   -0.018 | 
     | sb_wide                                | out_0_1[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.116 | 0.008 |   0.164 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.260 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.032 |   -0.206 | 
     | sb_wide/out_1_4_id1_reg_9_             |              | DFQD0BWP40                 | 0.050 | 0.000 |  -0.031 |   -0.206 | 
     | sb_wide/out_1_4_id1_reg_9_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.034 | 0.110 |   0.079 |   -0.096 | 
     | sb_wide/U1720                          |              | AO22D4BWP40                | 0.034 | 0.000 |   0.079 |   -0.096 | 
     | sb_wide/U1720                          | A2 v -> Z v  | AO22D4BWP40                | 0.083 | 0.066 |   0.145 |   -0.030 | 
     | sb_wide                                | out_1_4[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.093 | 0.020 |   0.164 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_3_             |              | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.204 | 
     | sb_wide/out_3_2_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.102 |   0.073 |   -0.102 | 
     | sb_wide/U744                           |              | AO22D2BWP40                | 0.021 | 0.000 |   0.073 |   -0.102 | 
     | sb_wide/U744                           | A2 v -> Z v  | AO22D2BWP40                | 0.095 | 0.090 |   0.162 |   -0.012 | 
     | sb_wide                                | out_3_2[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.095 | 0.002 |   0.164 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.260 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.032 |   -0.207 | 
     | sb_wide/out_1_4_id1_reg_15_            |               | DFQD0BWP40                 | 0.050 | 0.001 |  -0.031 |   -0.206 | 
     | sb_wide/out_1_4_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.036 | 0.111 |   0.080 |   -0.095 | 
     | sb_wide/U1726                          |               | AO22D4BWP40                | 0.036 | 0.000 |   0.080 |   -0.095 | 
     | sb_wide/U1726                          | A2 v -> Z v   | AO22D4BWP40                | 0.082 | 0.069 |   0.149 |   -0.026 | 
     | sb_wide                                | out_1_4[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.165 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.088 | 0.016 |   0.165 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.263 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.209 | 
     | sb_wide/out_0_1_id1_reg_13_            |               | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.208 | 
     | sb_wide/out_0_1_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.021 | 0.102 |   0.068 |   -0.106 | 
     | sb_wide/U543                           |               | AO22D2BWP40                | 0.021 | 0.000 |   0.068 |   -0.106 | 
     | sb_wide/U543                           | A2 v -> Z v   | AO22D2BWP40                | 0.118 | 0.087 |   0.155 |   -0.019 | 
     | sb_wide                                | out_0_1[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.165 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.120 | 0.009 |   0.165 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_6_             |              | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_6_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.102 |   0.073 |   -0.102 | 
     | sb_wide/U776                           |              | AO22D2BWP40                | 0.021 | 0.000 |   0.073 |   -0.102 | 
     | sb_wide/U776                           | A2 v -> Z v  | AO22D2BWP40                | 0.098 | 0.089 |   0.162 |   -0.013 | 
     | sb_wide                                | out_3_2[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.165 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.098 | 0.003 |   0.165 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.263 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.209 | 
     | sb_wide/out_0_1_id1_reg_5_             |              | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.209 | 
     | sb_wide/out_0_1_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.020 | 0.101 |   0.068 |   -0.107 | 
     | sb_wide/U509                           |              | AO22D2BWP40                | 0.020 | 0.000 |   0.068 |   -0.107 | 
     | sb_wide/U509                           | A2 v -> Z v  | AO22D2BWP40                | 0.114 | 0.089 |   0.157 |   -0.018 | 
     | sb_wide                                | out_0_1[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.165 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.116 | 0.008 |   0.165 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.260 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_2_             |              | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.102 |   0.072 |   -0.103 | 
     | sb_wide/U814                           |              | AO22D2BWP40                | 0.021 | 0.000 |   0.072 |   -0.103 | 
     | sb_wide/U814                           | A2 v -> Z v  | AO22D2BWP40                | 0.096 | 0.090 |   0.163 |   -0.012 | 
     | sb_wide                                | out_3_2[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.165 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.096 | 0.002 |   0.165 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.313 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.312 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.275 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.051 | 0.052 |  -0.043 |   -0.219 | 
     | sb_wide/out_2_2_id1_reg_12_            |               | DFQD0BWP40                 | 0.051 | 0.000 |  -0.043 |   -0.218 | 
     | sb_wide/out_2_2_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.023 | 0.104 |   0.061 |   -0.114 | 
     | sb_wide/U1675                          |               | AO22D2BWP40                | 0.023 | 0.000 |   0.061 |   -0.114 | 
     | sb_wide/U1675                          | A2 v -> Z v   | AO22D2BWP40                | 0.133 | 0.089 |   0.151 |   -0.025 | 
     | sb_wide                                | out_2_2[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.166 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.136 | 0.015 |   0.166 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD2BWP40               | 0.046 | 0.002 |  -0.093 |   -0.268 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.070 | 0.060 |  -0.033 |   -0.208 | 
     | sb_wide/out_2_1_id1_reg_7_             |              | DFQD0BWP40                 | 0.070 | 0.001 |  -0.032 |   -0.208 | 
     | sb_wide/out_2_1_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.106 |   0.074 |   -0.102 | 
     | sb_wide/U1686                          |              | AO22D2BWP40                | 0.021 | 0.000 |   0.074 |   -0.102 | 
     | sb_wide/U1686                          | A2 v -> Z v  | AO22D2BWP40                | 0.096 | 0.090 |   0.164 |   -0.012 | 
     | sb_wide                                | out_2_1[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.166 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.096 | 0.002 |   0.166 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.313 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.312 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.275 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.270 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.222 | 
     | sb_1b/out_3_1_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.004 |  -0.042 |   -0.218 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.028 | 0.119 |   0.077 |   -0.099 | 
     | sb_1b/FE_RC_37_0         |              | AO22D2BWP40                | 0.028 | 0.000 |   0.077 |   -0.099 | 
     | sb_1b/FE_RC_37_0         | B2 v -> Z v  | AO22D2BWP40                | 0.076 | 0.082 |   0.159 |   -0.017 | 
     | sb_1b                    | out_3_1[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.166 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.076 | 0.007 |   0.166 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.264 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_6_             |              | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_6_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.022 | 0.102 |   0.069 |   -0.107 | 
     | sb_wide/U513                           |              | AO22D2BWP40                | 0.022 | 0.000 |   0.069 |   -0.107 | 
     | sb_wide/U513                           | A2 v -> Z v  | AO22D2BWP40                | 0.114 | 0.089 |   0.157 |   -0.019 | 
     | sb_wide                                | out_0_1[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.166 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.115 | 0.008 |   0.166 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.261 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.206 | 
     | sb_wide/out_3_2_id1_reg_0_             |              | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.206 | 
     | sb_wide/out_3_2_id1_reg_0_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.023 | 0.104 |   0.074 |   -0.102 | 
     | sb_wide/U846                           |              | AO22D2BWP40                | 0.023 | 0.000 |   0.074 |   -0.102 | 
     | sb_wide/U846                           | A2 v -> Z v  | AO22D2BWP40                | 0.095 | 0.090 |   0.164 |   -0.012 | 
     | sb_wide                                | out_3_2[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.166 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.095 | 0.002 |   0.166 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.262 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.032 |   -0.208 | 
     | sb_wide/out_1_4_id1_reg_11_            |               | DFQD0BWP40                 | 0.050 | 0.000 |  -0.032 |   -0.208 | 
     | sb_wide/out_1_4_id1_reg_11_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.033 | 0.109 |   0.078 |   -0.099 | 
     | sb_wide/U1722                          |               | AO22D4BWP40                | 0.033 | 0.000 |   0.078 |   -0.099 | 
     | sb_wide/U1722                          | A2 v -> Z v   | AO22D4BWP40                | 0.086 | 0.067 |   0.145 |   -0.031 | 
     | sb_wide                                | out_1_4[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.166 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.097 | 0.021 |   0.166 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.314 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.312 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.276 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.271 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.222 | 
     | sb_1b/out_3_3_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.004 |  -0.042 |   -0.219 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.029 | 0.119 |   0.077 |   -0.099 | 
     | sb_1b/FE_RC_39_0         |              | AO22D2BWP40                | 0.029 | 0.000 |   0.077 |   -0.099 | 
     | sb_1b/FE_RC_39_0         | B2 v -> Z v  | AO22D2BWP40                | 0.079 | 0.080 |   0.157 |   -0.019 | 
     | sb_1b                    | out_3_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.166 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.080 | 0.009 |   0.166 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.264 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.211 | 
     | sb_wide/out_0_1_id1_reg_4_             |              | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_4_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.102 |   0.068 |   -0.108 | 
     | sb_wide/U419                           |              | AO22D2BWP40                | 0.021 | 0.000 |   0.068 |   -0.108 | 
     | sb_wide/U419                           | A2 v -> Z v  | AO22D2BWP40                | 0.113 | 0.091 |   0.159 |   -0.018 | 
     | sb_wide                                | out_0_1[4] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.166 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.114 | 0.008 |   0.166 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.264 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.211 | 
     | sb_wide/out_0_1_id1_reg_14_            |               | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_14_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.022 | 0.103 |   0.069 |   -0.107 | 
     | sb_wide/U547                           |               | AO22D2BWP40                | 0.022 | 0.000 |   0.069 |   -0.107 | 
     | sb_wide/U547                           | A2 v -> Z v   | AO22D2BWP40                | 0.115 | 0.089 |   0.158 |   -0.018 | 
     | sb_wide                                | out_0_1[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.167 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.117 | 0.008 |   0.167 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.265 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.211 | 
     | sb_wide/out_0_1_id1_reg_2_             |              | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.211 | 
     | sb_wide/out_0_1_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.022 | 0.103 |   0.069 |   -0.108 | 
     | sb_wide/U411                           |              | AO22D2BWP40                | 0.022 | 0.000 |   0.069 |   -0.108 | 
     | sb_wide/U411                           | A2 v -> Z v  | AO22D2BWP40                | 0.117 | 0.088 |   0.157 |   -0.020 | 
     | sb_wide                                | out_0_1[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.167 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.119 | 0.010 |   0.167 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.265 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.211 | 
     | sb_wide/out_0_1_id1_reg_15_            |               | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.021 | 0.102 |   0.069 |   -0.108 | 
     | sb_wide/U551                           |               | AO22D2BWP40                | 0.021 | 0.000 |   0.069 |   -0.108 | 
     | sb_wide/U551                           | A2 v -> Z v   | AO22D2BWP40                | 0.119 | 0.087 |   0.156 |   -0.021 | 
     | sb_wide                                | out_0_1[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.167 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.121 | 0.011 |   0.167 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.315 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.277 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.052 |  -0.043 |   -0.221 | 
     | sb_wide/out_2_2_id1_reg_3_             |              | DFQD0BWP40                 | 0.051 | 0.000 |  -0.043 |   -0.220 | 
     | sb_wide/out_2_2_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.025 | 0.105 |   0.062 |   -0.115 | 
     | sb_wide/U1666                          |              | AO22D2BWP40                | 0.025 | 0.000 |   0.062 |   -0.115 | 
     | sb_wide/U1666                          | A2 v -> Z v  | AO22D2BWP40                | 0.131 | 0.093 |   0.155 |   -0.022 | 
     | sb_wide                                | out_2_2[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.133 | 0.012 |   0.168 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.265 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.055 |  -0.033 |   -0.211 | 
     | sb_wide/out_3_1_id1_reg_0_             |              | DFQD0BWP40                 | 0.052 | 0.001 |  -0.033 |   -0.210 | 
     | sb_wide/out_3_1_id1_reg_0_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.026 | 0.105 |   0.073 |   -0.105 | 
     | sb_wide/U842                           |              | AO22D2BWP40                | 0.026 | 0.000 |   0.073 |   -0.105 | 
     | sb_wide/U842                           | A2 v -> Z v  | AO22D2BWP40                | 0.100 | 0.091 |   0.164 |   -0.013 | 
     | sb_wide                                | out_3_1[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.100 | 0.003 |   0.168 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.315 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.277 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.272 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.224 | 
     | sb_1b/out_1_1_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.004 |  -0.042 |   -0.219 | 
     | sb_1b/out_1_1_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.038 | 0.125 |   0.084 |   -0.094 | 
     | sb_1b/U246               |              | CKMUX2D2BWP40              | 0.038 | 0.000 |   0.084 |   -0.094 | 
     | sb_1b/U246               | I1 v -> Z v  | CKMUX2D2BWP40              | 0.067 | 0.079 |   0.163 |   -0.015 | 
     | sb_1b                    | out_1_1[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.168 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.068 | 0.005 |   0.168 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.315 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.277 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.007 |  -0.093 |   -0.271 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.048 | 0.050 |  -0.042 |   -0.220 | 
     | sb_wide/out_0_3_id1_reg_14_            |               | DFQD0BWP40                 | 0.048 | 0.000 |  -0.042 |   -0.220 | 
     | sb_wide/out_0_3_id1_reg_14_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.036 | 0.111 |   0.069 |   -0.109 | 
     | sb_wide/U444                           |               | AO22D2BWP40                | 0.036 | 0.000 |   0.069 |   -0.109 | 
     | sb_wide/U444                           | A2 v -> Z v   | AO22D2BWP40                | 0.110 | 0.092 |   0.161 |   -0.016 | 
     | sb_wide                                | out_0_3[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.110 | 0.006 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.264 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.048 | 0.053 |  -0.033 |   -0.211 | 
     | sb_wide/out_0_4_id1_reg_13_            |               | DFQD0BWP40                 | 0.048 | 0.001 |  -0.032 |   -0.210 | 
     | sb_wide/out_0_4_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.024 | 0.103 |   0.071 |   -0.107 | 
     | sb_wide/U111                           |               | AO22D2BWP40                | 0.024 | 0.000 |   0.071 |   -0.107 | 
     | sb_wide/U111                           | A2 v -> Z v   | AO22D2BWP40                | 0.118 | 0.088 |   0.159 |   -0.019 | 
     | sb_wide                                | out_0_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.120 | 0.009 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |               | CKLNQD2BWP40               | 0.046 | 0.002 |  -0.093 |   -0.271 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.070 | 0.060 |  -0.033 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_10_            |               | DFQD0BWP40                 | 0.070 | 0.000 |  -0.033 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.023 | 0.108 |   0.075 |   -0.103 | 
     | sb_wide/U1689                          |               | AO22D2BWP40                | 0.023 | 0.000 |   0.075 |   -0.103 | 
     | sb_wide/U1689                          | A2 v -> Z v   | AO22D2BWP40                | 0.095 | 0.091 |   0.166 |   -0.012 | 
     | sb_wide                                | out_2_1[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.095 | 0.002 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD2BWP40               | 0.046 | 0.002 |  -0.093 |   -0.271 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.070 | 0.060 |  -0.033 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_8_             |              | DFQD0BWP40                 | 0.070 | 0.001 |  -0.032 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_8_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.106 |   0.074 |   -0.104 | 
     | sb_wide/U1687                          |              | AO22D2BWP40                | 0.021 | 0.000 |   0.074 |   -0.104 | 
     | sb_wide/U1687                          | A2 v -> Z v  | AO22D2BWP40                | 0.101 | 0.091 |   0.165 |   -0.013 | 
     | sb_wide                                | out_2_1[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.102 | 0.003 |   0.168 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.264 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.032 |   -0.210 | 
     | sb_wide/out_1_4_id1_reg_14_            |               | DFQD0BWP40                 | 0.050 | 0.001 |  -0.031 |   -0.210 | 
     | sb_wide/out_1_4_id1_reg_14_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.041 | 0.115 |   0.083 |   -0.095 | 
     | sb_wide/U1725                          |               | AO22D4BWP40                | 0.041 | 0.000 |   0.083 |   -0.095 | 
     | sb_wide/U1725                          | A2 v -> Z v   | AO22D4BWP40                | 0.081 | 0.068 |   0.151 |   -0.027 | 
     | sb_wide                                | out_1_4[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.089 | 0.017 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.264 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.048 | 0.053 |  -0.033 |   -0.211 | 
     | sb_wide/out_0_4_id1_reg_2_             |              | DFQD0BWP40                 | 0.048 | 0.000 |  -0.032 |   -0.211 | 
     | sb_wide/out_0_4_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.024 | 0.104 |   0.071 |   -0.107 | 
     | sb_wide/U71                            |              | AO22D2BWP40                | 0.024 | 0.000 |   0.071 |   -0.107 | 
     | sb_wide/U71                            | A2 v -> Z v  | AO22D2BWP40                | 0.116 | 0.087 |   0.159 |   -0.019 | 
     | sb_wide                                | out_0_4[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.118 | 0.009 |   0.168 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.263 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.208 | 
     | sb_wide/out_3_2_id1_reg_12_            |               | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.208 | 
     | sb_wide/out_3_2_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.026 | 0.105 |   0.076 |   -0.103 | 
     | sb_wide/U786                           |               | AO22D2BWP40                | 0.026 | 0.000 |   0.076 |   -0.103 | 
     | sb_wide/U786                           | A2 v -> Z v   | AO22D2BWP40                | 0.094 | 0.091 |   0.166 |   -0.012 | 
     | sb_wide                                | out_3_2[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.168 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.094 | 0.002 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.314 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.278 | 
     | CTS_ccl_a_buf_00006      |              | CKBD5BWP40                 | 0.035 | 0.005 |  -0.094 |   -0.273 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD5BWP40                 | 0.058 | 0.048 |  -0.046 |   -0.224 | 
     | sb_1b/out_1_2_id1_reg_0_ |              | EDFQD0BWP40                | 0.058 | 0.004 |  -0.042 |   -0.220 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.039 | 0.122 |   0.080 |   -0.098 | 
     | sb_1b/U245               |              | CKMUX2D2BWP40              | 0.039 | 0.000 |   0.080 |   -0.098 | 
     | sb_1b/U245               | I1 v -> Z v  | CKMUX2D2BWP40              | 0.070 | 0.081 |   0.162 |   -0.017 | 
     | sb_1b                    | out_1_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.168 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.072 | 0.007 |   0.168 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.033 | 0.037 |  -0.099 |   -0.278 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.007 |  -0.093 |   -0.271 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.048 | 0.050 |  -0.042 |   -0.221 | 
     | sb_wide/out_0_3_id1_reg_3_             |              | DFQD0BWP40                 | 0.048 | 0.000 |  -0.042 |   -0.221 | 
     | sb_wide/out_0_3_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.034 | 0.108 |   0.066 |   -0.113 | 
     | sb_wide/U493                           |              | AO22D2BWP40                | 0.034 | 0.000 |   0.066 |   -0.113 | 
     | sb_wide/U493                           | A2 v -> Z v  | AO22D2BWP40                | 0.108 | 0.096 |   0.162 |   -0.017 | 
     | sb_wide                                | out_0_3[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.169 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.109 | 0.007 |   0.169 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.263 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.209 | 
     | sb_wide/out_3_2_id1_reg_15_            |               | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.208 | 
     | sb_wide/out_3_2_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.026 | 0.105 |   0.076 |   -0.103 | 
     | sb_wide/U772                           |               | AO22D2BWP40                | 0.026 | 0.000 |   0.076 |   -0.103 | 
     | sb_wide/U772                           | A2 v -> Z v   | AO22D2BWP40                | 0.094 | 0.091 |   0.167 |   -0.012 | 
     | sb_wide                                | out_3_2[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.169 |   -0.010 | 
     |                                        |               | pe_tile_new_unq1           | 0.094 | 0.002 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.010 |  -0.086 |   -0.264 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.032 |   -0.211 | 
     | sb_wide/out_1_4_id1_reg_0_             |              | DFQD0BWP40                 | 0.050 | 0.001 |  -0.031 |   -0.210 | 
     | sb_wide/out_1_4_id1_reg_0_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.035 | 0.110 |   0.079 |   -0.100 | 
     | sb_wide/U1711                          |              | AO22D4BWP40                | 0.035 | 0.000 |   0.079 |   -0.100 | 
     | sb_wide/U1711                          | A2 v -> Z v  | AO22D4BWP40                | 0.086 | 0.070 |   0.149 |   -0.030 | 
     | sb_wide                                | out_1_4[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.169 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.095 | 0.020 |   0.169 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.264 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.209 | 
     | sb_wide/out_3_2_id1_reg_5_             |              | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.209 | 
     | sb_wide/out_3_2_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.025 | 0.105 |   0.075 |   -0.104 | 
     | sb_wide/U798                           |              | AO22D2BWP40                | 0.025 | 0.000 |   0.075 |   -0.104 | 
     | sb_wide/U798                           | A2 v -> Z v  | AO22D2BWP40                | 0.096 | 0.091 |   0.166 |   -0.013 | 
     | sb_wide                                | out_3_2[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.169 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.096 | 0.002 |   0.169 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD2BWP40               | 0.046 | 0.002 |  -0.093 |   -0.272 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.070 | 0.060 |  -0.033 |   -0.212 | 
     | sb_wide/out_2_1_id1_reg_0_             |              | DFQD0BWP40                 | 0.070 | 0.001 |  -0.032 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_0_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.021 | 0.106 |   0.074 |   -0.105 | 
     | sb_wide/U1679                          |              | AO22D2BWP40                | 0.021 | 0.000 |   0.074 |   -0.105 | 
     | sb_wide/U1679                          | A2 v -> Z v  | AO22D2BWP40                | 0.102 | 0.091 |   0.165 |   -0.014 | 
     | sb_wide                                | out_2_1[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.169 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.103 | 0.004 |   0.169 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.316 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.049 | 0.011 |  -0.085 |   -0.264 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.054 |  -0.030 |   -0.209 | 
     | sb_wide/out_3_2_id1_reg_1_             |              | DFQD0BWP40                 | 0.051 | 0.000 |  -0.030 |   -0.209 | 
     | sb_wide/out_3_2_id1_reg_1_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.026 | 0.106 |   0.076 |   -0.103 | 
     | sb_wide/U809                           |              | AO22D2BWP40                | 0.026 | 0.000 |   0.076 |   -0.103 | 
     | sb_wide/U809                           | A2 v -> Z v  | AO22D2BWP40                | 0.094 | 0.091 |   0.167 |   -0.012 | 
     | sb_wide                                | out_3_2[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.169 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.094 | 0.002 |   0.169 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.137 |   -0.317 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40                | 0.040 | 0.001 |  -0.136 |   -0.315 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40                | 0.045 | 0.041 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.048 | 0.007 |  -0.088 |   -0.267 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.054 |  -0.034 |   -0.213 | 
     | sb_wide/out_0_1_id1_reg_7_             |              | DFQD0BWP40                 | 0.050 | 0.000 |  -0.034 |   -0.213 | 
     | sb_wide/out_0_1_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.020 | 0.101 |   0.068 |   -0.111 | 
     | sb_wide/U518                           |              | AO22D2BWP40                | 0.020 | 0.000 |   0.068 |   -0.111 | 
     | sb_wide/U518                           | A2 v -> Z v  | AO22D2BWP40                | 0.113 | 0.093 |   0.161 |   -0.018 | 
     | sb_wide                                | out_0_1[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.169 |   -0.010 | 
     |                                        |              | pe_tile_new_unq1           | 0.114 | 0.008 |   0.169 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

