 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:43:43 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row1_reg[6]/CK (DFF_X2)                               0.0000     0.0000 r
  row1_reg[6]/Q (DFF_X2)                                0.6282     0.6282 f
  U1003/ZN (XNOR2_X2)                                   0.2733     0.9015 f
  U1004/ZN (XNOR2_X2)                                   0.2980     1.1995 f
  U742/ZN (XNOR2_X2)                                    0.2677     1.4672 f
  U741/ZN (NAND3_X2)                                    0.2290     1.6962 r
  U667/ZN (NAND2_X2)                                    0.0714     1.7676 f
  U666/ZN (NAND2_X2)                                    0.1227     1.8903 r
  U663/ZN (NAND2_X2)                                    0.0591     1.9494 f
  U662/ZN (NAND2_X2)                                    0.0829     2.0323 r
  U1118/ZN (NAND2_X2)                                   0.0586     2.0909 f
  dut_sram_write_data_reg[4]/D (DFF_X2)                 0.0000     2.0909 f
  data arrival time                                                2.0909

  clock clk (rise edge)                                 2.4390     2.4390
  clock network delay (ideal)                           0.0000     2.4390
  clock uncertainty                                    -0.0500     2.3890
  dut_sram_write_data_reg[4]/CK (DFF_X2)                0.0000     2.3890 r
  library setup time                                   -0.2977     2.0913
  data required time                                               2.0913
  --------------------------------------------------------------------------
  data required time                                               2.0913
  data arrival time                                               -2.0909
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0004


1
