Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb  4 14:18:06 2020
| Host         : CO2041-13 running 64-bit major release  (build 9200)
| Command      : report_methodology -file zynq_design_1_wrapper_methodology_drc_routed.rpt -pb zynq_design_1_wrapper_methodology_drc_routed.pb -rpx zynq_design_1_wrapper_methodology_drc_routed.rpx
| Design       : zynq_design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 108
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                      | 7          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain   | 10         |
| TIMING-18 | Warning  | Missing input or output delay                     | 46         |
| TIMING-20 | Warning  | Non-clocked latch                                 | 32         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 13         |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X79Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X76Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X77Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X78Y41 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X79Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X81Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X78Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X83Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X85Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X84Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on joystick_8bits[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on DATA_CLOCK relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on DATA_LATCH relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on pmod_JA1 relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on vga_blue[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on vga_blue[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on vga_blue[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on vga_blue[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on vga_green[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on vga_green[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on vga_green[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on vga_green[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on vga_hsync relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on vga_red[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on vga_red[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on vga_red[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on vga_red[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on vga_vsync relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[0] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[10] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[11] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[12] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[13] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[14] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[15] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[1] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[2] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[3] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[4] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[5] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[6] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[7] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[8] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[9] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[0] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[10] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[11] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[12] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[13] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[14] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[15] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[1] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[2] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[3] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[4] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[5] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[6] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[7] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[8] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[9] cannot be properly analyzed as its control pin zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[9]/G is not reached by a timing clock
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 388)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 388)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 388)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 388)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 388)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0_board.xdc (Line: 11)
Related violations: <none>

XDCC-2#6 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 393)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#7 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 393)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#8 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 393)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#9 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 393)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#10 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 393)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 11)
Related violations: <none>

XDCC-2#11 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[5] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 393)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 13)
Related violations: <none>

XDCC-2#12 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[6] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 393)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 15)
Related violations: <none>

XDCC-2#13 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_8bits_tri_i[7] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: U:/Documents/cpre488/Labs/MP-0/project_1/mp-0.xdc (Line: 388)
Previous Source: u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/zynq_design_1_axi_gpio_2_0_board.xdc (Line: 17)
Related violations: <none>


