

================================================================
== Vivado HLS Report for 'cnn_pool_d20x20_p2x2'
================================================================
* Date:           Fri Apr 09 17:51:21 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d20x20_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  436|  436|  437|  437|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |   20|   20|         2|          1|          1|    20|    yes   |
        |- Loop 3  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  402|  402|         4|          1|          1|   400|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    648|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    315|
|Register         |        -|      -|     725|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     799|   1069|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------------+---------------------------------+---------+-------+----+-----+
    |cnn_pool_d20x20_p2x2_CTRL_s_axi_U  |cnn_pool_d20x20_p2x2_CTRL_s_axi  |        0|      0|  74|  104|
    +-----------------------------------+---------------------------------+---------+-------+----+-----+
    |Total                              |                                 |        0|      0|  74|  104|
    +-----------------------------------+---------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuffer_0_U  |cnn_pool_d20x20_pbkb  |        2|  0|   0|    20|   32|     1|          640|
    |lineBuffer_1_U  |cnn_pool_d20x20_pbkb  |        2|  0|   0|    20|   32|     1|          640|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|    40|   64|     2|         1280|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_fu_755_p2                   |     +    |      0|  0|  16|          32|          32|
    |indvar_flatten_next7_fu_608_p2       |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_next_fu_468_p2        |     +    |      0|  0|   3|           3|           1|
    |readCount_fu_671_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp3_fu_743_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_749_p2                       |     +    |      0|  0|  32|          32|          32|
    |tmp_5_fu_530_p2                      |     +    |      0|  0|   5|           5|           5|
    |writeCount_fu_816_p2                 |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_434_p2                        |     +    |      0|  0|   5|           5|           1|
    |x_2_fu_451_p2                        |     +    |      0|  0|   5|           5|           1|
    |x_3_fu_548_p2                        |     +    |      0|  0|   2|           1|           2|
    |x_4_fu_682_p2                        |     +    |      0|  0|   5|           5|           1|
    |y9_fu_488_p2                         |     +    |      0|  0|   2|           1|           2|
    |y_s_fu_628_p2                        |     +    |      0|  0|   5|           1|           5|
    |tmp_1_i_i_fu_769_p2                  |     -    |      0|  0|  32|           1|          32|
    |tmp_4_i_i_fu_837_p2                  |     -    |      0|  0|  21|           1|          21|
    |ap_condition_1038                    |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_656_p2                        |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_542_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_512_p2                       |   icmp   |      0|  0|   1|           2|           1|
    |cond_mid1_fu_506_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |exitcond1_fu_428_p2                  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond2_fu_614_p2                  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond4_fu_445_p2                  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond_flatten8_fu_602_p2          |   icmp   |      0|  0|   3|           9|           8|
    |exitcond_flatten_fu_462_p2           |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_474_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_4_0_1_i_fu_715_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_1_i_fu_822_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_i_fu_729_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_7_fu_665_p2                      |   icmp   |      0|  0|  11|          32|           9|
    |tmp_last_V_fu_862_p2                 |   icmp   |      0|  0|  11|          32|           7|
    |ap_condition_1527                    |    or    |      0|  0|   1|           1|           1|
    |cond_mid2_fu_518_p3                  |  select  |      0|  0|   1|           1|           1|
    |maxValue_0_1_maxVal_fu_721_p3        |  select  |      0|  0|  32|           1|          32|
    |maxValue_17_0_maxVal_fu_735_p3       |  select  |      0|  0|  32|           1|          32|
    |result_1_fu_843_p3                   |  select  |      0|  0|  21|           1|          21|
    |result_fu_795_p3                     |  select  |      0|  0|  20|           1|          20|
    |sel_SEBB_i_fu_827_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_3_mid2_v_fu_494_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_data_V_2_fu_854_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_fu_568_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_575_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_5_fu_582_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_554_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_fu_561_p3                 |  select  |      0|  0|  32|           1|          32|
    |x4_mid2_fu_480_p3                    |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_620_p3              |  select  |      0|  0|   5|           1|           1|
    |y_assign_cast7_mid2_s_fu_634_p3      |  select  |      0|  0|   5|           1|           5|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 648|         423|         665|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten6_reg_366        |   9|          2|    9|         18|
    |indvar_flatten_reg_309         |   3|          2|    3|          6|
    |lineBuffer_0_address0          |   5|          4|    5|         20|
    |lineBuffer_1_address0          |   5|          4|    5|         20|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_166             |  32|          2|   32|         64|
    |window_1_0_phi_fu_413_p4       |  32|          2|   32|         64|
    |window_1_0_reg_410             |  32|          2|   32|         64|
    |window_1_1_reg_399             |  32|          2|   32|         64|
    |writeCount_1_fu_162            |  32|          2|   32|         64|
    |x1_phi_fu_301_p4               |   5|          2|    5|         10|
    |x1_reg_297                     |   5|          2|    5|         10|
    |x4_reg_355                     |   2|          2|    2|          4|
    |x_assign_reg_388               |   5|          2|    5|         10|
    |x_phi_fu_289_p4                |   5|          2|    5|         10|
    |x_reg_285                      |   5|          2|    5|         10|
    |y3_phi_fu_324_p4               |   2|          2|    2|          4|
    |y3_reg_320                     |   2|          2|    2|          4|
    |y_assign_phi_fu_381_p4         |   5|          2|    5|         10|
    |y_assign_reg_377               |   5|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 315|         95|  312|        670|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                 |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1030  |   5|   0|    5|          0|
    |cond1_reg_936                                           |   1|   0|    1|          0|
    |cond_mid2_reg_920                                       |   1|   0|    1|          0|
    |ctrl_read_reg_878                                       |  32|   0|   32|          0|
    |exitcond1_reg_883                                       |   1|   0|    1|          0|
    |exitcond4_reg_892                                       |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1006                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_901                                |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_state                               |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state                               |   2|   0|    2|          0|
    |indvar_flatten6_reg_366                                 |   9|   0|    9|          0|
    |indvar_flatten_reg_309                                  |   3|   0|    3|          0|
    |lineBuffer_0_addr_2_reg_1024                            |   5|   0|    5|          0|
    |lineBuffer_1_addr_2_reg_1030                            |   5|   0|    5|          0|
    |maxValue_17_0_maxVal_reg_1045                           |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_A                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd                               |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                                |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                              |   2|   0|    2|          0|
    |readCount_1_fu_166                                      |  32|   0|   32|          0|
    |result_reg_1056                                         |  20|   0|   20|          0|
    |tmp_10_reg_915                                          |   1|   0|    1|          0|
    |tmp_13_reg_1051                                         |   1|   0|    1|          0|
    |tmp_3_mid2_v_reg_910                                    |   2|   0|    2|          0|
    |tmp_7_reg_1036                                          |   1|   0|    1|          0|
    |tmp_9_reg_1001                                          |   1|   0|    1|          0|
    |tmp_reg_1020                                            |   1|   0|    1|          0|
    |windowRightCol_1_reg_1061                               |  32|   0|   32|          0|
    |window_0_0_fu_150                                       |  32|   0|   32|          0|
    |window_0_0_read_as_fu_146                               |  32|   0|   32|          0|
    |window_0_1_fu_154                                       |  32|   0|   32|          0|
    |window_1_0_read_as_fu_158                               |  32|   0|   32|          0|
    |window_1_0_reg_410                                      |  32|   0|   32|          0|
    |window_1_1_1_reg_343                                    |  32|   0|   32|          0|
    |window_1_1_reg_399                                      |  32|   0|   32|          0|
    |window_1_2_1_reg_331                                    |  32|   0|   32|          0|
    |window_2_2_2_fu_170                                     |  32|   0|   32|          0|
    |writeCount_1_fu_162                                     |  32|   0|   32|          0|
    |x1_reg_297                                              |   5|   0|    5|          0|
    |x4_reg_355                                              |   2|   0|    2|          0|
    |x_1_reg_887                                             |   5|   0|    5|          0|
    |x_2_reg_896                                             |   5|   0|    5|          0|
    |x_assign_reg_388                                        |   5|   0|    5|          0|
    |x_reg_285                                               |   5|   0|    5|          0|
    |y3_reg_320                                              |   2|   0|    2|          0|
    |y_assign_cast7_mid2_s_reg_1015                          |   5|   0|    5|          0|
    |y_assign_reg_377                                        |   5|   0|    5|          0|
    |exitcond_flatten8_reg_1006                              |   0|   1|    1|          0|
    |tmp_reg_1020                                            |   0|   1|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 725|   2|  727|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_AWADDR   |  in |    5|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_ARADDR   |  in |    5|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |         CTRL         |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_pool_d20x20_p2x2 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_pool_d20x20_p2x2 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_pool_d20x20_p2x2 | return value |
|inStream_TDATA      |  in |   32|    axis    |   inStream_V_data_V  |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TREADY     | out |    1|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |   inStream_V_keep_V  |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |   inStream_V_strb_V  |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |   inStream_V_user_V  |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |   inStream_V_last_V  |    pointer   |
|inStream_TID        |  in |    5|    axis    |    inStream_V_id_V   |    pointer   |
|outStream_TDATA     | out |   32|    axis    |  outStream_V_data_V  |    pointer   |
|outStream_TVALID    | out |    1|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TREADY    |  in |    1|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TDEST     | out |    6|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TKEEP     | out |    4|    axis    |  outStream_V_keep_V  |    pointer   |
|outStream_TSTRB     | out |    4|    axis    |  outStream_V_strb_V  |    pointer   |
|outStream_TUSER     | out |    2|    axis    |  outStream_V_user_V  |    pointer   |
|outStream_TLAST     | out |    1|    axis    |  outStream_V_last_V  |    pointer   |
|outStream_TID       | out |    5|    axis    |   outStream_V_id_V   |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

