{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604406509576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604406509576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 12:28:29 2020 " "Processing started: Tue Nov 03 12:28:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604406509576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604406509576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlipFlopD -c FlipFlopD " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlipFlopD -c FlipFlopD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604406509576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604406510157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 14 7 " "Found 14 design units, including 7 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateInv-logicFunction " "Found design unit 1: gateInv-logicFunction" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNand3-logicFunction " "Found design unit 3: gateNand3-logicFunction" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNand4-logicFunction " "Found design unit 4: gateNand4-logicFunction" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 latchSR2-structure " "Found design unit 5: latchSR2-structure" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 latchSR3-structure " "Found design unit 6: latchSR3-structure" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 flipFlopD-structure " "Found design unit 7: flipFlopD-structure" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateInv " "Found entity 1: gateInv" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNand3 " "Found entity 3: gateNand3" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNand4 " "Found entity 4: gateNand4" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_ENTITY_NAME" "5 latchSR2 " "Found entity 5: latchSR2" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_ENTITY_NAME" "6 latchSR3 " "Found entity 6: latchSR3" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""} { "Info" "ISGN_ENTITY_NAME" "7 flipFlopD " "Found entity 7: flipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604406522338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604406522338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlipFlopD " "Elaborating entity \"FlipFlopD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604406522404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nckQ FlipFlopD.vhd(113) " "Verilog HDL or VHDL warning at FlipFlopD.vhd(113): object \"nckQ\" assigned a value but never read" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604406522418 "|FlipFlopD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nLock FlipFlopD.vhd(115) " "Verilog HDL or VHDL warning at FlipFlopD.vhd(115): object \"nLock\" assigned a value but never read" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604406522418 "|FlipFlopD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 gateNand2:nand20 " "Elaborating entity \"gateNand2\" for hierarchy \"gateNand2:nand20\"" {  } { { "FlipFlopD.vhd" "nand20" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604406522484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchSR2 latchSR2:sr20 " "Elaborating entity \"latchSR2\" for hierarchy \"latchSR2:sr20\"" {  } { { "FlipFlopD.vhd" "sr20" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604406522518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand4 gateNand4:nand40 " "Elaborating entity \"gateNand4\" for hierarchy \"gateNand4:nand40\"" {  } { { "FlipFlopD.vhd" "nand40" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604406522534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateInv gateInv:inv0 " "Elaborating entity \"gateInv\" for hierarchy \"gateInv:inv0\"" {  } { { "FlipFlopD.vhd" "inv0" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604406522549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand3 gateNand3:nand30 " "Elaborating entity \"gateNand3\" for hierarchy \"gateNand3:nand30\"" {  } { { "FlipFlopD.vhd" "nand30" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604406522566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchSR3 latchSR3:sr30 " "Elaborating entity \"latchSR3\" for hierarchy \"latchSR3:sr30\"" {  } { { "FlipFlopD.vhd" "sr30" { Text "C:/Users/Menino/Desktop/MEU/ACA/labs/5-VHDLSimulation/FlipFlopD/FlipFlopD.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604406522581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604406523508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604406524227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604406524227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604406524461 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604406524461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604406524461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604406524461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604406524499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 12:28:44 2020 " "Processing ended: Tue Nov 03 12:28:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604406524499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604406524499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604406524499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604406524499 ""}
