--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Hex427Seg_sch.twx Hex427Seg_sch.ncd -o Hex427Seg_sch.twr
Hex427Seg_sch.pcf -ucf Hex427Seg_con.ucf

Design file:              Hex427Seg_sch.ncd
Physical constraint file: Hex427Seg_sch.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 190 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.600ns.
--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_17 (SLICE_X70Y28.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_1 (FF)
  Destination:          M0/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.645 - 0.666)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_1 to M0/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y24.BQ      Tcko                  0.308   M0/clkdiv<3>
                                                       M0/clkdiv_1
    SLICE_X70Y24.B2      net (fanout=1)        0.443   M0/clkdiv<1>
    SLICE_X70Y24.COUT    Topcyb                0.363   M0/clkdiv<3>
                                                       M0/clkdiv<1>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.CIN     net (fanout=1)        0.008   M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.COUT    Tbyp                  0.060   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.COUT    Tbyp                  0.060   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CLK     Tcinck                0.128   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.979ns logic, 0.451ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_5 (FF)
  Destination:          M0/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.125 - 0.139)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_5 to M0/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y25.BQ      Tcko                  0.308   M0/clkdiv<7>
                                                       M0/clkdiv_5
    SLICE_X70Y25.B2      net (fanout=1)        0.443   M0/clkdiv<5>
    SLICE_X70Y25.COUT    Topcyb                0.363   M0/clkdiv<7>
                                                       M0/clkdiv<5>_rt
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.COUT    Tbyp                  0.060   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CLK     Tcinck                0.128   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.919ns logic, 0.443ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_2 (FF)
  Destination:          M0/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.645 - 0.666)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_2 to M0/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y24.CQ      Tcko                  0.308   M0/clkdiv<3>
                                                       M0/clkdiv_2
    SLICE_X70Y24.C2      net (fanout=1)        0.444   M0/clkdiv<2>
    SLICE_X70Y24.COUT    Topcyc                0.272   M0/clkdiv<3>
                                                       M0/clkdiv<2>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.CIN     net (fanout=1)        0.008   M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.COUT    Tbyp                  0.060   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.COUT    Tbyp                  0.060   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CLK     Tcinck                0.128   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.888ns logic, 0.452ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_13 (SLICE_X70Y27.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_1 (FF)
  Destination:          M0/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.644 - 0.666)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_1 to M0/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y24.BQ      Tcko                  0.308   M0/clkdiv<3>
                                                       M0/clkdiv_1
    SLICE_X70Y24.B2      net (fanout=1)        0.443   M0/clkdiv<1>
    SLICE_X70Y24.COUT    Topcyb                0.363   M0/clkdiv<3>
                                                       M0/clkdiv<1>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.CIN     net (fanout=1)        0.008   M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.COUT    Tbyp                  0.060   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CLK     Tcinck                0.128   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
                                                       M0/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.919ns logic, 0.451ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_5 (FF)
  Destination:          M0/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.124 - 0.139)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_5 to M0/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y25.BQ      Tcko                  0.308   M0/clkdiv<7>
                                                       M0/clkdiv_5
    SLICE_X70Y25.B2      net (fanout=1)        0.443   M0/clkdiv<5>
    SLICE_X70Y25.COUT    Topcyb                0.363   M0/clkdiv<7>
                                                       M0/clkdiv<5>_rt
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CLK     Tcinck                0.128   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
                                                       M0/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.859ns logic, 0.443ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_2 (FF)
  Destination:          M0/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.644 - 0.666)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_2 to M0/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y24.CQ      Tcko                  0.308   M0/clkdiv<3>
                                                       M0/clkdiv_2
    SLICE_X70Y24.C2      net (fanout=1)        0.444   M0/clkdiv<2>
    SLICE_X70Y24.COUT    Topcyc                0.272   M0/clkdiv<3>
                                                       M0/clkdiv<2>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.CIN     net (fanout=1)        0.008   M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.COUT    Tbyp                  0.060   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CLK     Tcinck                0.128   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
                                                       M0/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.828ns logic, 0.452ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_18 (SLICE_X70Y28.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_1 (FF)
  Destination:          M0/clkdiv_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.645 - 0.666)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_1 to M0/clkdiv_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y24.BQ      Tcko                  0.308   M0/clkdiv<3>
                                                       M0/clkdiv_1
    SLICE_X70Y24.B2      net (fanout=1)        0.443   M0/clkdiv<1>
    SLICE_X70Y24.COUT    Topcyb                0.363   M0/clkdiv<3>
                                                       M0/clkdiv<1>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.CIN     net (fanout=1)        0.008   M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.COUT    Tbyp                  0.060   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.COUT    Tbyp                  0.060   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CLK     Tcinck                0.053   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_18
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.904ns logic, 0.451ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_5 (FF)
  Destination:          M0/clkdiv_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.125 - 0.139)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_5 to M0/clkdiv_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y25.BQ      Tcko                  0.308   M0/clkdiv<7>
                                                       M0/clkdiv_5
    SLICE_X70Y25.B2      net (fanout=1)        0.443   M0/clkdiv<5>
    SLICE_X70Y25.COUT    Topcyb                0.363   M0/clkdiv<7>
                                                       M0/clkdiv<5>_rt
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.COUT    Tbyp                  0.060   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CLK     Tcinck                0.053   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_18
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.844ns logic, 0.443ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_2 (FF)
  Destination:          M0/clkdiv_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.645 - 0.666)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_2 to M0/clkdiv_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y24.CQ      Tcko                  0.308   M0/clkdiv<3>
                                                       M0/clkdiv_2
    SLICE_X70Y24.C2      net (fanout=1)        0.444   M0/clkdiv<2>
    SLICE_X70Y24.COUT    Topcyc                0.272   M0/clkdiv<3>
                                                       M0/clkdiv<2>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.CIN     net (fanout=1)        0.008   M0/Mcount_clkdiv_cy<3>
    SLICE_X70Y25.COUT    Tbyp                  0.060   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X70Y26.COUT    Tbyp                  0.060   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X70Y27.COUT    Tbyp                  0.060   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CIN     net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X70Y28.CLK     Tcinck                0.053   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_18
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.813ns logic, 0.452ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_3 (SLICE_X70Y24.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/clkdiv_3 (FF)
  Destination:          M0/clkdiv_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/clkdiv_3 to M0/clkdiv_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y24.DQ      Tcko                  0.118   M0/clkdiv<3>
                                                       M0/clkdiv_3
    SLICE_X70Y24.D3      net (fanout=1)        0.139   M0/clkdiv<3>
    SLICE_X70Y24.CLK     Tah         (-Th)     0.018   M0/clkdiv<3>
                                                       M0/clkdiv<3>_rt
                                                       M0/Mcount_clkdiv_cy<3>
                                                       M0/clkdiv_3
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_7 (SLICE_X70Y25.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/clkdiv_7 (FF)
  Destination:          M0/clkdiv_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/clkdiv_7 to M0/clkdiv_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y25.DQ      Tcko                  0.118   M0/clkdiv<7>
                                                       M0/clkdiv_7
    SLICE_X70Y25.D3      net (fanout=1)        0.139   M0/clkdiv<7>
    SLICE_X70Y25.CLK     Tah         (-Th)     0.018   M0/clkdiv<7>
                                                       M0/clkdiv<7>_rt
                                                       M0/Mcount_clkdiv_cy<7>
                                                       M0/clkdiv_7
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_11 (SLICE_X70Y26.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/clkdiv_11 (FF)
  Destination:          M0/clkdiv_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/clkdiv_11 to M0/clkdiv_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y26.DQ      Tcko                  0.118   M0/clkdiv<11>
                                                       M0/clkdiv_11
    SLICE_X70Y26.D3      net (fanout=1)        0.139   M0/clkdiv<11>
    SLICE_X70Y26.CLK     Tah         (-Th)     0.018   M0/clkdiv<11>
                                                       M0/clkdiv<11>_rt
                                                       M0/Mcount_clkdiv_cy<11>
                                                       M0/clkdiv_11
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M0/clkdiv<3>/SR
  Logical resource: M0/clkdiv_0/SR
  Location pin: SLICE_X70Y24.SR
  Clock network: XLXN_12
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M0/clkdiv<3>/SR
  Logical resource: M0/clkdiv_1/SR
  Location pin: SLICE_X70Y24.SR
  Clock network: XLXN_12
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.486|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 190 paths, 0 nets, and 29 connections

Design statistics:
   Minimum period:   1.600ns{1}   (Maximum frequency: 625.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 27 14:23:03 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



