{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618585030753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618585030762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 16:57:10 2021 " "Processing started: Fri Apr 16 16:57:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618585030762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618585030762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test_2 -c vga_test_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test_2 -c vga_test_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618585030762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618585031233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618585031233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_test_2.v 1 1 " "Using design file vga_test_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_2 " "Found entity 1: vga_test_2" {  } { { "vga_test_2.v" "" { Text "C:/Users/lecho/Downloads/DE10-Lite_v.2.1.0_SystemCD1/Tools/SystemBuilder/CodeGenerated/DE10_LITE/vga_test_2/vga_test_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618585041247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618585041247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_test_2 " "Elaborating entity \"vga_test_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618585041248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_test_2.v(44) " "Verilog HDL assignment warning at vga_test_2.v(44): truncated value with size 32 to match size of target (10)" {  } { { "vga_test_2.v" "" { Text "C:/Users/lecho/Downloads/DE10-Lite_v.2.1.0_SystemCD1/Tools/SystemBuilder/CodeGenerated/DE10_LITE/vga_test_2/vga_test_2.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618585041250 "|vga_test_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_test_2.v(54) " "Verilog HDL assignment warning at vga_test_2.v(54): truncated value with size 32 to match size of target (10)" {  } { { "vga_test_2.v" "" { Text "C:/Users/lecho/Downloads/DE10-Lite_v.2.1.0_SystemCD1/Tools/SystemBuilder/CodeGenerated/DE10_LITE/vga_test_2/vga_test_2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618585041250 "|vga_test_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_test_2.v(61) " "Verilog HDL assignment warning at vga_test_2.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_test_2.v" "" { Text "C:/Users/lecho/Downloads/DE10-Lite_v.2.1.0_SystemCD1/Tools/SystemBuilder/CodeGenerated/DE10_LITE/vga_test_2/vga_test_2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618585041250 "|vga_test_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_test_2.v(62) " "Verilog HDL assignment warning at vga_test_2.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_test_2.v" "" { Text "C:/Users/lecho/Downloads/DE10-Lite_v.2.1.0_SystemCD1/Tools/SystemBuilder/CodeGenerated/DE10_LITE/vga_test_2/vga_test_2.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618585041250 "|vga_test_2"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clock_devider1 clock_devider " "Node instance \"clock_devider1\" instantiates undefined entity \"clock_devider\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_test_2.v" "clock_devider1" { Text "C:/Users/lecho/Downloads/DE10-Lite_v.2.1.0_SystemCD1/Tools/SystemBuilder/CodeGenerated/DE10_LITE/vga_test_2/vga_test_2.v" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1618585041286 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618585041404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 16 16:57:21 2021 " "Processing ended: Fri Apr 16 16:57:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618585041404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618585041404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618585041404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618585041404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618585042053 ""}
