\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{ADC/\mbox{\hyperlink{_a_d_c_8c_source}{ADC.\+c}} }{\pageref{_a_d_c_8c_source}}{}
\item\contentsline{section}{ADC/\mbox{\hyperlink{_a_d_c_8h_source}{ADC.\+h}} }{\pageref{_a_d_c_8h_source}}{}
\item\contentsline{section}{ADC/\mbox{\hyperlink{_a_d_c___defs_8h}{ADC\+\_\+\+Defs.\+h}} }{\pageref{_a_d_c___defs_8h}}{}
\item\contentsline{section}{Console/\mbox{\hyperlink{_console_8c_source}{Console.\+c}} }{\pageref{_console_8c_source}}{}
\item\contentsline{section}{Console/\mbox{\hyperlink{_console_8h_source}{Console.\+h}} }{\pageref{_console_8h_source}}{}
\item\contentsline{section}{Debug/\+ADC/\mbox{\hyperlink{_a_d_c_8d_source}{ADC.\+d}} }{\pageref{_a_d_c_8d_source}}{}
\item\contentsline{section}{Debug/\+Console/\mbox{\hyperlink{_console_8d_source}{Console.\+d}} }{\pageref{_console_8d_source}}{}
\item\contentsline{section}{Debug/\+DMA/\mbox{\hyperlink{_d_m_a_8d_source}{DMA.\+d}} }{\pageref{_d_m_a_8d_source}}{}
\item\contentsline{section}{Debug/\+GPIO/\mbox{\hyperlink{_g_p_i_o_8d_source}{GPIO.\+d}} }{\pageref{_g_p_i_o_8d_source}}{}
\item\contentsline{section}{Debug/\+Src/\mbox{\hyperlink{main_8d_source}{main.\+d}} }{\pageref{main_8d_source}}{}
\item\contentsline{section}{Debug/\+Src/\mbox{\hyperlink{syscalls_8d_source}{syscalls.\+d}} }{\pageref{syscalls_8d_source}}{}
\item\contentsline{section}{Debug/\+Src/\mbox{\hyperlink{sysmem_8d_source}{sysmem.\+d}} }{\pageref{sysmem_8d_source}}{}
\item\contentsline{section}{Debug/\+Src/\mbox{\hyperlink{system__stm32f4xx_8d_source}{system\+\_\+stm32f4xx.\+d}} }{\pageref{system__stm32f4xx_8d_source}}{}
\item\contentsline{section}{Debug/\+Startup/\mbox{\hyperlink{startup__stm32f407vgtx_8d_source}{startup\+\_\+stm32f407vgtx.\+d}} }{\pageref{startup__stm32f407vgtx_8d_source}}{}
\item\contentsline{section}{Debug/\+USART/\mbox{\hyperlink{_u_s_a_r_t_8d_source}{USART.\+d}} }{\pageref{_u_s_a_r_t_8d_source}}{}
\item\contentsline{section}{DMA/\mbox{\hyperlink{_d_m_a_8c_source}{DMA.\+c}} }{\pageref{_d_m_a_8c_source}}{}
\item\contentsline{section}{DMA/\mbox{\hyperlink{_d_m_a_8h_source}{DMA.\+h}} }{\pageref{_d_m_a_8h_source}}{}
\item\contentsline{section}{DMA/\mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}} }{\pageref{_d_m_a___defs_8h_source}}{}
\item\contentsline{section}{GPIO/\mbox{\hyperlink{_g_p_i_o_8c_source}{GPIO.\+c}} }{\pageref{_g_p_i_o_8c_source}}{}
\item\contentsline{section}{GPIO/\mbox{\hyperlink{_g_p_i_o_8h_source}{GPIO.\+h}} }{\pageref{_g_p_i_o_8h_source}}{}
\item\contentsline{section}{GPIO/\mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}} }{\pageref{_g_p_i_o___defs_8h_source}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cachel1__armv7_8h_source}{cachel1\+\_\+armv7.\+h}} }{\pageref{cachel1__armv7_8h_source}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cmsis__armcc_8h}{cmsis\+\_\+armcc.\+h}} \\*CMSIS compiler ARMCC (Arm Compiler 5) header file }{\pageref{cmsis__armcc_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cmsis__armclang_8h}{cmsis\+\_\+armclang.\+h}} \\*CMSIS compiler armclang (Arm Compiler 6) header file }{\pageref{cmsis__armclang_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cmsis__armclang__ltm_8h}{cmsis\+\_\+armclang\+\_\+ltm.\+h}} \\*CMSIS compiler armclang (Arm Compiler 6) header file }{\pageref{cmsis__armclang__ltm_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\+\_\+compiler.\+h}} \\*CMSIS compiler generic header file }{\pageref{cmsis__compiler_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*CMSIS compiler GCC header file }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cmsis__iccarm_8h}{cmsis\+\_\+iccarm.\+h}} \\*CMSIS compiler ICCARM (IAR Compiler for Arm) header file }{\pageref{cmsis__iccarm_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{cmsis__version_8h}{cmsis\+\_\+version.\+h}} \\*CMSIS Core(\+M) Version definitions }{\pageref{cmsis__version_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}} \\*CMSIS Armv8.\+1-\/M Mainline Core Peripheral Access Layer Header File }{\pageref{core__armv81mml_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}} \\*CMSIS Armv8-\/M Baseline Core Peripheral Access Layer Header File }{\pageref{core__armv8mbl_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}} \\*CMSIS Armv8-\/M Mainline Core Peripheral Access Layer Header File }{\pageref{core__armv8mml_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}} \\*CMSIS Cortex-\/\+M0 Core Peripheral Access Layer Header File }{\pageref{core__cm0_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}} \\*CMSIS Cortex-\/\+M0+ Core Peripheral Access Layer Header File }{\pageref{core__cm0plus_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}} \\*CMSIS Cortex-\/\+M1 Core Peripheral Access Layer Header File }{\pageref{core__cm1_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}} \\*CMSIS Cortex-\/\+M23 Core Peripheral Access Layer Header File }{\pageref{core__cm23_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}} \\*CMSIS Cortex-\/\+M3 Core Peripheral Access Layer Header File }{\pageref{core__cm3_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}} \\*CMSIS Cortex-\/\+M33 Core Peripheral Access Layer Header File }{\pageref{core__cm33_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}} \\*CMSIS Cortex-\/\+M35P Core Peripheral Access Layer Header File }{\pageref{core__cm35p_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}} \\*CMSIS Cortex-\/\+M55 Core Peripheral Access Layer Header File }{\pageref{core__cm55_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}} \\*CMSIS Cortex-\/\+M7 Core Peripheral Access Layer Header File }{\pageref{core__cm7_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}} \\*CMSIS Cortex-\/\+M85 Core Peripheral Access Layer Header File }{\pageref{core__cm85_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}} \\*CMSIS SC000 Core Peripheral Access Layer Header File }{\pageref{core__sc000_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}} \\*CMSIS SC300 Core Peripheral Access Layer Header File }{\pageref{core__sc300_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{core__starmc1_8h}{core\+\_\+starmc1.\+h}} \\*CMSIS Arm\+China STAR-\/\+MC1 Core Peripheral Access Layer Header File }{\pageref{core__starmc1_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{main_8h_source}{main.\+h}} }{\pageref{main_8h_source}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{mpu__armv7_8h_source}{mpu\+\_\+armv7.\+h}} }{\pageref{mpu__armv7_8h_source}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{mpu__armv8_8h_source}{mpu\+\_\+armv8.\+h}} }{\pageref{mpu__armv8_8h_source}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{pac__armv81_8h_source}{pac\+\_\+armv81.\+h}} }{\pageref{pac__armv81_8h_source}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{pmu__armv8_8h_source}{pmu\+\_\+armv8.\+h}} }{\pageref{pmu__armv8_8h_source}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}} \\*CMSIS STM32\+F407xx Device Peripheral Access Layer Header File }{\pageref{stm32f407xx_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}} \\*CMSIS STM32\+F4xx Device Peripheral Access Layer Header File }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device System Source File for STM32\+F4xx devices }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{tz__context_8h_source}{tz\+\_\+context.\+h}} }{\pageref{tz__context_8h_source}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{main_8c}{main.\+c}} }{\pageref{main_8c}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} \\*STM32\+Cube\+IDE Minimal System calls file }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{sysmem_8c}{sysmem.\+c}} \\*STM32\+Cube\+IDE System Memory calls file }{\pageref{sysmem_8c}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{USART/\mbox{\hyperlink{_u_s_a_r_t_8c_source}{USART.\+c}} }{\pageref{_u_s_a_r_t_8c_source}}{}
\item\contentsline{section}{USART/\mbox{\hyperlink{_u_s_a_r_t_8h_source}{USART.\+h}} }{\pageref{_u_s_a_r_t_8h_source}}{}
\item\contentsline{section}{USART/\mbox{\hyperlink{_u_s_a_r_t___defs_8h_source}{USART\+\_\+\+Defs.\+h}} }{\pageref{_u_s_a_r_t___defs_8h_source}}{}
\end{DoxyCompactList}
