{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1616536191478 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Incinerador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Incinerador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616536191488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616536191518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616536191518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616536191574 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616536191585 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1616536192359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1616536192359 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616536192359 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616536192360 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616536192360 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616536192360 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616536192360 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 83 " "No exact pin location assignment(s) for 83 pins of 83 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AlarmePeso " "Pin AlarmePeso not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AlarmePeso } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AlarmePeso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AlarmeCombustivel " "Pin AlarmeCombustivel not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AlarmeCombustivel } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AlarmeCombustivel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AlarmeTemperatura " "Pin AlarmeTemperatura not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AlarmeTemperatura } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AlarmeTemperatura } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carregar " "Pin Carregar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Carregar } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carregar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Descarregar " "Pin Descarregar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Descarregar } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Descarregar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fogo " "Pin Fogo not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Fogo } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fogo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AvisoFornoLigado " "Pin AvisoFornoLigado not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AvisoFornoLigado } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AvisoFornoLigado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AvisoCarregamentoHabilitado " "Pin AvisoCarregamentoHabilitado not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AvisoCarregamentoHabilitado } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AvisoCarregamentoHabilitado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DesligamentoForcado " "Pin DesligamentoForcado not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DesligamentoForcado } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DesligamentoForcado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[0\] " "Pin QtdProcessada\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[0] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[1\] " "Pin QtdProcessada\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[1] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[2\] " "Pin QtdProcessada\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[2] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[3\] " "Pin QtdProcessada\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[3] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[4\] " "Pin QtdProcessada\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[4] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[5\] " "Pin QtdProcessada\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[5] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[6\] " "Pin QtdProcessada\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[6] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[7\] " "Pin QtdProcessada\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[7] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[8\] " "Pin QtdProcessada\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[8] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[9\] " "Pin QtdProcessada\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[9] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[10\] " "Pin QtdProcessada\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[10] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[11\] " "Pin QtdProcessada\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[11] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[12\] " "Pin QtdProcessada\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[12] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[13\] " "Pin QtdProcessada\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[13] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[14\] " "Pin QtdProcessada\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[14] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QtdProcessada\[15\] " "Pin QtdProcessada\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QtdProcessada[15] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QtdProcessada[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[0\] " "Pin NivelCombustivel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[0] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[1\] " "Pin NivelCombustivel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[1] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[2\] " "Pin NivelCombustivel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[2] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[3\] " "Pin NivelCombustivel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[3] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[4\] " "Pin NivelCombustivel\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[4] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[5\] " "Pin NivelCombustivel\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[5] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[6\] " "Pin NivelCombustivel\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[6] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[7\] " "Pin NivelCombustivel\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[7] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[8\] " "Pin NivelCombustivel\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[8] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[9\] " "Pin NivelCombustivel\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[9] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[10\] " "Pin NivelCombustivel\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[10] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[11\] " "Pin NivelCombustivel\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[11] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[12\] " "Pin NivelCombustivel\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[12] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[13\] " "Pin NivelCombustivel\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[13] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[14\] " "Pin NivelCombustivel\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[14] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NivelCombustivel\[15\] " "Pin NivelCombustivel\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NivelCombustivel[15] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NivelCombustivel[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ClrControladora " "Pin ClrControladora not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ClrControladora } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClrControladora } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BotaoCombustivelCheio " "Pin BotaoCombustivelCheio not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BotaoCombustivelCheio } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BotaoCombustivelCheio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BotaoDesliga " "Pin BotaoDesliga not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BotaoDesliga } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BotaoDesliga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[10\] " "Pin TemperaturaForno\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[10] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[7\] " "Pin TemperaturaForno\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[7] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[8\] " "Pin TemperaturaForno\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[8] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[9\] " "Pin TemperaturaForno\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[9] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[0\] " "Pin TemperaturaForno\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[0] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[1\] " "Pin TemperaturaForno\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[1] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[2\] " "Pin TemperaturaForno\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[2] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[3\] " "Pin TemperaturaForno\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[3] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[4\] " "Pin TemperaturaForno\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[4] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[5\] " "Pin TemperaturaForno\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[5] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[6\] " "Pin TemperaturaForno\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[6] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[15\] " "Pin TemperaturaForno\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[15] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[11\] " "Pin TemperaturaForno\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[11] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[12\] " "Pin TemperaturaForno\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[12] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[13\] " "Pin TemperaturaForno\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[13] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TemperaturaForno\[14\] " "Pin TemperaturaForno\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TemperaturaForno[14] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TemperaturaForno[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BotaoCarregar " "Pin BotaoCarregar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BotaoCarregar } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BotaoCarregar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BotaoDescarregar " "Pin BotaoDescarregar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BotaoDescarregar } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BotaoDescarregar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[5\] " "Pin PesoMedido\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[5] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[9\] " "Pin PesoMedido\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[9] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[10\] " "Pin PesoMedido\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[10] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[11\] " "Pin PesoMedido\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[11] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[14\] " "Pin PesoMedido\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[14] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[4\] " "Pin PesoMedido\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[4] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[0\] " "Pin PesoMedido\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[0] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[1\] " "Pin PesoMedido\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[1] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[2\] " "Pin PesoMedido\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[2] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[3\] " "Pin PesoMedido\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[3] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[6\] " "Pin PesoMedido\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[6] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[7\] " "Pin PesoMedido\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[7] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[8\] " "Pin PesoMedido\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[8] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[15\] " "Pin PesoMedido\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[15] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[12\] " "Pin PesoMedido\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[12] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PesoMedido\[13\] " "Pin PesoMedido\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PesoMedido[13] } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PesoMedido[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BotaoPesar " "Pin BotaoPesar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BotaoPesar } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BotaoPesar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BotaoManutencaoFeita " "Pin BotaoManutencaoFeita not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BotaoManutencaoFeita } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BotaoManutencaoFeita } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk1ms " "Pin Clk1ms not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk1ms } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk1ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BotaoLiga " "Pin BotaoLiga not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BotaoLiga } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BotaoLiga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616536192457 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1616536192457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Incinerador.sdc " "Synopsys Design Constraints File file not found: 'Incinerador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616536192566 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616536192567 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616536192572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616536192595 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616536192595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk1ms (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node Clk1ms (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616536192595 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk1ms } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk1ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616536192595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClrControladora (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node ClrControladora (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616536192595 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ClrControladora } } } { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClrControladora } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616536192595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616536192663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616536192664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616536192664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616536192665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616536192666 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616536192666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616536192666 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616536192667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616536192681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1616536192682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616536192682 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "80 unused 3.3V 39 41 0 " "Number of I/O pins in group: 80 (unused VREF, 3.3V VCCIO, 39 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1616536192683 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1616536192683 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1616536192683 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616536192684 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1616536192684 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1616536192684 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616536192712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616536194174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616536194303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616536194309 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616536195306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616536195306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616536195375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1616536196166 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616536196166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616536196497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1616536196499 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616536196499 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1616536196511 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616536196514 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AlarmePeso 0 " "Pin \"AlarmePeso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AlarmeCombustivel 0 " "Pin \"AlarmeCombustivel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AlarmeTemperatura 0 " "Pin \"AlarmeTemperatura\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carregar 0 " "Pin \"Carregar\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Descarregar 0 " "Pin \"Descarregar\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Fogo 0 " "Pin \"Fogo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AvisoFornoLigado 0 " "Pin \"AvisoFornoLigado\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AvisoCarregamentoHabilitado 0 " "Pin \"AvisoCarregamentoHabilitado\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DesligamentoForcado 0 " "Pin \"DesligamentoForcado\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[0\] 0 " "Pin \"QtdProcessada\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[1\] 0 " "Pin \"QtdProcessada\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[2\] 0 " "Pin \"QtdProcessada\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[3\] 0 " "Pin \"QtdProcessada\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[4\] 0 " "Pin \"QtdProcessada\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[5\] 0 " "Pin \"QtdProcessada\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[6\] 0 " "Pin \"QtdProcessada\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[7\] 0 " "Pin \"QtdProcessada\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[8\] 0 " "Pin \"QtdProcessada\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[9\] 0 " "Pin \"QtdProcessada\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[10\] 0 " "Pin \"QtdProcessada\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[11\] 0 " "Pin \"QtdProcessada\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[12\] 0 " "Pin \"QtdProcessada\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[13\] 0 " "Pin \"QtdProcessada\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[14\] 0 " "Pin \"QtdProcessada\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QtdProcessada\[15\] 0 " "Pin \"QtdProcessada\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[0\] 0 " "Pin \"NivelCombustivel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[1\] 0 " "Pin \"NivelCombustivel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[2\] 0 " "Pin \"NivelCombustivel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[3\] 0 " "Pin \"NivelCombustivel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[4\] 0 " "Pin \"NivelCombustivel\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[5\] 0 " "Pin \"NivelCombustivel\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[6\] 0 " "Pin \"NivelCombustivel\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[7\] 0 " "Pin \"NivelCombustivel\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[8\] 0 " "Pin \"NivelCombustivel\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[9\] 0 " "Pin \"NivelCombustivel\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[10\] 0 " "Pin \"NivelCombustivel\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[11\] 0 " "Pin \"NivelCombustivel\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[12\] 0 " "Pin \"NivelCombustivel\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[13\] 0 " "Pin \"NivelCombustivel\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[14\] 0 " "Pin \"NivelCombustivel\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NivelCombustivel\[15\] 0 " "Pin \"NivelCombustivel\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616536196522 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1616536196522 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616536196641 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616536196662 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616536196789 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616536197038 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1616536197139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/output_files/Incinerador.fit.smsg " "Generated suppressed messages file C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/output_files/Incinerador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616536197231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616536197385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 18:49:57 2021 " "Processing ended: Tue Mar 23 18:49:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616536197385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616536197385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616536197385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616536197385 ""}
