Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Reference
Name "a"
SID "1"
Ports [1, 1]
SourceBlock "simulink/Math\nOperations/Slider\nGain"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
PoleZ "0.95"
RndMeth "Floor"
DoSatur off
}
Block {
BlockType Scope
Name "b"
SID "2"
Ports [1]
ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
NumInputPorts "1"
Floating on
}
Block {
BlockType DigitalClock
Name "c"
SID "3"
}
Block {
BlockType SubSystem
Name "d"
SID "4"
Ports [4, 1]
RequestExecContextInheritance off
System {
Name "d"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "5"
}
Block {
BlockType Inport
Name "e"
SID "13"
Port "2"
}
Block {
BlockType Inport
Name "c"
SID "14"
Port "3"
}
Block {
BlockType Inport
Name "m"
SID "15"
Port "4"
}
Block {
BlockType Inport
Name "b"
SID "16"
Port "5"
}
Block {
BlockType ActionPort
Name "e" Port"
SID "7"
ActionPortLabel "if { }"
}
Block {
BlockType Sum
Name "b"
SID "17"
Ports [1, 1]
IconShape "rectangular"
Inputs "+"
}
Block {
BlockType Rounding
Name "l"
SID "18"
}
Block {
BlockType Constant
Name "m"
SID "19"
Value "[-482771866.234211]"
SampleTime "1"
}
Block {
BlockType Constant
Name "n"
SID "20"
Value "[783865899.767185]"
SampleTime "1"
}
Block {
BlockType Outport
Name "g"
SID "16"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "b"
SID "26"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "h"
DstPort 2
}
}
}
Block {
BlockType SubSystem
Name "m"
SID "27"
Ports [5, 1]
RequestExecContextInheritance off
System {
Name "m"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "33"
}
Block {
BlockType Inport
Name "k"
SID "38"
Port "2"
}
Block {
BlockType Inport
Name "l"
SID "39"
Port "3"
}
Block {
BlockType ActionPort
Name "o" Port"
SID "33"
ActionPortLabel "else { }"
}
Block {
BlockType Delay
Name "m"
SID "43"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Delay
Name "n"
SID "44"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Delay
Name "g"
SID "34"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType DiscreteFilter
Name "h"
SID "35"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Product
Name "i"
SID "36"
Ports [2, 1]
Inputs "**"
}
Block {
BlockType Assignment
Name "j"
SID "37"
Ports [2, 1]
DiagnosticForDimensions "Warning"
IndexOptions "Index vector (dialog)"
Indices "1"
OutputSizes "1"
}
Block {
BlockType Assignment
Name "k"
SID "28"
Ports [2, 1]
DiagnosticForDimensions "Warning"
IndexOptions "Index vector (dialog)"
Indices "1"
OutputSizes "1"
}
Block {
BlockType Product
Name "l"
SID "26"
Ports [2, 1]
}
Block {
BlockType Constant
Name "m"
SID "27"
Value "[-247722109.199757]"
SampleTime "1"
}
Block {
BlockType Outport
Name "g"
SID "20"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "b"
SID "29"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "m"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
Branch {
DstBlock "h"
DstPort 1
}
Branch {
DstBlock "h"
DstPort 1
}
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "k"
DstPort 2
}
}
}
Block {
BlockType SubSystem
Name "k"
SID "28"
Ports [2, 2]
RequestExecContextInheritance off
System {
Name "k"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "29"
}
Block {
BlockType ActionPort
Name "l" Port"
SID "30"
ActionPortLabel "if { }"
}
Block {
BlockType Delay
Name "f"
SID "33"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
}
Block {
BlockType Abs
Name "g"
SID "34"
SaturateOnIntegerOverflow off
}
Block {
BlockType ComplexToRealImag
Name "h"
SID "35"
Ports [1, 2]
}
Block {
BlockType Sum
Name "k"
SID "36"
Ports [1, 1]
IconShape "rectangular"
Inputs "+"
}
Block {
BlockType Constant
Name "l"
SID "37"
Value "[-487369712.788195]"
SampleTime "1"
}
Block {
BlockType Constant
Name "m"
SID "38"
Value "[-937798140.528957]"
SampleTime "1"
}
Block {
BlockType Outport
Name "f"
SID "31"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "h"
DstPort 2
}
}
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 2
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "j"
DstPort 2
}
Line {
SrcBlock "k"
SrcPort 2
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "a"
DstPort 2
}
}
}