<profile>

<section name = "Vitis HLS Report for 'simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1'" level="0">
<item name = "Date">Thu Jul 28 14:55:39 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">simple_pipeline_ip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.413 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_42_1">32, 32, 1, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_fu_522_p2">+, 0, 0, 14, 6, 1</column>
<column name="icmp_ln42_fu_516_p2">icmp, 0, 0, 10, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 6, 12</column>
<column name="i_fu_152">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_152">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="reg_file_31_out">out, 32, ap_vld, reg_file_31_out, pointer</column>
<column name="reg_file_31_out_ap_vld">out, 1, ap_vld, reg_file_31_out, pointer</column>
<column name="reg_file_30_out">out, 32, ap_vld, reg_file_30_out, pointer</column>
<column name="reg_file_30_out_ap_vld">out, 1, ap_vld, reg_file_30_out, pointer</column>
<column name="reg_file_29_out">out, 32, ap_vld, reg_file_29_out, pointer</column>
<column name="reg_file_29_out_ap_vld">out, 1, ap_vld, reg_file_29_out, pointer</column>
<column name="reg_file_28_out">out, 32, ap_vld, reg_file_28_out, pointer</column>
<column name="reg_file_28_out_ap_vld">out, 1, ap_vld, reg_file_28_out, pointer</column>
<column name="reg_file_27_out">out, 32, ap_vld, reg_file_27_out, pointer</column>
<column name="reg_file_27_out_ap_vld">out, 1, ap_vld, reg_file_27_out, pointer</column>
<column name="reg_file_26_out">out, 32, ap_vld, reg_file_26_out, pointer</column>
<column name="reg_file_26_out_ap_vld">out, 1, ap_vld, reg_file_26_out, pointer</column>
<column name="reg_file_25_out">out, 32, ap_vld, reg_file_25_out, pointer</column>
<column name="reg_file_25_out_ap_vld">out, 1, ap_vld, reg_file_25_out, pointer</column>
<column name="reg_file_24_out">out, 32, ap_vld, reg_file_24_out, pointer</column>
<column name="reg_file_24_out_ap_vld">out, 1, ap_vld, reg_file_24_out, pointer</column>
<column name="reg_file_23_out">out, 32, ap_vld, reg_file_23_out, pointer</column>
<column name="reg_file_23_out_ap_vld">out, 1, ap_vld, reg_file_23_out, pointer</column>
<column name="reg_file_22_out">out, 32, ap_vld, reg_file_22_out, pointer</column>
<column name="reg_file_22_out_ap_vld">out, 1, ap_vld, reg_file_22_out, pointer</column>
<column name="reg_file_21_out">out, 32, ap_vld, reg_file_21_out, pointer</column>
<column name="reg_file_21_out_ap_vld">out, 1, ap_vld, reg_file_21_out, pointer</column>
<column name="reg_file_20_out">out, 32, ap_vld, reg_file_20_out, pointer</column>
<column name="reg_file_20_out_ap_vld">out, 1, ap_vld, reg_file_20_out, pointer</column>
<column name="reg_file_19_out">out, 32, ap_vld, reg_file_19_out, pointer</column>
<column name="reg_file_19_out_ap_vld">out, 1, ap_vld, reg_file_19_out, pointer</column>
<column name="reg_file_18_out">out, 32, ap_vld, reg_file_18_out, pointer</column>
<column name="reg_file_18_out_ap_vld">out, 1, ap_vld, reg_file_18_out, pointer</column>
<column name="reg_file_17_out">out, 32, ap_vld, reg_file_17_out, pointer</column>
<column name="reg_file_17_out_ap_vld">out, 1, ap_vld, reg_file_17_out, pointer</column>
<column name="reg_file_16_out">out, 32, ap_vld, reg_file_16_out, pointer</column>
<column name="reg_file_16_out_ap_vld">out, 1, ap_vld, reg_file_16_out, pointer</column>
<column name="reg_file_15_out">out, 32, ap_vld, reg_file_15_out, pointer</column>
<column name="reg_file_15_out_ap_vld">out, 1, ap_vld, reg_file_15_out, pointer</column>
<column name="reg_file_14_out">out, 32, ap_vld, reg_file_14_out, pointer</column>
<column name="reg_file_14_out_ap_vld">out, 1, ap_vld, reg_file_14_out, pointer</column>
<column name="reg_file_13_out">out, 32, ap_vld, reg_file_13_out, pointer</column>
<column name="reg_file_13_out_ap_vld">out, 1, ap_vld, reg_file_13_out, pointer</column>
<column name="reg_file_12_out">out, 32, ap_vld, reg_file_12_out, pointer</column>
<column name="reg_file_12_out_ap_vld">out, 1, ap_vld, reg_file_12_out, pointer</column>
<column name="reg_file_11_out">out, 32, ap_vld, reg_file_11_out, pointer</column>
<column name="reg_file_11_out_ap_vld">out, 1, ap_vld, reg_file_11_out, pointer</column>
<column name="reg_file_10_out">out, 32, ap_vld, reg_file_10_out, pointer</column>
<column name="reg_file_10_out_ap_vld">out, 1, ap_vld, reg_file_10_out, pointer</column>
<column name="reg_file_9_out">out, 32, ap_vld, reg_file_9_out, pointer</column>
<column name="reg_file_9_out_ap_vld">out, 1, ap_vld, reg_file_9_out, pointer</column>
<column name="reg_file_8_out">out, 32, ap_vld, reg_file_8_out, pointer</column>
<column name="reg_file_8_out_ap_vld">out, 1, ap_vld, reg_file_8_out, pointer</column>
<column name="reg_file_7_out">out, 32, ap_vld, reg_file_7_out, pointer</column>
<column name="reg_file_7_out_ap_vld">out, 1, ap_vld, reg_file_7_out, pointer</column>
<column name="reg_file_6_out">out, 32, ap_vld, reg_file_6_out, pointer</column>
<column name="reg_file_6_out_ap_vld">out, 1, ap_vld, reg_file_6_out, pointer</column>
<column name="reg_file_5_out">out, 32, ap_vld, reg_file_5_out, pointer</column>
<column name="reg_file_5_out_ap_vld">out, 1, ap_vld, reg_file_5_out, pointer</column>
<column name="reg_file_4_out">out, 32, ap_vld, reg_file_4_out, pointer</column>
<column name="reg_file_4_out_ap_vld">out, 1, ap_vld, reg_file_4_out, pointer</column>
<column name="reg_file_3_out">out, 32, ap_vld, reg_file_3_out, pointer</column>
<column name="reg_file_3_out_ap_vld">out, 1, ap_vld, reg_file_3_out, pointer</column>
<column name="reg_file_2_out">out, 32, ap_vld, reg_file_2_out, pointer</column>
<column name="reg_file_2_out_ap_vld">out, 1, ap_vld, reg_file_2_out, pointer</column>
<column name="reg_file_1_out">out, 32, ap_vld, reg_file_1_out, pointer</column>
<column name="reg_file_1_out_ap_vld">out, 1, ap_vld, reg_file_1_out, pointer</column>
<column name="reg_file_out">out, 32, ap_vld, reg_file_out, pointer</column>
<column name="reg_file_out_ap_vld">out, 1, ap_vld, reg_file_out, pointer</column>
</table>
</item>
</section>
</profile>
