Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Sep 29 14:00:05 2018
| Host         : z400 running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7a25t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            3 |
|      4 |            2 |
|      6 |            1 |
|      7 |            2 |
|      8 |            1 |
|      9 |            2 |
|     11 |            2 |
|     15 |            1 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           21 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |             612 |          164 |
| Yes          | No                    | No                     |              11 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             550 |          136 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                         Enable Signal                                                         |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in     |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_2         |                1 |              1 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in     |                                                                                                                               |                                                                                                                         |                1 |              1 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg_0                                      |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[19]_i_1_n_0 |                                                                                                                         |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0                                                          |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg_0                                      |                2 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0        | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[16]_i_1_n_0  |                2 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in     | pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/crscode[5]_i_1_n_0                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                   |                2 |              6 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_i_1_n_0                                               |                2 |              7 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0           | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/qpll_qpllreset[0]       |                3 |              7 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0 |                2 |              8 |
|  pcie_7x_0_support_i/gt_cpllpdrefclk               |                                                                                                                               |                                                                                                                         |                4 |              9 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0        |                                                                                                                         |                4 |              9 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_addr[12]_i_1_n_0                                                | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |                3 |             11 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr[10]_i_1_n_0                                                 | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |                2 |             11 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in |                                                                                                                               |                                                                                                                         |                9 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/E[0]                                                             | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig                          |                3 |             16 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxvalid_reg1_reg[0]     |                3 |             16 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_1                 | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/qpll_qpllreset[0]       |                9 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               |                                                                                                                         |               10 |             27 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n                                                              |                9 |             30 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data[31]_i_1_n_0                                                 | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |                9 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/write_en                                                                            | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |                5 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_0                                                                       | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |               14 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0   |               14 |             50 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_be[3]_i_1_n_0                                                   | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |               11 |             52 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata[63]_i_1_n_0                                               | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |               20 |             66 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_reg[3]_0                | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out                                                                  |               14 |             66 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/E[0]                              | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out                                                                  |               11 |             68 |
|  pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0  |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/qpll_qpllreset[0]       |               30 |            106 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out                                                                  |               30 |            115 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[1]_i_1_n_0                                                  | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |               28 |            128 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in     |                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                   |               28 |            130 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in |                                                                                                                               | app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]                                                                         |               45 |            152 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


