Timing Analyzer report for de0-nano-test-setup
Sun Apr  3 15:04:39 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; de0-nano-test-setup                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.9%      ;
;     Processors 3-4         ;   7.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; SDC File List                                                     ;
+-------------------------------+--------+--------------------------+
; SDC File Path                 ; Status ; Read at                  ;
+-------------------------------+--------+--------------------------+
; de0n-neorv32-sdram-direct.sdc ; OK     ; Sun Apr  3 15:04:37 2022 ;
+-------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] } ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -1.500 ; 3.500  ; 50.00      ; 1         ; 2           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 150.78 MHz ; 150.78 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 3.368 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.751 ; 0.000         ;
; CLOCK_50                                                 ; 9.834 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.368 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.444 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.489      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.488      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.533 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.400      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.376      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.599 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.334      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.613 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.320      ;
; 3.641 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.292      ;
; 3.641 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.292      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.REFRESH      ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.REFRESH      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; wb_sdram:inst_wb_sdram|sdram_req                           ; wb_sdram:inst_wb_sdram|sdram_req                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; wb_sdram:inst_wb_sdram|sdram_we                            ; wb_sdram:inst_wb_sdram|sdram_we                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.375 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; wb_sdram:inst_wb_sdram|read_ack                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.377 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.382 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|write_ack                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.553 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.ACTIVE       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[0]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.557 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.569 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_DONE                ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.589 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.618 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[1]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.836      ;
; 0.623 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[2]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.841      ;
; 0.687 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.690 ; wb_sdram:inst_wb_sdram|sdram_mask[0]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.911      ;
; 0.697 ; wb_sdram:inst_wb_sdram|sdram_mask[3]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.918      ;
; 0.717 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[0]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.936      ;
; 0.794 ; wb_sdram:inst_wb_sdram|sdram_mask[1]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.015      ;
; 0.803 ; wb_sdram:inst_wb_sdram|sdram_mask[2]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.024      ;
; 0.810 ; wb_sdram:inst_wb_sdram|sdram_we                            ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.032      ;
; 0.832 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.844 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.IDLE         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.849 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.851 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.852 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.852 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.858 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.875 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|sdram_we                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
; 0.879 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.934 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.153      ;
; 0.937 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.156      ;
; 0.942 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.161      ;
; 0.943 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.943 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.944 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.165      ;
; 0.947 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.166      ;
; 0.953 ; wb_sdram:inst_wb_sdram|sdram_req                           ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.ACTIVE       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.175      ;
; 0.954 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.956 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 167.93 MHz ; 167.93 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.045 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.746 ; 0.000         ;
; CLOCK_50                                                 ; 9.817 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.045 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.895      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.090 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.850      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.100 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.840      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.176 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.764      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.183 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.757      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.224 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.716      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.233 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.707      ;
; 4.267 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.673      ;
; 4.267 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.673      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.REFRESH      ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.REFRESH      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram:inst_wb_sdram|sdram_req                           ; wb_sdram:inst_wb_sdram|sdram_req                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram:inst_wb_sdram|sdram_we                            ; wb_sdram:inst_wb_sdram|sdram_we                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.334 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.533      ;
; 0.340 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; wb_sdram:inst_wb_sdram|read_ack                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.345 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|write_ack                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.543      ;
; 0.500 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.ACTIVE       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[0]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.511 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_DONE                ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.530 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.530 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.549 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[1]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.748      ;
; 0.553 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[2]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.752      ;
; 0.626 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.824      ;
; 0.634 ; wb_sdram:inst_wb_sdram|sdram_mask[0]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.836      ;
; 0.643 ; wb_sdram:inst_wb_sdram|sdram_mask[3]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.845      ;
; 0.651 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[0]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.850      ;
; 0.729 ; wb_sdram:inst_wb_sdram|sdram_mask[1]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.931      ;
; 0.737 ; wb_sdram:inst_wb_sdram|sdram_mask[2]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.939      ;
; 0.744 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.748 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; wb_sdram:inst_wb_sdram|sdram_we                            ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.951      ;
; 0.749 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.750 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.753 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.770 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.775 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.IDLE         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.775 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.786 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.788 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|sdram_we                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.986      ;
; 0.833 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.033      ;
; 0.837 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.037      ;
; 0.841 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.844 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.049      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 6.189 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.784 ; 0.000         ;
; CLOCK_50                                                 ; 9.584 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.189 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.315 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.635      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.317 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.633      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.402 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.548      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.404 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.546      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.420 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.530      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.436 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.514      ;
; 6.440 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.510      ;
; 6.440 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]  ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.510      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|sdram_req                           ; wb_sdram:inst_wb_sdram|sdram_req                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.REFRESH      ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.REFRESH      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|sdram_we                            ; wb_sdram:inst_wb_sdram|sdram_we                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; wb_sdram:inst_wb_sdram|read_ack                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|write_ack                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.286 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.ACTIVE       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[0]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.296 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_DONE                ; wb_sdram:inst_wb_sdram|fsm_state.STATE_IDLE                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.316 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.330 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[1]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.335 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.INIT         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[2]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.357 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_1              ; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_2              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.478      ;
; 0.367 ; wb_sdram:inst_wb_sdram|sdram_mask[0]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.490      ;
; 0.369 ; wb_sdram:inst_wb_sdram|sdram_mask[3]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.492      ;
; 0.376 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[0]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.420 ; wb_sdram:inst_wb_sdram|sdram_mask[1]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.543      ;
; 0.425 ; wb_sdram:inst_wb_sdram|sdram_mask[2]                       ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|mask_reg[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.548      ;
; 0.425 ; wb_sdram:inst_wb_sdram|sdram_we                            ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.550      ;
; 0.442 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.MODE         ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.IDLE         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.445 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.453 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_1             ; wb_sdram:inst_wb_sdram|sdram_we                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[12]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[1]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[0]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[2]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[4]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.472 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.488 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.500 ; wb_sdram:inst_wb_sdram|sdram_req                           ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.ACTIVE       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.502 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|we_reg             ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.623      ;
; 0.508 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[13]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[8]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[3] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[6] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[1] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[4] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[5] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[8] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[5]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[7] ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|refresh_counter[9] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[9]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[11]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[3]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[6]    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[7]    ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|wait_counter[10]   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 3.368 ; 0.186 ; N/A      ; N/A     ; 4.746               ;
;  CLOCK_50                                                 ; N/A   ; N/A   ; N/A      ; N/A     ; 9.584               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 3.368 ; 0.186 ; N/A      ; N/A     ; 4.746               ;
; Design-wide TNS                                           ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; gpio_o[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_o[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart0_txd_o    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_o[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_o[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TDO_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMU     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; gpio_i[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_i[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_i[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_i[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_i[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_i[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_i[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_i[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nTRST_i                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TCK_i                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TMS_i                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TDI_i                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_i                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rstn_i                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart0_rxd_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpio_o[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.01e-08 V                   ; 3.09 V              ; -0.0319 V           ; 0.103 V                              ; 0.142 V                              ; 1.14e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.01e-08 V                  ; 3.09 V             ; -0.0319 V          ; 0.103 V                             ; 0.142 V                             ; 1.14e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; gpio_o[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.01e-08 V                   ; 3.09 V              ; -0.0319 V           ; 0.103 V                              ; 0.142 V                              ; 1.14e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.01e-08 V                  ; 3.09 V             ; -0.0319 V          ; 0.103 V                             ; 0.142 V                             ; 1.14e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; gpio_o[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.01e-08 V                   ; 3.09 V              ; -0.0319 V           ; 0.103 V                              ; 0.142 V                              ; 1.14e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.01e-08 V                  ; 3.09 V             ; -0.0319 V          ; 0.103 V                             ; 0.142 V                             ; 1.14e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; gpio_o[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.01e-08 V                   ; 3.09 V              ; -0.0319 V           ; 0.103 V                              ; 0.142 V                              ; 1.14e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.01e-08 V                  ; 3.09 V             ; -0.0319 V          ; 0.103 V                             ; 0.142 V                             ; 1.14e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; gpio_o[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.78e-08 V                   ; 3.09 V              ; -0.0289 V           ; 0.208 V                              ; 0.229 V                              ; 1.63e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.78e-08 V                  ; 3.09 V             ; -0.0289 V          ; 0.208 V                             ; 0.229 V                             ; 1.63e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; gpio_o[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.78e-08 V                   ; 3.08 V              ; -0.00353 V          ; 0.162 V                              ; 0.28 V                               ; 9.06e-09 s                  ; 6.08e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.78e-08 V                  ; 3.08 V             ; -0.00353 V         ; 0.162 V                             ; 0.28 V                              ; 9.06e-09 s                 ; 6.08e-09 s                 ; Yes                       ; Yes                       ;
; gpio_o[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.78e-08 V                   ; 3.1 V               ; -0.0353 V           ; 0.155 V                              ; 0.289 V                              ; 1.09e-09 s                  ; 6.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.78e-08 V                  ; 3.1 V              ; -0.0353 V          ; 0.155 V                             ; 0.289 V                             ; 1.09e-09 s                 ; 6.95e-10 s                 ; Yes                       ; Yes                       ;
; gpio_o[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.78e-08 V                   ; 3.08 V              ; -0.00353 V          ; 0.162 V                              ; 0.28 V                               ; 9.06e-09 s                  ; 6.08e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.78e-08 V                  ; 3.08 V             ; -0.00353 V         ; 0.162 V                             ; 0.28 V                              ; 9.06e-09 s                 ; 6.08e-09 s                 ; Yes                       ; Yes                       ;
; gpio_o[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio_o[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio_o[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio_o[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio_o[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; gpio_o[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio_o[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; gpio_o[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; gpio_o[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; gpio_o[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; gpio_o[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio_o[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; gpio_o[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; gpio_o[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; uart0_txd_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.01e-08 V                   ; 3.09 V              ; -0.0319 V           ; 0.103 V                              ; 0.142 V                              ; 1.14e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.01e-08 V                  ; 3.09 V             ; -0.0319 V          ; 0.103 V                             ; 0.142 V                             ; 1.14e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; pwm_o[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; pwm_o[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; TDO_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.01e-08 V                   ; 3.09 V              ; -0.0319 V           ; 0.103 V                              ; 0.142 V                              ; 1.14e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.01e-08 V                  ; 3.09 V             ; -0.0319 V          ; 0.103 V                             ; 0.142 V                             ; 1.14e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQMU     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpio_o[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.33e-06 V                   ; 3.09 V              ; -0.0159 V           ; 0.049 V                              ; 0.159 V                              ; 1.4e-09 s                   ; 9.83e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.33e-06 V                  ; 3.09 V             ; -0.0159 V          ; 0.049 V                             ; 0.159 V                             ; 1.4e-09 s                  ; 9.83e-10 s                 ; Yes                       ; Yes                       ;
; gpio_o[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.33e-06 V                   ; 3.09 V              ; -0.0159 V           ; 0.049 V                              ; 0.159 V                              ; 1.4e-09 s                   ; 9.83e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.33e-06 V                  ; 3.09 V             ; -0.0159 V          ; 0.049 V                             ; 0.159 V                             ; 1.4e-09 s                  ; 9.83e-10 s                 ; Yes                       ; Yes                       ;
; gpio_o[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.33e-06 V                   ; 3.09 V              ; -0.0159 V           ; 0.049 V                              ; 0.159 V                              ; 1.4e-09 s                   ; 9.83e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.33e-06 V                  ; 3.09 V             ; -0.0159 V          ; 0.049 V                             ; 0.159 V                             ; 1.4e-09 s                  ; 9.83e-10 s                 ; Yes                       ; Yes                       ;
; gpio_o[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.33e-06 V                   ; 3.09 V              ; -0.0159 V           ; 0.049 V                              ; 0.159 V                              ; 1.4e-09 s                   ; 9.83e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.33e-06 V                  ; 3.09 V             ; -0.0159 V          ; 0.049 V                             ; 0.159 V                             ; 1.4e-09 s                  ; 9.83e-10 s                 ; Yes                       ; Yes                       ;
; gpio_o[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.58e-06 V                   ; 3.09 V              ; -0.0142 V           ; 0.087 V                              ; 0.168 V                              ; 1.98e-09 s                  ; 1.33e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.58e-06 V                  ; 3.09 V             ; -0.0142 V          ; 0.087 V                             ; 0.168 V                             ; 1.98e-09 s                 ; 1.33e-09 s                 ; Yes                       ; Yes                       ;
; gpio_o[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.58e-06 V                   ; 3.08 V              ; 3.58e-06 V          ; 0.102 V                              ; 0.173 V                              ; 1.1e-08 s                   ; 7.5e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.58e-06 V                  ; 3.08 V             ; 3.58e-06 V         ; 0.102 V                             ; 0.173 V                             ; 1.1e-08 s                  ; 7.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio_o[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.58e-06 V                   ; 3.09 V              ; -0.0167 V           ; 0.07 V                               ; 0.14 V                               ; 1.34e-09 s                  ; 9.02e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.58e-06 V                  ; 3.09 V             ; -0.0167 V          ; 0.07 V                              ; 0.14 V                              ; 1.34e-09 s                 ; 9.02e-10 s                 ; Yes                       ; Yes                       ;
; gpio_o[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.58e-06 V                   ; 3.08 V              ; 3.58e-06 V          ; 0.102 V                              ; 0.173 V                              ; 1.1e-08 s                   ; 7.5e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.58e-06 V                  ; 3.08 V             ; 3.58e-06 V         ; 0.102 V                             ; 0.173 V                             ; 1.1e-08 s                  ; 7.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio_o[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio_o[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio_o[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio_o[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio_o[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; gpio_o[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio_o[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; gpio_o[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; gpio_o[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; gpio_o[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; gpio_o[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio_o[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; gpio_o[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; gpio_o[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; uart0_txd_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.33e-06 V                   ; 3.09 V              ; -0.0159 V           ; 0.049 V                              ; 0.159 V                              ; 1.4e-09 s                   ; 9.83e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.33e-06 V                  ; 3.09 V             ; -0.0159 V          ; 0.049 V                             ; 0.159 V                             ; 1.4e-09 s                  ; 9.83e-10 s                 ; Yes                       ; Yes                       ;
; pwm_o[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; pwm_o[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; TDO_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.33e-06 V                   ; 3.09 V              ; -0.0159 V           ; 0.049 V                              ; 0.159 V                              ; 1.4e-09 s                   ; 9.83e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.33e-06 V                  ; 3.09 V             ; -0.0159 V          ; 0.049 V                             ; 0.159 V                             ; 1.4e-09 s                  ; 9.83e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQML     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQMU     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpio_o[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; gpio_o[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; gpio_o[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; gpio_o[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; gpio_o[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; gpio_o[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.46 V              ; -0.00649 V          ; 0.334 V                              ; 0.31 V                               ; 7.87e-09 s                  ; 5.6e-09 s                   ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.46 V             ; -0.00649 V         ; 0.334 V                             ; 0.31 V                              ; 7.87e-09 s                 ; 5.6e-09 s                  ; No                        ; No                        ;
; gpio_o[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; gpio_o[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.46 V              ; -0.00649 V          ; 0.334 V                              ; 0.31 V                               ; 7.87e-09 s                  ; 5.6e-09 s                   ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.46 V             ; -0.00649 V         ; 0.334 V                             ; 0.31 V                              ; 7.87e-09 s                 ; 5.6e-09 s                  ; No                        ; No                        ;
; gpio_o[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_o[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_o[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_o[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_o[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; gpio_o[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_o[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio_o[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio_o[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; gpio_o[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; gpio_o[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_o[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio_o[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio_o[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; uart0_txd_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; pwm_o[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; pwm_o[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TDO_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQMU     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 8566     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 8566     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 101   ; 101  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; Target                                                   ; Clock                                                    ; Type      ; Status        ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained   ;
; clk_i                                                    ;                                                          ; Base      ; Unconstrained ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; TDI_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn_i      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart0_rxd_i ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SDRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMU     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDO_o          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_o[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_o[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart0_txd_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; TDI_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn_i      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart0_rxd_i ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SDRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMU     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDO_o          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_o[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_o[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_o[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart0_txd_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr  3 15:04:35 2022
Info: Command: quartus_sta de0-nano-test-setup -c de0-nano-test-setup
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'de0n-neorv32-sdram-direct.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: clk_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|uart_txd_o is being clocked by clk_i
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.368               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.751               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.834               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|uart_txd_o is being clocked by clk_i
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.045               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.746               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.817               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|uart_txd_o is being clocked by clk_i
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.189               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.784               0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.584               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 541 megabytes
    Info: Processing ended: Sun Apr  3 15:04:39 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


