#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 31 15:32:01 2018
# Process ID: 7532
# Current directory: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2108 C:\Users\user\Desktop\Everyhting\College\4th Year\FYP\RISC-V.xpr
# Log file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/vivado.log
# Journal file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 785.391 ; gain = 66.016
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: RISCV_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 920.977 ; gain = 108.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_Top' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:46]
WARNING: [Synth 8-3848] Net instr_addr in module/entity RISCV_Top does not have driver. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:40]
WARNING: [Synth 8-3848] Net data_addr in module/entity RISCV_Top does not have driver. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:41]
WARNING: [Synth 8-3848] Net data_out in module/entity RISCV_Top does not have driver. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:42]
WARNING: [Synth 8-3848] Net ctrl_out in module/entity RISCV_Top does not have driver. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Top' (1#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:46]
WARNING: [Synth 8-3330] design RISCV_Top has an empty top module
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[31]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[30]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[29]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[28]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[27]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[26]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[25]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[24]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[23]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[22]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[21]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[20]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[19]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[18]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[17]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[16]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[15]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[14]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[13]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[12]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[11]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[10]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[9]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[8]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[7]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[6]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[5]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[4]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[3]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[2]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[1]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port instr_addr[0]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[8]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[7]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[6]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[5]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[4]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[3]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[2]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[1]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_addr[0]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[31]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[30]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[29]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[28]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[27]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[26]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[25]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[24]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[23]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[22]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[21]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[20]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[19]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[18]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[17]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[16]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[15]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[14]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[13]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[12]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[11]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[10]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[9]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[8]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[7]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[6]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[5]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[4]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[3]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[2]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[1]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port data_out[0]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port ctrl_out[7]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port ctrl_out[6]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port ctrl_out[5]
WARNING: [Synth 8-3331] design RISCV_Top has unconnected port ctrl_out[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 974.285 ; gain = 162.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 974.285 ; gain = 162.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 974.285 ; gain = 162.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1318.980 ; gain = 506.973
7 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 1318.980 ; gain = 506.973
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.125 ; gain = 10.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_Top' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Top' (1#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:46]
WARNING: [Synth 8-3330] design RISCV_Top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.191 ; gain = 48.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.191 ; gain = 48.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.191 ; gain = 48.211
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1367.191 ; gain = 48.211
set_property top RISCV_ID [current_fileset]
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.191 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:14]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:62]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:74]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:86]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:98]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:110]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:123]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:136]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:149]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:162]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:175]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:189]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:203]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:217]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:231]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:245]
WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:259]
WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:280]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:424]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:454]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:473]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:494]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:514]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:531]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:548]
WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:569]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:579]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:594]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:619]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:634]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:645]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:663]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:698]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:711]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:724]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:738]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:752]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:762]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:782]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_PS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:798]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:818]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:833]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:843]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:861]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:871]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:886]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:902]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:913]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:923]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:933]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:943]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:953]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:981]
WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1030]
WARNING: [Synth 8-2490] overwriting previous definition of module CMACE4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1840]
WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2756]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2766]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2812]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2883]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2931]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2989]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3048]
WARNING: [Synth 8-2490] overwriting previous definition of module DPHY_DIFFINBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3065]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3087]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3160]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3234]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3313]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3430]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3564]
WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3716]
WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3770]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3784]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3801]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3819]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3837]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3854]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3867]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3880]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3926]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3940]
WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3986]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4000]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4018]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4038]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1375.855 ; gain = 8.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_ID.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'RISCV_ID' (1#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/sources_1/new/RISCV_ID.vhd:38]
WARNING: [Synth 8-3330] design RISCV_ID has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1406.977 ; gain = 39.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1406.977 ; gain = 39.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1406.977 ; gain = 39.785
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.977 ; gain = 39.785
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 15:43:44 2018...
