digraph "CFG for '_Z17stencil_1d_globalPfS_S_' function" {
	label="CFG for '_Z17stencil_1d_globalPfS_S_' function";

	Node0x5a98b90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = add nuw nsw i32 %4, 4\l  %14 = sext i32 %12 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %17 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %13\l  store float %16, float addrspace(3)* %17, align 4, !tbaa !7\l  %18 = icmp ult i32 %4, 4\l  br i1 %18, label %19, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5a98b90:s0 -> Node0x5a9b530;
	Node0x5a98b90:s1 -> Node0x5a9bd70;
	Node0x5a9b530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = add nsw i32 %12, -4\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %24 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %4\l  store float %23, float addrspace(3)* %24, align 4, !tbaa !7\l  %25 = add nsw i32 %12, 32\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %29 = add nuw nsw i32 %4, 36\l  %30 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %29\l  store float %28, float addrspace(3)* %30, align 4, !tbaa !7\l  br label %31\l}"];
	Node0x5a9b530 -> Node0x5a9bd70;
	Node0x5a9bd70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %32 = getelementptr inbounds float, float addrspace(1)* %2, i64 1\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %34 = add nuw nsw i32 %4, 5\l  %35 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %34\l  %36 = load float, float addrspace(3)* %35, align 4, !tbaa !7\l  %37 = add nuw nsw i32 %4, 3\l  %38 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %37\l  %39 = load float, float addrspace(3)* %38, align 4, !tbaa !7\l  %40 = fsub contract float %36, %39\l  %41 = fmul contract float %33, %40\l  %42 = fadd contract float %41, 0.000000e+00\l  %43 = getelementptr inbounds float, float addrspace(1)* %2, i64 2\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %45 = add nuw nsw i32 %4, 6\l  %46 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %45\l  %47 = load float, float addrspace(3)* %46, align 4, !tbaa !7\l  %48 = add nuw nsw i32 %4, 2\l  %49 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %48\l  %50 = load float, float addrspace(3)* %49, align 4, !tbaa !7\l  %51 = fsub contract float %47, %50\l  %52 = fmul contract float %44, %51\l  %53 = fadd contract float %42, %52\l  %54 = getelementptr inbounds float, float addrspace(1)* %2, i64 3\l  %55 = load float, float addrspace(1)* %54, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %56 = add nuw nsw i32 %4, 7\l  %57 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %56\l  %58 = load float, float addrspace(3)* %57, align 4, !tbaa !7\l  %59 = add nuw nsw i32 %4, 1\l  %60 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %59\l  %61 = load float, float addrspace(3)* %60, align 4, !tbaa !7\l  %62 = fsub contract float %58, %61\l  %63 = fmul contract float %55, %62\l  %64 = fadd contract float %53, %63\l  %65 = getelementptr inbounds float, float addrspace(1)* %2, i64 4\l  %66 = load float, float addrspace(1)* %65, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %67 = add nuw nsw i32 %4, 8\l  %68 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %67\l  %69 = load float, float addrspace(3)* %68, align 4, !tbaa !7\l  %70 = getelementptr inbounds [40 x float], [40 x float] addrspace(3)*\l... @_ZZ17stencil_1d_globalPfS_S_E4smem, i32 0, i32 %4\l  %71 = load float, float addrspace(3)* %70, align 4, !tbaa !7\l  %72 = fsub contract float %69, %71\l  %73 = fmul contract float %66, %72\l  %74 = fadd contract float %64, %73\l  %75 = getelementptr inbounds float, float addrspace(1)* %1, i64 %14\l  store float %74, float addrspace(1)* %75, align 4, !tbaa !7\l  ret void\l}"];
}
