Analysis & Synthesis report for DE2_115_CAMERA
Fri Jun 13 08:10:30 2025
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115_CAMERA|ps2:mouse|cur_state
 12. State Machine - |DE2_115_CAMERA|Top:top0|state_r
 13. State Machine - |DE2_115_CAMERA|Top:top0|AudPlayer:player0|state
 14. State Machine - |DE2_115_CAMERA|Top:top0|AudDSP:dsp0|state
 15. State Machine - |DE2_115_CAMERA|Top:top0|I2cInitializer:init0|state
 16. State Machine - |DE2_115_CAMERA|display:disp|collision:collision|state
 17. State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 41. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 42. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 43. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 62. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 63. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 64. Source assignments for audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated
 65. Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0
 66. Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2|rsa_qsys_altpll_0_dffpipe_l2c:dffpipe3
 67. Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Parameter Settings for User Entity Instance: CCD_Capture:u3
 70. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component
 71. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: Sdram_Control:u7
 73. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 74. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 75. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 76. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 77. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 78. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 79. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 80. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 81. Parameter Settings for User Entity Instance: VGA_Controller:u1
 82. Parameter Settings for User Entity Instance: opening:open
 83. Parameter Settings for User Entity Instance: display:disp
 84. Parameter Settings for User Entity Instance: display:disp|green_detect:green_detect
 85. Parameter Settings for User Entity Instance: display:disp|motion:motion
 86. Parameter Settings for User Entity Instance: display:disp|rotation:ball
 87. Parameter Settings for User Entity Instance: display:disp|collision:collision
 88. Parameter Settings for User Entity Instance: Top:top0
 89. Parameter Settings for User Entity Instance: Top:top0|I2cInitializer:init0
 90. Parameter Settings for User Entity Instance: Top:top0|AudDSP:dsp0
 91. Parameter Settings for User Entity Instance: Top:top0|AudPlayer:player0
 92. Parameter Settings for User Entity Instance: audio:audio0|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller
 94. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Parameter Settings for User Entity Instance: Debounce:deb1
 97. Parameter Settings for User Entity Instance: Debounce:deb2
 98. Parameter Settings for User Entity Instance: ps2:mouse
 99. Parameter Settings for Inferred Entity Instance: display:disp|lpm_mult:Mult1
100. Parameter Settings for Inferred Entity Instance: display:disp|lpm_mult:Mult0
101. Parameter Settings for Inferred Entity Instance: display:disp|ball:ball30|lpm_mult:Mult0
102. Parameter Settings for Inferred Entity Instance: display:disp|lpm_mult:Mult2
103. Parameter Settings for Inferred Entity Instance: display:disp|rotation:ball|lpm_mult:Mult1
104. Parameter Settings for Inferred Entity Instance: display:disp|rotation:ball|lpm_mult:Mult2
105. Parameter Settings for Inferred Entity Instance: display:disp|rotation:ball|lpm_mult:Mult0
106. altshift_taps Parameter Settings by Entity Instance
107. altpll Parameter Settings by Entity Instance
108. altsyncram Parameter Settings by Entity Instance
109. lpm_mult Parameter Settings by Entity Instance
110. Port Connectivity Checks: "Debounce:deb2"
111. Port Connectivity Checks: "Debounce:deb1"
112. Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
113. Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller"
114. Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_kpa2:sd1"
115. Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0"
116. Port Connectivity Checks: "audio:audio0"
117. Port Connectivity Checks: "Top:top0"
118. Port Connectivity Checks: "display:disp|ball:ball30"
119. Port Connectivity Checks: "display:disp|ball:ball0"
120. Port Connectivity Checks: "display:disp|rotation:ball"
121. Port Connectivity Checks: "display:disp|motion:motion"
122. Port Connectivity Checks: "display:disp|image:pokemon2"
123. Port Connectivity Checks: "display:disp|image:pokemon1"
124. Port Connectivity Checks: "display:disp|image:logo"
125. Port Connectivity Checks: "display:disp|image:badge"
126. Port Connectivity Checks: "opening:open|image:opening"
127. Port Connectivity Checks: "opening:open|image:logo"
128. Port Connectivity Checks: "opening:open|image:badge"
129. Port Connectivity Checks: "VGA_Controller:u1"
130. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
131. Port Connectivity Checks: "I2C_CCD_Config:u8"
132. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
133. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
134. Port Connectivity Checks: "Sdram_Control:u7"
135. Port Connectivity Checks: "sdram_pll:u6"
136. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1"
137. Port Connectivity Checks: "RAW2RGB:u4"
138. Port Connectivity Checks: "CCD_Capture:u3"
139. Post-Synthesis Netlist Statistics for Top Partition
140. Elapsed Time Per Partition
141. Analysis & Synthesis Messages
142. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 13 08:10:30 2025       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115_CAMERA                              ;
; Top-level Entity Name              ; DE2_115_CAMERA                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,472                                       ;
;     Total combinational functions  ; 4,011                                       ;
;     Dedicated logic registers      ; 1,855                                       ;
; Total registers                    ; 1855                                        ;
; Total pins                         ; 428                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,689,080                                   ;
; Embedded Multiplier 9-bit elements ; 5                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_CAMERA     ; DE2_115_CAMERA     ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library  ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+----------+
; our_code/ball.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/ball.sv                                          ;          ;
; our_code/rotation.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/rotation.sv                                      ;          ;
; our_code/memory.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/memory.sv                                        ;          ;
; our_code/random.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/random.sv                                        ;          ;
; our_code/collision.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/collision.sv                                     ;          ;
; our_code/opening.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/opening.sv                                       ;          ;
; our_code/green_detect.sv                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/green_detect.sv                                  ;          ;
; our_code/speed.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/speed.sv                                         ;          ;
; our_code/ps2.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/ps2.v                                            ;          ;
; our_code/downsample2D.sv                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/downsample2D.sv                                  ;          ;
; rsa_qsys/synthesis/rsa_qsys.v                             ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/rsa_qsys/synthesis/rsa_qsys.v                             ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/rsa_qsys/synthesis/submodules/altera_reset_controller.v   ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/rsa_qsys/synthesis/submodules/altera_reset_synchronizer.v ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/rsa_qsys_altpll_0.v         ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/rsa_qsys/synthesis/submodules/rsa_qsys_altpll_0.v         ; rsa_qsys ;
; our_code/Debounce.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/Debounce.sv                                      ;          ;
; our_code/audio.v                                          ; yes             ; User Wizard-Generated File   ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/audio.v                                          ;          ;
; our_code/Top.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/Top.sv                                           ;          ;
; our_code/Player.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/Player.sv                                        ;          ;
; our_code/I2C.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/I2C.sv                                           ;          ;
; our_code/DSP.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/DSP.sv                                           ;          ;
; our_code/motion.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/motion.sv                                        ;          ;
; our_code/image.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/image.sv                                         ;          ;
; our_code/display.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/our_code/display.sv                                       ;          ;
; Sdram_Control/command.v                                   ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/Sdram_Control/command.v                                   ;          ;
; Sdram_Control/control_interface.v                         ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/Sdram_Control/control_interface.v                         ;          ;
; Sdram_Control/sdr_data_path.v                             ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v                             ;          ;
; Sdram_Control/Sdram_Control.v                             ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v                             ;          ;
; Sdram_Control/Sdram_Params.h                              ; yes             ; User Unspecified File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/Sdram_Control/Sdram_Params.h                              ;          ;
; Sdram_Control/Sdram_RD_FIFO.v                             ; yes             ; User Wizard-Generated File   ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v                             ;          ;
; Sdram_Control/Sdram_WR_FIFO.v                             ; yes             ; User Wizard-Generated File   ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v                             ;          ;
; v/CCD_Capture.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/CCD_Capture.v                                           ;          ;
; v/I2C_CCD_Config.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/I2C_CCD_Config.v                                        ;          ;
; v/I2C_Controller.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/I2C_Controller.v                                        ;          ;
; v/Line_Buffer.v                                           ; yes             ; User Wizard-Generated File   ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/Line_Buffer.v                                           ;          ;
; v/RAW2RGB.v                                               ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/RAW2RGB.v                                               ;          ;
; v/Reset_Delay.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/Reset_Delay.v                                           ;          ;
; v/SEG7_LUT.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/SEG7_LUT.v                                              ;          ;
; v/SEG7_LUT_8.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/SEG7_LUT_8.v                                            ;          ;
; v/VGA_Controller.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/VGA_Controller.v                                        ;          ;
; v/sdram_pll.v                                             ; yes             ; User Wizard-Generated File   ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/v/sdram_pll.v                                             ;          ;
; VGA_Param.h                                               ; yes             ; User Unspecified File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/VGA_Param.h                                               ;          ;
; DE2_115_CAMERA.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/DE2_115_CAMERA.v                                          ;          ;
; altshift_taps.tdf                                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                               ;          ;
; altdpram.inc                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                    ;          ;
; lpm_counter.inc                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;          ;
; lpm_compare.inc                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;          ;
; lpm_constant.inc                                          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                ;          ;
; db/shift_taps_4cs.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/shift_taps_4cs.tdf                                     ;          ;
; db/altsyncram_bka1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/altsyncram_bka1.tdf                                    ;          ;
; db/cntr_auf.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/cntr_auf.tdf                                           ;          ;
; db/cmpr_7ic.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/cmpr_7ic.tdf                                           ;          ;
; altpll.tdf                                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                      ;          ;
; aglobal150.inc                                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                  ;          ;
; stratix_pll.inc                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;          ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;          ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;          ;
; db/altpll_f423.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/altpll_f423.tdf                                        ;          ;
; dcfifo_mixed_widths.tdf                                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                         ;          ;
; db/dcfifo_lhh1.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/dcfifo_lhh1.tdf                                        ;          ;
; db/a_gray2bin_ugb.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/a_gray2bin_ugb.tdf                                     ;          ;
; db/a_graycounter_t57.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/a_graycounter_t57.tdf                                  ;          ;
; db/a_graycounter_ojc.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/a_graycounter_ojc.tdf                                  ;          ;
; db/altsyncram_rj31.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/altsyncram_rj31.tdf                                    ;          ;
; db/dffpipe_gd9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/dffpipe_gd9.tdf                                        ;          ;
; db/alt_synch_pipe_ikd.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/alt_synch_pipe_ikd.tdf                                 ;          ;
; db/dffpipe_hd9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/dffpipe_hd9.tdf                                        ;          ;
; db/alt_synch_pipe_jkd.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/alt_synch_pipe_jkd.tdf                                 ;          ;
; db/dffpipe_id9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/dffpipe_id9.tdf                                        ;          ;
; db/cmpr_f66.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/cmpr_f66.tdf                                           ;          ;
; db/cntr_54e.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/cntr_54e.tdf                                           ;          ;
; db/dcfifo_dih1.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/dcfifo_dih1.tdf                                        ;          ;
; db/a_graycounter_s57.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/a_graycounter_s57.tdf                                  ;          ;
; db/a_graycounter_pjc.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/a_graycounter_pjc.tdf                                  ;          ;
; db/altsyncram_sj31.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/altsyncram_sj31.tdf                                    ;          ;
; db/alt_synch_pipe_kkd.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/alt_synch_pipe_kkd.tdf                                 ;          ;
; db/dffpipe_jd9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/dffpipe_jd9.tdf                                        ;          ;
; db/alt_synch_pipe_lkd.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/alt_synch_pipe_lkd.tdf                                 ;          ;
; db/dffpipe_kd9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/dffpipe_kd9.tdf                                        ;          ;
; altsyncram.tdf                                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;          ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;          ;
; lpm_mux.inc                                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;          ;
; lpm_decode.inc                                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;          ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;          ;
; altrom.inc                                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                      ;          ;
; altram.inc                                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                      ;          ;
; db/altsyncram_23a1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/altsyncram_23a1.tdf                                    ;          ;
; db/decode_1aa.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/decode_1aa.tdf                                         ;          ;
; db/mux_8qb.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/mux_8qb.tdf                                            ;          ;
; lpm_mult.tdf                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;          ;
; lpm_add_sub.inc                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;          ;
; multcore.inc                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                    ;          ;
; bypassff.inc                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                    ;          ;
; altshift.inc                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                    ;          ;
; db/mult_73t.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/mult_73t.tdf                                           ;          ;
; multcore.tdf                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                    ;          ;
; csa_add.inc                                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                     ;          ;
; mpar_add.inc                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                    ;          ;
; muleabz.inc                                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                     ;          ;
; mul_lfrg.inc                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                    ;          ;
; mul_boothc.inc                                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                  ;          ;
; alt_ded_mult.inc                                          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                ;          ;
; alt_ded_mult_y.inc                                        ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                              ;          ;
; dffpipe.inc                                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                     ;          ;
; mpar_add.tdf                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                    ;          ;
; lpm_add_sub.tdf                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                 ;          ;
; addcore.inc                                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                     ;          ;
; look_add.inc                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                    ;          ;
; alt_stratix_add_sub.inc                                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                         ;          ;
; db/add_sub_lgh.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/add_sub_lgh.tdf                                        ;          ;
; db/add_sub_pgh.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/add_sub_pgh.tdf                                        ;          ;
; altshift.tdf                                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                    ;          ;
; db/mult_bft.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/db/mult_bft.tdf                                           ;          ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,472                                                                  ;
;                                             ;                                                                        ;
; Total combinational functions               ; 4011                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                        ;
;     -- 4 input functions                    ; 1662                                                                   ;
;     -- 3 input functions                    ; 868                                                                    ;
;     -- <=2 input functions                  ; 1481                                                                   ;
;                                             ;                                                                        ;
; Logic elements by mode                      ;                                                                        ;
;     -- normal mode                          ; 2732                                                                   ;
;     -- arithmetic mode                      ; 1279                                                                   ;
;                                             ;                                                                        ;
; Total registers                             ; 1855                                                                   ;
;     -- Dedicated logic registers            ; 1855                                                                   ;
;     -- I/O registers                        ; 0                                                                      ;
;                                             ;                                                                        ;
; I/O pins                                    ; 428                                                                    ;
; Total memory bits                           ; 2689080                                                                ;
;                                             ;                                                                        ;
; Embedded Multiplier 9-bit elements          ; 5                                                                      ;
;                                             ;                                                                        ;
; Total PLLs                                  ; 2                                                                      ;
;     -- PLLs                                 ; 2                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1194                                                                   ;
; Total fan-out                               ; 26463                                                                  ;
; Average fan-out                             ; 3.64                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_CAMERA                                              ; 4011 (127)        ; 1855 (14)    ; 2689080     ; 5            ; 3       ; 1         ; 428  ; 0            ; |DE2_115_CAMERA                                                                                                                                                                            ; work         ;
;    |CCD_Capture:u3|                                          ; 87 (87)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CCD_Capture:u3                                                                                                                                                             ; work         ;
;    |Debounce:deb1|                                           ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Debounce:deb1                                                                                                                                                              ; work         ;
;    |Debounce:deb2|                                           ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Debounce:deb2                                                                                                                                                              ; work         ;
;    |I2C_CCD_Config:u8|                                       ; 279 (211)         ; 133 (95)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                                    ; 68 (68)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ; work         ;
;    |RAW2RGB:u4|                                              ; 199 (184)         ; 110 (100)    ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4                                                                                                                                                                 ; work         ;
;       |Line_Buffer:L1|                                       ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1                                                                                                                                                  ; work         ;
;          |altshift_taps:altshift_taps_component|             ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component                                                                                                            ; work         ;
;             |shift_taps_4cs:auto_generated|                  ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated                                                                              ; work         ;
;                |altsyncram_bka1:altsyncram2|                 ; 0 (0)             ; 0 (0)        ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2                                                  ; work         ;
;                |cntr_auf:cntr1|                              ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1                                                               ; work         ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ; work         ;
;    |Reset_Delay:u2|                                          ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Reset_Delay:u2                                                                                                                                                             ; work         ;
;    |SEG7_LUT_8:u5|                                           ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5                                                                                                                                                              ; work         ;
;       |SEG7_LUT:u0|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u1|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u2|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u3|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u4|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u5|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u6|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u7|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                  ; work         ;
;    |Sdram_Control:u7|                                        ; 697 (269)         ; 688 (157)    ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 75 (0)            ; 106 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 75 (0)            ; 106 (0)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |command:u_command|                                    ; 60 (60)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                ; 64 (64)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; work         ;
;    |Top:top0|                                                ; 182 (6)           ; 75 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Top:top0                                                                                                                                                                   ; work         ;
;       |AudDSP:dsp0|                                          ; 80 (80)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Top:top0|AudDSP:dsp0                                                                                                                                                       ; work         ;
;       |AudPlayer:player0|                                    ; 25 (25)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Top:top0|AudPlayer:player0                                                                                                                                                 ; work         ;
;       |I2cInitializer:init0|                                 ; 71 (71)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Top:top0|I2cInitializer:init0                                                                                                                                              ; work         ;
;    |VGA_Controller:u1|                                       ; 158 (158)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|VGA_Controller:u1                                                                                                                                                          ; work         ;
;    |audio:audio0|                                            ; 272 (0)           ; 5 (0)        ; 2631680     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|audio:audio0                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                      ; 272 (0)           ; 5 (0)        ; 2631680     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|audio:audio0|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;          |altsyncram_23a1:auto_generated|                    ; 272 (2)           ; 5 (5)        ; 2631680     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated                                                                                                ; work         ;
;             |decode_1aa:rden_decode|                         ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated|decode_1aa:rden_decode                                                                         ; work         ;
;             |mux_8qb:mux2|                                   ; 242 (242)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated|mux_8qb:mux2                                                                                   ; work         ;
;    |display:disp|                                            ; 1689 (447)        ; 481 (0)      ; 0           ; 5            ; 3       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp                                                                                                                                                               ; work         ;
;       |ball:ball0|                                           ; 75 (75)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball0                                                                                                                                                    ; work         ;
;       |ball:ball30|                                          ; 130 (89)          ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                    ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0                                                                                                                                    ; work         ;
;             |multcore:mult_core|                             ; 41 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core                                                                                                                 ; work         ;
;                |mpar_add:padder|                             ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                            ; work         ;
;                      |add_sub_lgh:auto_generated|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                 ; work         ;
;                   |lpm_add_sub:adder[1]|                     ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                            ; work         ;
;                      |add_sub_lgh:auto_generated|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_lgh:auto_generated                                                 ; work         ;
;                   |mpar_add:sub_par_add|                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                            ; work         ;
;                      |lpm_add_sub:adder[0]|                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                       ; work         ;
;                         |add_sub_pgh:auto_generated|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated                            ; work         ;
;       |collision:collision|                                  ; 46 (46)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|collision:collision                                                                                                                                           ; work         ;
;       |green_detect:green_detect|                            ; 222 (222)         ; 161 (161)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|green_detect:green_detect                                                                                                                                     ; work         ;
;       |image:badge|                                          ; 28 (28)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|image:badge                                                                                                                                                   ; work         ;
;       |image:logo|                                           ; 26 (26)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|image:logo                                                                                                                                                    ; work         ;
;       |image:pokemon1|                                       ; 59 (59)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|image:pokemon1                                                                                                                                                ; work         ;
;       |image:pokemon2|                                       ; 58 (58)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|image:pokemon2                                                                                                                                                ; work         ;
;       |lpm_mult:Mult0|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|lpm_mult:Mult0                                                                                                                                                ; work         ;
;          |mult_73t:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|lpm_mult:Mult0|mult_73t:auto_generated                                                                                                                        ; work         ;
;       |lpm_mult:Mult1|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|lpm_mult:Mult1                                                                                                                                                ; work         ;
;          |mult_73t:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|lpm_mult:Mult1|mult_73t:auto_generated                                                                                                                        ; work         ;
;       |lpm_mult:Mult2|                                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|lpm_mult:Mult2                                                                                                                                                ; work         ;
;          |multcore:mult_core|                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|lpm_mult:Mult2|multcore:mult_core                                                                                                                             ; work         ;
;       |memory:memory|                                        ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|memory:memory                                                                                                                                                 ; work         ;
;       |motion:motion|                                        ; 370 (278)         ; 145 (95)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|motion:motion                                                                                                                                                 ; work         ;
;          |speed:init_speed|                                  ; 92 (92)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|motion:motion|speed:init_speed                                                                                                                                ; work         ;
;       |random:random|                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|random:random                                                                                                                                                 ; work         ;
;       |rotation:ball|                                        ; 197 (165)         ; 24 (24)      ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball                                                                                                                                                 ; work         ;
;          |lpm_mult:Mult0|                                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult0                                                                                                                                  ; work         ;
;             |multcore:mult_core|                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult0|multcore:mult_core                                                                                                               ; work         ;
;          |lpm_mult:Mult1|                                    ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult1                                                                                                                                  ; work         ;
;             |multcore:mult_core|                             ; 21 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult1|multcore:mult_core                                                                                                               ; work         ;
;                |mpar_add:padder|                             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                          ; work         ;
;                      |add_sub_lgh:auto_generated|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                               ; work         ;
;          |lpm_mult:Mult2|                                    ; 2 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult2                                                                                                                                  ; work         ;
;             |mult_bft:auto_generated|                        ; 2 (2)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|display:disp|rotation:ball|lpm_mult:Mult2|mult_bft:auto_generated                                                                                                          ; work         ;
;    |opening:open|                                            ; 81 (7)            ; 61 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|opening:open                                                                                                                                                               ; work         ;
;       |image:badge|                                          ; 28 (28)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|opening:open|image:badge                                                                                                                                                   ; work         ;
;       |image:logo|                                           ; 26 (26)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|opening:open|image:logo                                                                                                                                                    ; work         ;
;       |image:opening|                                        ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|opening:open|image:opening                                                                                                                                                 ; work         ;
;    |ps2:mouse|                                               ; 119 (119)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|ps2:mouse                                                                                                                                                                  ; work         ;
;    |rsa_qsys:my_qsys|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rsa_qsys:my_qsys                                                                                                                                                           ; rsa_qsys     ;
;       |rsa_qsys_altpll_0:altpll_0|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0                                                                                                                                ; rsa_qsys     ;
;          |rsa_qsys_altpll_0_altpll_kpa2:sd1|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_kpa2:sd1                                                                                              ; rsa_qsys     ;
;    |sdram_pll:u6|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ; work         ;
;          |altpll_f423:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated                                                                                                            ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------+
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ALTSYNCRAM                          ; M9K  ; Simple Dual Port ; 798          ; 36           ; 798          ; 36           ; 28728   ; None      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192    ; None      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192    ; None      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192    ; None      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192    ; None      ;
; audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; ROM              ; 164480       ; 16           ; --           ; --           ; 2631680 ; audio.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 5           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File  ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+------------------+
; Altera ; ROM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|audio:audio0                                            ; our_code/audio.v ;
; N/A    ; Qsys                    ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rsa_qsys:my_qsys                                        ; rsa_qsys.qsys    ;
; Altera ; altpll                  ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0             ; rsa_qsys.qsys    ;
; Altera ; altera_reset_controller ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rsa_qsys:my_qsys|altera_reset_controller:rst_controller ; rsa_qsys.qsys    ;
; Altera ; ALTPLL                  ; 16.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|sdram_pll:u6                                            ; v/sdram_pll.v    ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|ps2:mouse|cur_state                                            ;
+-------------------+-----------------+-------------------+-------------------+------------------+
; Name              ; cur_state.trans ; cur_state.pulldat ; cur_state.pullclk ; cur_state.listen ;
+-------------------+-----------------+-------------------+-------------------+------------------+
; cur_state.listen  ; 0               ; 0                 ; 0                 ; 0                ;
; cur_state.pullclk ; 0               ; 0                 ; 1                 ; 1                ;
; cur_state.pulldat ; 0               ; 1                 ; 0                 ; 1                ;
; cur_state.trans   ; 1               ; 0                 ; 0                 ; 1                ;
+-------------------+-----------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|Top:top0|state_r                                              ;
+----------------------+----------------------+----------------+----------------+---------------+
; Name                 ; state_r.S_PLAY_PAUSE ; state_r.S_PLAY ; state_r.S_IDLE ; state_r.S_I2C ;
+----------------------+----------------------+----------------+----------------+---------------+
; state_r.S_I2C        ; 0                    ; 0              ; 0              ; 0             ;
; state_r.S_IDLE       ; 0                    ; 0              ; 1              ; 1             ;
; state_r.S_PLAY       ; 0                    ; 1              ; 0              ; 1             ;
; state_r.S_PLAY_PAUSE ; 1                    ; 0              ; 0              ; 1             ;
+----------------------+----------------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|Top:top0|AudPlayer:player0|state                          ;
+-------------------+------------------+-------------------+-----------------+--------------+
; Name              ; state.S_WAIT_LOW ; state.S_WAIT_HIGH ; state.S_PROCESS ; state.S_IDLE ;
+-------------------+------------------+-------------------+-----------------+--------------+
; state.S_IDLE      ; 0                ; 0                 ; 0               ; 0            ;
; state.S_PROCESS   ; 0                ; 0                 ; 1               ; 1            ;
; state.S_WAIT_HIGH ; 0                ; 1                 ; 0               ; 1            ;
; state.S_WAIT_LOW  ; 1                ; 0                 ; 0               ; 1            ;
+-------------------+------------------+-------------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|Top:top0|AudDSP:dsp0|state                                                ;
+-------------------+------------------+---------------+-----------------+--------------+-------------------+
; Name              ; state.S_WAIT_LOW ; state.S_PAUSE ; state.S_PROCESS ; state.S_IDLE ; state.S_WAIT_HIGH ;
+-------------------+------------------+---------------+-----------------+--------------+-------------------+
; state.S_IDLE      ; 0                ; 0             ; 0               ; 0            ; 0                 ;
; state.S_PROCESS   ; 0                ; 0             ; 1               ; 1            ; 0                 ;
; state.S_PAUSE     ; 0                ; 1             ; 0               ; 1            ; 0                 ;
; state.S_WAIT_LOW  ; 1                ; 0             ; 0               ; 1            ; 0                 ;
; state.S_WAIT_HIGH ; 0                ; 0             ; 0               ; 1            ; 1                 ;
+-------------------+------------------+---------------+-----------------+--------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|Top:top0|I2cInitializer:init0|state                                                     ;
+---------------+--------------+--------------+---------------+-------------+--------------+---------------+--------------+
; Name          ; state.S_WAIT ; state.S_STOP ; state.S_READY ; state.S_ACK ; state.S_DATA ; state.S_START ; state.S_IDLE ;
+---------------+--------------+--------------+---------------+-------------+--------------+---------------+--------------+
; state.S_IDLE  ; 0            ; 0            ; 0             ; 0           ; 0            ; 0             ; 0            ;
; state.S_START ; 0            ; 0            ; 0             ; 0           ; 0            ; 1             ; 1            ;
; state.S_DATA  ; 0            ; 0            ; 0             ; 0           ; 1            ; 0             ; 1            ;
; state.S_ACK   ; 0            ; 0            ; 0             ; 1           ; 0            ; 0             ; 1            ;
; state.S_READY ; 0            ; 0            ; 1             ; 0           ; 0            ; 0             ; 1            ;
; state.S_STOP  ; 0            ; 1            ; 0             ; 0           ; 0            ; 0             ; 1            ;
; state.S_WAIT  ; 1            ; 0            ; 0             ; 0           ; 0            ; 0             ; 1            ;
+---------------+--------------+--------------+---------------+-------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|display:disp|collision:collision|state ;
+----------------+--------------+---------------+------------------------+
; Name           ; state.S_IDLE ; state.S_COL_0 ; state.S_COL_30         ;
+----------------+--------------+---------------+------------------------+
; state.S_IDLE   ; 0            ; 0             ; 0                      ;
; state.S_COL_30 ; 1            ; 0             ; 1                      ;
; state.S_COL_0  ; 1            ; 1             ; 0                      ;
+----------------+--------------+---------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; ps2:mouse|dout_reg[9]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                      ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mDATAOUT[0,1,15..17,31]                                                                                                                ; Lost fanout                                                                 ;
; rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|prev_reset                                                                                                  ; Stuck at GND due to stuck port data_in                                      ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out              ; Lost fanout                                                                 ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]             ; Lost fanout                                                                 ;
; Top:top0|AudDSP:dsp0|prev_sram_data[0]                                                                                                                  ; Lost fanout                                                                 ;
; Top:top0|AudDSP:dsp0|counter[0..3]                                                                                                                      ; Lost fanout                                                                 ;
; Top:top0|AudDSP:dsp0|prev_sram_data[1..19]                                                                                                              ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; display:disp|motion:motion|y_vel[14]                                                                                                                    ; Merged with display:disp|motion:motion|y_vel[15]                            ;
; Sdram_Control:u7|rWR1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[6]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[6]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[6]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[6]                                   ;
; Sdram_Control:u7|mLENGTH[0..5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; Sdram_Control:u7|mADDR[0..5]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[6]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..5]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[6] ;
; display:disp|motion:motion|speed:init_speed|shift_x_pos[13..15]                                                                                         ; Merged with display:disp|motion:motion|speed:init_speed|shift_x_pos[12]     ;
; display:disp|motion:motion|speed:init_speed|shift_y_pos[12..15]                                                                                         ; Merged with display:disp|motion:motion|speed:init_speed|shift_x_pos[12]     ;
; display:disp|motion:motion|speed:init_speed|shift_x_pos[29..31]                                                                                         ; Merged with display:disp|motion:motion|speed:init_speed|shift_x_pos[28]     ;
; display:disp|motion:motion|speed:init_speed|shift_y_pos[28..31]                                                                                         ; Merged with display:disp|motion:motion|speed:init_speed|shift_x_pos[28]     ;
; I2C_CCD_Config:u8|senosr_exposure[1]                                                                                                                    ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                            ;
; display:disp|motion:motion|speed:init_speed|shift_x_pos[12]                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mLENGTH[6]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; display:disp|motion:motion|speed:init_speed|shift_x_pos[28]                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; display:disp|ball:ball0|address[0]                                                                                                                      ; Merged with display:disp|ball:ball30|address[0]                             ;
; display:disp|motion:motion|y_vel[11..13]                                                                                                                ; Merged with display:disp|motion:motion|y_vel[15]                            ;
; display:disp|image:pokemon1|address[0]                                                                                                                  ; Merged with display:disp|image:pokemon2|address[0]                          ;
; display:disp|ball:ball0|address[1]                                                                                                                      ; Merged with display:disp|ball:ball30|address[1]                             ;
; display:disp|image:pokemon1|address[1]                                                                                                                  ; Merged with display:disp|image:pokemon2|address[1]                          ;
; display:disp|memory:memory|capture[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                      ;
; ps2:mouse|x_latch[13..15]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; ps2:mouse|y_latch[13..15]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; ps2:mouse|x_latch[12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                      ;
; ps2:mouse|y_latch[12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                      ;
; ps2:mouse|cur_state~4                                                                                                                                   ; Lost fanout                                                                 ;
; ps2:mouse|cur_state~5                                                                                                                                   ; Lost fanout                                                                 ;
; Top:top0|state_r~4                                                                                                                                      ; Lost fanout                                                                 ;
; Top:top0|state_r~5                                                                                                                                      ; Lost fanout                                                                 ;
; Top:top0|AudPlayer:player0|state~4                                                                                                                      ; Lost fanout                                                                 ;
; Top:top0|AudPlayer:player0|state~5                                                                                                                      ; Lost fanout                                                                 ;
; Top:top0|AudDSP:dsp0|state~4                                                                                                                            ; Lost fanout                                                                 ;
; Top:top0|AudDSP:dsp0|state~5                                                                                                                            ; Lost fanout                                                                 ;
; Top:top0|I2cInitializer:init0|state~4                                                                                                                   ; Lost fanout                                                                 ;
; Top:top0|I2cInitializer:init0|state~5                                                                                                                   ; Lost fanout                                                                 ;
; Top:top0|I2cInitializer:init0|state~6                                                                                                                   ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                 ;
; Top:top0|state_r.S_IDLE                                                                                                                                 ; Stuck at GND due to stuck port data_in                                      ;
; display:disp|ball:ball0|address[2]                                                                                                                      ; Merged with display:disp|ball:ball30|address[2]                             ;
; display:disp|image:pokemon1|address[2]                                                                                                                  ; Merged with display:disp|image:pokemon2|address[2]                          ;
; display:disp|ball:ball0|address[3]                                                                                                                      ; Merged with display:disp|ball:ball30|address[3]                             ;
; display:disp|image:pokemon1|address[3]                                                                                                                  ; Merged with display:disp|image:pokemon2|address[3]                          ;
; display:disp|ball:ball0|address[4]                                                                                                                      ; Merged with display:disp|ball:ball30|address[4]                             ;
; display:disp|image:pokemon1|address[4]                                                                                                                  ; Merged with display:disp|image:pokemon2|address[4]                          ;
; display:disp|ball:ball0|address[5]                                                                                                                      ; Merged with display:disp|ball:ball30|address[5]                             ;
; display:disp|image:pokemon1|address[5]                                                                                                                  ; Merged with display:disp|image:pokemon2|address[5]                          ;
; display:disp|motion:motion|x_vel[15]                                                                                                                    ; Lost fanout                                                                 ;
; display:disp|motion:motion|x_pos[15]                                                                                                                    ; Lost fanout                                                                 ;
; display:disp|motion:motion|y_pos[15]                                                                                                                    ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 168                                                                                                                 ;                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                      ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                        ; due to stuck port data_in ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                        ;                           ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ;
; Sdram_Control:u7|rWR1_ADDR[6]                          ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                                                                                                  ;
;                                                        ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                        ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                        ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[29]                        ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[28]                        ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[27]                        ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                        ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                        ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                        ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                  ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; ps2:mouse|x_latch[15]                                  ; Stuck at GND              ; ps2:mouse|x_latch[12]                                                                                                                       ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
; ps2:mouse|y_latch[15]                                  ; Stuck at GND              ; ps2:mouse|y_latch[12]                                                                                                                       ;
;                                                        ; due to stuck port data_in ;                                                                                                                                             ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1855  ;
; Number of registers using Synchronous Clear  ; 399   ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 1638  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1046  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Top:top0|AudPlayer:player0|index[3]                                                                                                                                 ; 9       ;
; Top:top0|AudPlayer:player0|index[2]                                                                                                                                 ; 8       ;
; Top:top0|AudPlayer:player0|index[1]                                                                                                                                 ; 6       ;
; Top:top0|AudPlayer:player0|index[0]                                                                                                                                 ; 6       ;
; Top:top0|I2cInitializer:init0|sclk                                                                                                                                  ; 10      ;
; opening:open|image:logo|address[5]                                                                                                                                  ; 2       ;
; display:disp|image:logo|address[5]                                                                                                                                  ; 2       ;
; display:disp|image:badge|address[6]                                                                                                                                 ; 2       ;
; display:disp|image:pokemon1|address[6]                                                                                                                              ; 2       ;
; opening:open|image:badge|address[6]                                                                                                                                 ; 2       ;
; display:disp|image:badge|address[7]                                                                                                                                 ; 2       ;
; opening:open|image:badge|address[7]                                                                                                                                 ; 2       ;
; display:disp|image:logo|address[8]                                                                                                                                  ; 2       ;
; opening:open|image:logo|address[8]                                                                                                                                  ; 2       ;
; opening:open|image:logo|address[9]                                                                                                                                  ; 2       ;
; display:disp|image:logo|address[9]                                                                                                                                  ; 2       ;
; display:disp|image:badge|address[11]                                                                                                                                ; 2       ;
; opening:open|image:badge|address[11]                                                                                                                                ; 2       ;
; display:disp|image:badge|address[12]                                                                                                                                ; 2       ;
; opening:open|image:badge|address[12]                                                                                                                                ; 2       ;
; opening:open|image:logo|address[15]                                                                                                                                 ; 2       ;
; display:disp|image:badge|address[15]                                                                                                                                ; 2       ;
; display:disp|image:logo|address[15]                                                                                                                                 ; 2       ;
; opening:open|image:badge|address[15]                                                                                                                                ; 2       ;
; display:disp|image:badge|address[16]                                                                                                                                ; 2       ;
; opening:open|image:badge|address[16]                                                                                                                                ; 2       ;
; display:disp|image:badge|address[17]                                                                                                                                ; 2       ;
; opening:open|image:badge|address[17]                                                                                                                                ; 2       ;
; display:disp|image:logo|address[18]                                                                                                                                 ; 2       ;
; opening:open|image:logo|address[18]                                                                                                                                 ; 2       ;
; opening:open|image:logo|address[19]                                                                                                                                 ; 2       ;
; display:disp|image:badge|address[19]                                                                                                                                ; 2       ;
; display:disp|image:logo|address[19]                                                                                                                                 ; 2       ;
; opening:open|image:badge|address[19]                                                                                                                                ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                   ; 23      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                   ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                            ; 4       ;
; ps2:mouse|y_latch[10]                                                                                                                                               ; 3       ;
; ps2:mouse|y_latch[7]                                                                                                                                                ; 3       ;
; ps2:mouse|y_latch[5]                                                                                                                                                ; 3       ;
; ps2:mouse|y_latch[4]                                                                                                                                                ; 4       ;
; ps2:mouse|x_latch[10]                                                                                                                                               ; 3       ;
; ps2:mouse|x_latch[9]                                                                                                                                                ; 3       ;
; ps2:mouse|x_latch[6]                                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                   ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                   ; 20      ;
; Top:top0|AudDSP:dsp0|sram_addr[14]                                                                                                                                  ; 24      ;
; Top:top0|AudDSP:dsp0|sram_addr[16]                                                                                                                                  ; 11      ;
; Top:top0|AudDSP:dsp0|sram_addr[6]                                                                                                                                   ; 3       ;
; Top:top0|AudDSP:dsp0|sram_addr[7]                                                                                                                                   ; 3       ;
; Top:top0|AudDSP:dsp0|sram_addr[8]                                                                                                                                   ; 3       ;
; Top:top0|AudDSP:dsp0|sram_addr[9]                                                                                                                                   ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                             ; 5       ;
; Top:top0|I2cInitializer:init0|stop                                                                                                                                  ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                             ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                               ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 77                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|collision:collision|refresh_cnt[2]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_CAMERA|display:disp|collision:collision|anime_cnt[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_CAMERA|display:disp|memory:memory|random[0]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|collision:collision|collision_cnt[15]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|BA[1]                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|display:disp|motion:motion|cnt[1]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[6][8]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[5][10]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[4][9]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[3][15]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[2][9]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[1][12]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[10] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|command_delay[2]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[7][11]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[8][10]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|green_detect:green_detect|green_cnt[9][6]           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|ps2:mouse|x_latch[14]                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|ps2:mouse|y_latch[8]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[12]                            ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|motion:motion|speed:init_speed|shift_x_pos[1]       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|SA[9]                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|X_Cont[13]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|Y_Cont[11]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|rotation:ball|x_coord[4]                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[0]                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mADDR[9]                                        ;
; 64:1               ; 4 bits    ; 168 LEs       ; 44 LEs               ; 124 LEs                ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[15]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|CMD[1]                                          ;
; 9:1                ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|rRed[5]                                               ;
; 7:1                ; 49 bits   ; 196 LEs       ; 49 LEs               ; 147 LEs                ; Yes        ; |DE2_115_CAMERA|display:disp|motion:motion|z_pos[13]                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|RD_MASK[0]                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mWR                                             ;
; 10:1               ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|rBlue[8]                                              ;
; 10:1               ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|rGreen[11]                                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|ST[6]                                           ;
; 10:1               ; 9 bits    ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DE2_115_CAMERA|VGA_Controller:u1|oVGA_B[2]                                      ;
; 15:1               ; 15 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|VGA_Controller:u1|oVGA_G[7]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|ps2:mouse|x_latch[6]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|ps2:mouse|y_latch[5]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[10]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|rotation:ball|y_coord[6]                            ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|motion:motion|y_vel[0]                              ;
; 7:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |DE2_115_CAMERA|display:disp|motion:motion|z_vel[13]                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_CAMERA|Top:top0|AudDSP:dsp0|sram_addr[8]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_CAMERA|I2C_CCD_Config:u8|Mux13                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_CAMERA|display:disp|rotation:ball|offset_next[0]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_CAMERA|Top:top0|Selector0                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |DE2_115_CAMERA|Top:top0|AudDSP:dsp0|sram_addr_next                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115_CAMERA|Top:top0|Selector2                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_115_CAMERA|Top:top0|I2cInitializer:init0|Selector9                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|SRAM_ADDR                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE2_115_CAMERA|Top:top0|AudPlayer:player0|Selector2                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE2_115_CAMERA|Top:top0|AudPlayer:player0|Selector1                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE2_115_CAMERA|Top:top0|I2cInitializer:init0|Selector12                         ;
; 10:1               ; 18 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |DE2_115_CAMERA|SRAM_ADDR                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE2_115_CAMERA|Top:top0|AudDSP:dsp0|Selector64                                  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115_CAMERA|Top:top0|AudDSP:dsp0|Selector63                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0 ;
+----------------+-------+------+------------------------------------+
; Assignment     ; Value ; From ; To                                 ;
+----------------+-------+------+------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                         ;
+----------------+-------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2|rsa_qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 800   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                             ;
; WIDTH          ; 12             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_4cs ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_f423       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_lhh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_lhh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_dih1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_dih1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000010111001100 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 128   ; Signed Integer                        ;
; H_SYNC_BACK    ; 88    ; Signed Integer                        ;
; H_SYNC_ACT     ; 800   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 40    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                        ;
; V_SYNC_CYC     ; 4     ; Signed Integer                        ;
; V_SYNC_BACK    ; 23    ; Signed Integer                        ;
; V_SYNC_ACT     ; 600   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 1     ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 628   ; Signed Integer                        ;
; X_START        ; 216   ; Signed Integer                        ;
; Y_START        ; 27    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: opening:open ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; H_SYNC_CYC     ; 128   ; Signed Integer                   ;
; H_SYNC_BACK    ; 88    ; Signed Integer                   ;
; H_SYNC_ACT     ; 800   ; Signed Integer                   ;
; H_SYNC_FRONT   ; 40    ; Signed Integer                   ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                   ;
; V_SYNC_CYC     ; 4     ; Signed Integer                   ;
; V_SYNC_BACK    ; 23    ; Signed Integer                   ;
; V_SYNC_ACT     ; 600   ; Signed Integer                   ;
; V_SYNC_FRONT   ; 1     ; Signed Integer                   ;
; V_SYNC_TOTAL   ; 628   ; Signed Integer                   ;
; X_START        ; 216   ; Signed Integer                   ;
; Y_START        ; 27    ; Signed Integer                   ;
; S_OPENING      ; 0     ; Unsigned Binary                  ;
; S_PRESSED      ; 1     ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:disp ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; H_SYNC_CYC     ; 128   ; Signed Integer                   ;
; H_SYNC_BACK    ; 88    ; Signed Integer                   ;
; H_SYNC_ACT     ; 800   ; Signed Integer                   ;
; H_SYNC_FRONT   ; 40    ; Signed Integer                   ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                   ;
; V_SYNC_CYC     ; 4     ; Signed Integer                   ;
; V_SYNC_BACK    ; 23    ; Signed Integer                   ;
; V_SYNC_ACT     ; 600   ; Signed Integer                   ;
; V_SYNC_FRONT   ; 1     ; Signed Integer                   ;
; V_SYNC_TOTAL   ; 628   ; Signed Integer                   ;
; X_START        ; 216   ; Signed Integer                   ;
; Y_START        ; 27    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:disp|green_detect:green_detect ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; H_SYNC_CYC     ; 128   ; Signed Integer                                             ;
; H_SYNC_BACK    ; 88    ; Signed Integer                                             ;
; H_SYNC_ACT     ; 800   ; Signed Integer                                             ;
; H_SYNC_FRONT   ; 40    ; Signed Integer                                             ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                                             ;
; V_SYNC_CYC     ; 4     ; Signed Integer                                             ;
; V_SYNC_BACK    ; 23    ; Signed Integer                                             ;
; V_SYNC_ACT     ; 600   ; Signed Integer                                             ;
; V_SYNC_FRONT   ; 1     ; Signed Integer                                             ;
; V_SYNC_TOTAL   ; 628   ; Signed Integer                                             ;
; X_START        ; 216   ; Signed Integer                                             ;
; Y_START        ; 27    ; Signed Integer                                             ;
; S_IDLE         ; 0     ; Unsigned Binary                                            ;
; S_DETECT       ; 1     ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:disp|motion:motion ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; x_acc          ; 0001  ; Signed Binary                                  ;
; y_acc          ; 0000  ; Signed Binary                                  ;
; z_acc          ; 0011  ; Signed Binary                                  ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:disp|rotation:ball ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S_ROTATE_0     ; 0     ; Unsigned Binary                                ;
; S_ROTATE_2     ; 1     ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:disp|collision:collision ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; S_IDLE         ; 00    ; Unsigned Binary                                      ;
; S_COL_30       ; 01    ; Unsigned Binary                                      ;
; S_COL_0        ; 10    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:top0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; S_IDLE         ; 0     ; Signed Integer               ;
; S_I2C          ; 1     ; Signed Integer               ;
; S_PLAY         ; 2     ; Signed Integer               ;
; S_PLAY_PAUSE   ; 3     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:top0|I2cInitializer:init0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; S_IDLE         ; 000   ; Unsigned Binary                                   ;
; S_START        ; 001   ; Unsigned Binary                                   ;
; S_DATA         ; 010   ; Unsigned Binary                                   ;
; S_ACK          ; 011   ; Unsigned Binary                                   ;
; S_READY        ; 100   ; Unsigned Binary                                   ;
; S_STOP         ; 101   ; Unsigned Binary                                   ;
; S_WAIT         ; 110   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:top0|AudDSP:dsp0        ;
+---------------------+----------------------------------+-----------------+
; Parameter Name      ; Value                            ; Type            ;
+---------------------+----------------------------------+-----------------+
; S_IDLE              ; 000                              ; Unsigned Binary ;
; S_PROCESS           ; 001                              ; Unsigned Binary ;
; S_PAUSE             ; 010                              ; Unsigned Binary ;
; S_WAIT_LOW          ; 011                              ; Unsigned Binary ;
; S_WAIT_HIGH         ; 100                              ; Unsigned Binary ;
; ADDRESS_MIN         ; 00000000000000000000             ; Unsigned Binary ;
; ADDRESS_MAX         ; 00000000000000010100001110111111 ; Unsigned Binary ;
; ADDRESS_OPENING     ; 00010100001111000000             ; Unsigned Binary ;
; ADDRESS_OPENING_END ; 00000000000000101000001001111111 ; Unsigned Binary ;
+---------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:top0|AudPlayer:player0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S_IDLE         ; 00    ; Unsigned Binary                                ;
; S_PROCESS      ; 01    ; Unsigned Binary                                ;
; S_WAIT_HIGH    ; 10    ; Unsigned Binary                                ;
; S_WAIT_LOW     ; 11    ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:audio0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                ;
; NUMWORDS_A                         ; 164480               ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; audio.mif            ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_23a1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2:mouse ;
+----------------+-----------+---------------------------+
; Parameter Name ; Value     ; Type                      ;
+----------------+-----------+---------------------------+
; enable_byte    ; 011110100 ; Unsigned Binary           ;
; listen         ; 00        ; Unsigned Binary           ;
; pullclk        ; 01        ; Unsigned Binary           ;
; pulldat        ; 10        ; Unsigned Binary           ;
; trans          ; 11        ; Unsigned Binary           ;
+----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|ball:ball30|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 8            ; Untyped                  ;
; LPM_WIDTHB                                     ; 13           ; Untyped                  ;
; LPM_WIDTHP                                     ; 21           ; Untyped                  ;
; LPM_WIDTHR                                     ; 21           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_mult:Mult2        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|rotation:ball|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                    ;
; LPM_WIDTHB                                     ; 8            ; Untyped                    ;
; LPM_WIDTHP                                     ; 16           ; Untyped                    ;
; LPM_WIDTHR                                     ; 16           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|rotation:ball|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 20           ; Untyped                    ;
; LPM_WIDTHB                                     ; 8            ; Untyped                    ;
; LPM_WIDTHP                                     ; 28           ; Untyped                    ;
; LPM_WIDTHR                                     ; 28           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_bft     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|rotation:ball|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 3            ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 19           ; Untyped                    ;
; LPM_WIDTHR                                     ; 19           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                               ;
;     -- TAP_DISTANCE        ; 800                                                             ;
;     -- WIDTH               ; 12                                                              ;
+----------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; audio:audio0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 164480                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 7                                         ;
; Entity Instance                       ; display:disp|lpm_mult:Mult1               ;
;     -- LPM_WIDTHA                     ; 8                                         ;
;     -- LPM_WIDTHB                     ; 8                                         ;
;     -- LPM_WIDTHP                     ; 16                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; display:disp|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 8                                         ;
;     -- LPM_WIDTHB                     ; 8                                         ;
;     -- LPM_WIDTHP                     ; 16                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; display:disp|ball:ball30|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 8                                         ;
;     -- LPM_WIDTHB                     ; 13                                        ;
;     -- LPM_WIDTHP                     ; 21                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; display:disp|lpm_mult:Mult2               ;
;     -- LPM_WIDTHA                     ; 17                                        ;
;     -- LPM_WIDTHB                     ; 3                                         ;
;     -- LPM_WIDTHP                     ; 20                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; display:disp|rotation:ball|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                         ;
;     -- LPM_WIDTHB                     ; 8                                         ;
;     -- LPM_WIDTHP                     ; 16                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; display:disp|rotation:ball|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 20                                        ;
;     -- LPM_WIDTHB                     ; 8                                         ;
;     -- LPM_WIDTHP                     ; 28                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; display:disp|rotation:ball|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 3                                         ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 19                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb2"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb1"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_kpa2:sd1"           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0" ;
+-----------+--------+----------+-----------------------------------------+
; Port      ; Type   ; Severity ; Details                                 ;
+-----------+--------+----------+-----------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                  ;
; write     ; Input  ; Info     ; Explicitly unconnected                  ;
; address   ; Input  ; Info     ; Explicitly unconnected                  ;
; readdata  ; Output ; Info     ; Explicitly unconnected                  ;
; writedata ; Input  ; Info     ; Explicitly unconnected                  ;
; areset    ; Input  ; Info     ; Explicitly unconnected                  ;
; locked    ; Output ; Info     ; Explicitly unconnected                  ;
; phasedone ; Output ; Info     ; Explicitly unconnected                  ;
+-----------+--------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:audio0"                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (18 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top:top0"                                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_key_2            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_key_2[-1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_speed            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_speed[3..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_fast             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_fast[-1]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i_slow_0           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_slow_0[-1]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_slow_1           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_slow_1[-1]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_ROM_ADDR[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|ball:ball30"                                                                                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_bias            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_address         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_address[13..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; i_address[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[10..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; i_address[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; o_q[7..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|ball:ball0"                                                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_bias            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_address         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_address[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; i_address[19..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[14..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[9..7]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[5..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; i_address[6]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; o_q[7..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|rotation:ball"                                                                                                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_address         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_address[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; i_address[19..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[14..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[9..7]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[5..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; i_address[6]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; i_bias            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_q[7..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|motion:motion"                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_mouse_x ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_mouse_x[15..12]" will be connected to GND. ;
; i_mouse_y ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_mouse_y[15..12]" will be connected to GND. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|image:pokemon2"                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_address ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_q[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|image:pokemon1"                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_address ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_q[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|image:logo"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_address[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[14..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_q[6..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp|image:badge"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_address[17..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[12..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[7..6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[14..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[10..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[19]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[18]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_q[7..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opening:open|image:opening"                                                                                                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_address        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_address[19..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; o_q[6..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opening:open|image:logo"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_address[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[14..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_q[6..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opening:open|image:badge"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_address[17..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[12..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[7..6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[14..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[10..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[19]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_address[18]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_q[6..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8"                                                                                                                                                                             ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iEXPOSURE_ADJ     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iEXPOSURE_ADJ[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1" ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; iZoom        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iZoom[1..1]" will be connected to GND. ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iSTART   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iEND     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iEND[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 428                         ;
; cycloneiii_ff         ; 1855                        ;
;     CLR               ; 595                         ;
;     CLR SCLR          ; 62                          ;
;     CLR SLD           ; 26                          ;
;     ENA               ; 77                          ;
;     ENA CLR           ; 632                         ;
;     ENA CLR SCLR      ; 323                         ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 13                          ;
;     SCLR              ; 11                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 4                           ;
;     plain             ; 109                         ;
; cycloneiii_io_obuf    ; 106                         ;
; cycloneiii_lcell_comb ; 4021                        ;
;     arith             ; 1279                        ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 899                         ;
;         3 data inputs ; 373                         ;
;     normal            ; 2742                        ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 426                         ;
;         3 data inputs ; 495                         ;
;         4 data inputs ; 1662                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 428                         ;
;                       ;                             ;
; Max LUT depth         ; 24.60                       ;
; Average LUT depth     ; 5.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Jun 13 08:10:08 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file our_code/ball.sv
    Info (12023): Found entity 1: ball
Info (12021): Found 1 design units, including 1 entities, in source file our_code/rotation.sv
    Info (12023): Found entity 1: rotation
Info (12021): Found 1 design units, including 1 entities, in source file our_code/memory.sv
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file our_code/random.sv
    Info (12023): Found entity 1: random
Info (12021): Found 1 design units, including 1 entities, in source file our_code/collision.sv
    Info (12023): Found entity 1: collision
Info (12021): Found 1 design units, including 1 entities, in source file our_code/opening.sv
    Info (12023): Found entity 1: opening
Info (12021): Found 1 design units, including 1 entities, in source file our_code/green_detect.sv
    Info (12023): Found entity 1: green_detect
Info (12021): Found 1 design units, including 1 entities, in source file our_code/speed.sv
    Info (12023): Found entity 1: speed
Info (12021): Found 1 design units, including 1 entities, in source file our_code/ps2.v
    Info (12023): Found entity 1: ps2
Info (12021): Found 1 design units, including 1 entities, in source file our_code/downsample2d.sv
    Info (12023): Found entity 1: downsample2D
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/rsa_qsys.v
    Info (12023): Found entity 1: rsa_qsys
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file rsa_qsys/synthesis/submodules/rsa_qsys_altpll_0.v
    Info (12023): Found entity 1: rsa_qsys_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: rsa_qsys_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: rsa_qsys_altpll_0_altpll_kpa2
    Info (12023): Found entity 4: rsa_qsys_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file our_code/debounce.sv
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file our_code/audio.v
    Info (12023): Found entity 1: audio
Info (12021): Found 1 design units, including 1 entities, in source file our_code/top.sv
    Info (12023): Found entity 1: Top
Info (12021): Found 1 design units, including 1 entities, in source file our_code/player.sv
    Info (12023): Found entity 1: AudPlayer
Info (12021): Found 1 design units, including 1 entities, in source file our_code/i2c.sv
    Info (12023): Found entity 1: I2cInitializer
Info (12021): Found 1 design units, including 1 entities, in source file our_code/dsp.sv
    Info (12023): Found entity 1: AudDSP
Info (12021): Found 1 design units, including 1 entities, in source file our_code/motion.sv
    Info (12023): Found entity 1: motion
Info (12021): Found 1 design units, including 1 entities, in source file our_code/image.sv
    Info (12023): Found entity 1: image
Info (12021): Found 1 design units, including 1 entities, in source file our_code/display.sv
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Warning (12019): Can't analyze file -- file v/Stack_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Warning (12019): Can't analyze file -- file v/touch_tcon.v is missing
Warning (12019): Can't analyze file -- file v/VGA_Param.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_camera.v
    Info (12023): Found entity 1: DE2_115_CAMERA
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(496): created implicit net for "VGA_CTRL_CLK"
Info (12127): Elaborating entity "DE2_115_CAMERA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(499): truncated value with size 16 to match size of target (9)
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_CAMERA.v(345) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_CAMERA.v(364) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_CAMERA.v(376) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_CAMERA.v(378) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_CAMERA.v(413) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_CAMERA.v(254) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115_CAMERA.v(280) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115_CAMERA.v(282) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115_CAMERA.v(283) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115_CAMERA.v(284) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115_CAMERA.v(285) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_CAMERA.v(288) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_CAMERA.v(300) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_CAMERA.v(324) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_CAMERA.v(332) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_CAMERA.v(335) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_CAMERA.v(337) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_CAMERA.v(346) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_CAMERA.v(347) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_CAMERA.v(351) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_CAMERA.v(354) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_CAMERA.v(356) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_CAMERA.v(365) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_CAMERA.v(366) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115_CAMERA.v(372) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_CAMERA.v(377) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_CAMERA.v(384) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_CAMERA.v(385) has no driver
Warning (10034): Output port "OTG_WE_N" at DE2_115_CAMERA.v(386) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_CAMERA.v(414) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_CAMERA.v(416) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_CAMERA.v(417) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_CAMERA.v(419) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_CAMERA.v(420) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(166): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(167): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:L1"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4cs.tdf
    Info (12023): Found entity 1: shift_taps_4cs
Info (12128): Elaborating entity "shift_taps_4cs" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf
    Info (12023): Found entity 1: altsyncram_bka1
Info (12128): Elaborating entity "altsyncram_bka1" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf
    Info (12023): Found entity 1: altpll_f423
Info (12128): Elaborating entity "altpll_f423" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf
    Info (12023): Found entity 1: dcfifo_lhh1
Info (12128): Elaborating entity "dcfifo_lhh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf
    Info (12023): Found entity 1: dcfifo_dih1
Info (12128): Elaborating entity "dcfifo_dih1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info (12023): Found entity 1: altsyncram_sj31
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(149): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(152): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(155): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(212): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(238): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "opening" for hierarchy "opening:open"
Warning (10230): Verilog HDL assignment warning at opening.sv(50): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at opening.sv(52): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at opening.sv(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at opening.sv(56): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "image" for hierarchy "opening:open|image:badge"
Warning (10230): Verilog HDL assignment warning at image.sv(29): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "display" for hierarchy "display:disp"
Warning (10230): Verilog HDL assignment warning at display.sv(99): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display.sv(101): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display.sv(104): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display.sv(106): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display.sv(109): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at display.sv(110): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at display.sv(117): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "random" for hierarchy "display:disp|random:random"
Warning (10230): Verilog HDL assignment warning at random.sv(18): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "memory" for hierarchy "display:disp|memory:memory"
Info (12128): Elaborating entity "green_detect" for hierarchy "display:disp|green_detect:green_detect"
Warning (10230): Verilog HDL assignment warning at green_detect.sv(46): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(48): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(50): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(52): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(56): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(58): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(60): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(62): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(94): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at green_detect.sv(123): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "motion" for hierarchy "display:disp|motion:motion"
Warning (10230): Verilog HDL assignment warning at motion.sv(29): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at motion.sv(30): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at motion.sv(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at motion.sv(50): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "speed" for hierarchy "display:disp|motion:motion|speed:init_speed"
Warning (10230): Verilog HDL assignment warning at speed.sv(33): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "rotation" for hierarchy "display:disp|rotation:ball"
Warning (10230): Verilog HDL assignment warning at rotation.sv(44): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at rotation.sv(46): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rotation.sv(50): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at rotation.sv(54): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rotation.sv(60): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rotation.sv(70): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at rotation.sv(76): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at rotation.sv(86): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rotation.sv(95): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ball" for hierarchy "display:disp|ball:ball0"
Warning (10230): Verilog HDL assignment warning at ball.sv(30): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at ball.sv(35): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "collision" for hierarchy "display:disp|collision:collision"
Warning (10230): Verilog HDL assignment warning at collision.sv(34): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at collision.sv(41): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at collision.sv(47): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at collision.sv(50): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at collision.sv(53): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at collision.sv(57): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Top" for hierarchy "Top:top0"
Warning (10230): Verilog HDL assignment warning at Top.sv(219): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Top.sv(220): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Top.sv(223): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Top.sv(225): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Top.sv(226): truncated value with size 32 to match size of target (8)
Warning (10270): Verilog HDL Case Statement warning at Top.sv(208): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at Top.sv(208): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "I2cInitializer" for hierarchy "Top:top0|I2cInitializer:init0"
Warning (10230): Verilog HDL assignment warning at I2C.sv(69): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at I2C.sv(87): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at I2C.sv(95): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "AudDSP" for hierarchy "Top:top0|AudDSP:dsp0"
Warning (10230): Verilog HDL assignment warning at DSP.sv(40): truncated value with size 20 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at DSP.sv(51): truncated value with size 21 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(54): truncated value with size 21 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(78): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(83): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DSP.sv(89): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(90): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DSP.sv(94): truncated value with size 33 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DSP.sv(167): truncated value with size 21 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(170): truncated value with size 21 to match size of target (20)
Info (12128): Elaborating entity "AudPlayer" for hierarchy "Top:top0|AudPlayer:player0"
Warning (10230): Verilog HDL assignment warning at Player.sv(42): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "audio" for hierarchy "audio:audio0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio:audio0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "audio:audio0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "audio:audio0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "audio.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "164480"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23a1.tdf
    Info (12023): Found entity 1: altsyncram_23a1
Info (12128): Elaborating entity "altsyncram_23a1" for hierarchy "audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1aa.tdf
    Info (12023): Found entity 1: decode_1aa
Info (12128): Elaborating entity "decode_1aa" for hierarchy "audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated|decode_1aa:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8qb.tdf
    Info (12023): Found entity 1: mux_8qb
Info (12128): Elaborating entity "mux_8qb" for hierarchy "audio:audio0|altsyncram:altsyncram_component|altsyncram_23a1:auto_generated|mux_8qb:mux2"
Info (12128): Elaborating entity "rsa_qsys" for hierarchy "rsa_qsys:my_qsys"
Info (12128): Elaborating entity "rsa_qsys_altpll_0" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0"
Info (12128): Elaborating entity "rsa_qsys_altpll_0_stdsync_sv6" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "rsa_qsys_altpll_0_dffpipe_l2c" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2|rsa_qsys_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "rsa_qsys_altpll_0_altpll_kpa2" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_kpa2:sd1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "rsa_qsys:my_qsys|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:deb1"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:mouse"
Warning (10230): Verilog HDL assignment warning at ps2.v(125): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ps2.v(189): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ps2.v(196): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2.v(202): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ps2.v(250): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ps2.v(266): truncated value with size 32 to match size of target (4)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "opening:open|o_sram_address[19]" feeding internal logic into a wire
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:disp|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:disp|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:disp|ball:ball30|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:disp|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:disp|rotation:ball|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:disp|rotation:ball|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:disp|rotation:ball|Mult0"
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "display:disp|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_73t.tdf
    Info (12023): Found entity 1: mult_73t
Info (12130): Elaborated megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "display:disp|ball:ball30|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh
Info (12131): Elaborated megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "display:disp|ball:ball30|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "display:disp|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "display:disp|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "display:disp|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "display:disp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "display:disp|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "display:disp|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "display:disp|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "display:disp|rotation:ball|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "display:disp|rotation:ball|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bft.tdf
    Info (12023): Found entity 1: mult_bft
Info (12130): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "display:disp|rotation:ball|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "display:disp|rotation:ball|lpm_mult:Mult0"
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 6 buffer(s)
    Info (13019): Ignored 6 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:badge|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:logo|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "opening:open|image:opening|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:badge|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:logo|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon1|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|image:pokemon2|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|rotation:ball|io_sram_data[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "display:disp|ball:ball0|io_sram_data[15]" to the node "SRAM_DQ[15]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "display:disp|rotation:ball|y_coord[0]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[0]~_emulated" and latch "display:disp|rotation:ball|y_coord[0]~1"
    Warning (13310): Register "display:disp|ball:ball30|address[3]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[3]~_emulated" and latch "display:disp|ball:ball30|address[3]~1"
    Warning (13310): Register "display:disp|rotation:ball|y_coord[1]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[1]~_emulated" and latch "display:disp|rotation:ball|y_coord[1]~5"
    Warning (13310): Register "display:disp|ball:ball30|address[4]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[4]~_emulated" and latch "display:disp|ball:ball30|address[4]~5"
    Warning (13310): Register "display:disp|rotation:ball|y_coord[2]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[2]~_emulated" and latch "display:disp|rotation:ball|y_coord[2]~9"
    Warning (13310): Register "display:disp|ball:ball30|address[5]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[5]~_emulated" and latch "display:disp|ball:ball30|address[5]~9"
    Warning (13310): Register "display:disp|ball:ball30|address[6]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[6]~_emulated" and latch "display:disp|ball:ball30|address[6]~13"
    Warning (13310): Register "display:disp|rotation:ball|y_coord[3]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[3]~_emulated" and latch "display:disp|rotation:ball|y_coord[3]~13"
    Warning (13310): Register "display:disp|ball:ball0|address[6]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[6]~_emulated" and latch "display:disp|ball:ball0|address[6]~1"
    Warning (13310): Register "display:disp|ball:ball30|address[7]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[7]~_emulated" and latch "display:disp|ball:ball30|address[7]~17"
    Warning (13310): Register "display:disp|image:pokemon2|address[7]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[7]~_emulated" and latch "display:disp|image:pokemon2|address[7]~1"
    Warning (13310): Register "display:disp|image:pokemon1|address[7]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[7]~_emulated" and latch "display:disp|image:pokemon1|address[7]~1"
    Warning (13310): Register "display:disp|ball:ball0|address[7]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[7]~_emulated" and latch "display:disp|ball:ball0|address[7]~5"
    Warning (13310): Register "display:disp|ball:ball30|address[8]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[8]~_emulated" and latch "display:disp|ball:ball30|address[8]~21"
    Warning (13310): Register "display:disp|image:pokemon2|address[8]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[8]~_emulated" and latch "display:disp|image:pokemon2|address[8]~5"
    Warning (13310): Register "display:disp|image:pokemon1|address[8]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[8]~_emulated" and latch "display:disp|image:pokemon1|address[8]~5"
    Warning (13310): Register "display:disp|ball:ball0|address[8]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[8]~_emulated" and latch "display:disp|ball:ball0|address[8]~9"
    Warning (13310): Register "display:disp|ball:ball30|address[9]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[9]~_emulated" and latch "display:disp|ball:ball30|address[9]~25"
    Warning (13310): Register "display:disp|image:pokemon2|address[9]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[9]~_emulated" and latch "display:disp|image:pokemon2|address[9]~9"
    Warning (13310): Register "display:disp|image:pokemon1|address[9]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[9]~_emulated" and latch "display:disp|image:pokemon1|address[9]~9"
    Warning (13310): Register "display:disp|ball:ball0|address[9]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[9]~_emulated" and latch "display:disp|ball:ball0|address[9]~13"
    Warning (13310): Register "display:disp|ball:ball30|address[10]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[10]~_emulated" and latch "display:disp|ball:ball30|address[10]~29"
    Warning (13310): Register "display:disp|image:pokemon2|address[10]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[10]~_emulated" and latch "display:disp|image:pokemon2|address[10]~13"
    Warning (13310): Register "display:disp|image:pokemon1|address[10]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[10]~_emulated" and latch "display:disp|image:pokemon1|address[10]~13"
    Warning (13310): Register "display:disp|ball:ball0|address[10]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[10]~_emulated" and latch "display:disp|ball:ball0|address[10]~17"
    Warning (13310): Register "display:disp|ball:ball30|address[11]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[11]~_emulated" and latch "display:disp|ball:ball30|address[11]~33"
    Warning (13310): Register "display:disp|image:pokemon2|address[11]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[11]~_emulated" and latch "display:disp|image:pokemon2|address[7]~1"
    Warning (13310): Register "display:disp|image:pokemon1|address[11]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[11]~_emulated" and latch "display:disp|image:pokemon1|address[11]~17"
    Warning (13310): Register "display:disp|ball:ball0|address[11]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[11]~_emulated" and latch "display:disp|ball:ball0|address[11]~21"
    Warning (13310): Register "display:disp|ball:ball30|address[12]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[12]~_emulated" and latch "display:disp|ball:ball30|address[12]~37"
    Warning (13310): Register "display:disp|image:pokemon2|address[12]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[12]~_emulated" and latch "display:disp|image:pokemon2|address[12]~19"
    Warning (13310): Register "display:disp|image:pokemon1|address[12]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[12]~_emulated" and latch "display:disp|image:pokemon1|address[12]~21"
    Warning (13310): Register "display:disp|ball:ball0|address[12]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[12]~_emulated" and latch "display:disp|ball:ball0|address[12]~25"
    Warning (13310): Register "display:disp|ball:ball30|address[13]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[13]~_emulated" and latch "display:disp|ball:ball30|address[13]~41"
    Warning (13310): Register "display:disp|image:pokemon2|address[13]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[13]~_emulated" and latch "display:disp|image:pokemon2|address[13]~23"
    Warning (13310): Register "display:disp|image:pokemon1|address[13]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[13]~_emulated" and latch "display:disp|image:pokemon1|address[13]~25"
    Warning (13310): Register "display:disp|ball:ball0|address[13]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[13]~_emulated" and latch "display:disp|ball:ball0|address[13]~29"
    Warning (13310): Register "display:disp|ball:ball30|address[14]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[14]~_emulated" and latch "display:disp|ball:ball30|address[14]~45"
    Warning (13310): Register "display:disp|image:pokemon2|address[14]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[14]~_emulated" and latch "display:disp|image:pokemon2|address[14]~27"
    Warning (13310): Register "display:disp|image:pokemon1|address[14]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[14]~_emulated" and latch "display:disp|image:pokemon1|address[14]~29"
    Warning (13310): Register "display:disp|ball:ball0|address[14]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[14]~_emulated" and latch "display:disp|ball:ball0|address[14]~33"
    Warning (13310): Register "display:disp|ball:ball30|address[15]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[15]~_emulated" and latch "display:disp|ball:ball30|address[15]~49"
    Warning (13310): Register "display:disp|image:pokemon2|address[15]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[15]~_emulated" and latch "display:disp|image:pokemon2|address[15]~31"
    Warning (13310): Register "display:disp|image:pokemon1|address[15]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[15]~_emulated" and latch "display:disp|image:pokemon1|address[15]~33"
    Warning (13310): Register "display:disp|ball:ball0|address[15]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[15]~_emulated" and latch "display:disp|ball:ball0|address[15]~37"
    Warning (13310): Register "display:disp|ball:ball30|address[16]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[16]~_emulated" and latch "display:disp|ball:ball30|address[16]~53"
    Warning (13310): Register "display:disp|image:pokemon2|address[16]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[16]~_emulated" and latch "display:disp|image:pokemon2|address[16]~35"
    Warning (13310): Register "display:disp|image:pokemon1|address[16]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[16]~_emulated" and latch "display:disp|image:pokemon1|address[16]~37"
    Warning (13310): Register "display:disp|ball:ball0|address[16]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[16]~_emulated" and latch "display:disp|ball:ball0|address[16]~41"
    Warning (13310): Register "display:disp|ball:ball30|address[17]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[17]~_emulated" and latch "display:disp|ball:ball30|address[17]~57"
    Warning (13310): Register "display:disp|image:pokemon2|address[17]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[17]~_emulated" and latch "display:disp|image:pokemon2|address[17]~39"
    Warning (13310): Register "display:disp|image:pokemon1|address[17]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[17]~_emulated" and latch "display:disp|image:pokemon1|address[17]~41"
    Warning (13310): Register "display:disp|ball:ball0|address[17]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[17]~_emulated" and latch "display:disp|ball:ball0|address[17]~45"
    Warning (13310): Register "display:disp|ball:ball30|address[18]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[18]~_emulated" and latch "display:disp|ball:ball30|address[18]~61"
    Warning (13310): Register "display:disp|image:pokemon2|address[18]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[18]~_emulated" and latch "display:disp|image:pokemon2|address[18]~43"
    Warning (13310): Register "display:disp|image:pokemon1|address[18]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[18]~_emulated" and latch "display:disp|image:pokemon1|address[18]~45"
    Warning (13310): Register "display:disp|ball:ball0|address[18]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[18]~_emulated" and latch "display:disp|ball:ball0|address[18]~49"
    Warning (13310): Register "display:disp|ball:ball30|address[19]" is converted into an equivalent circuit using register "display:disp|ball:ball30|address[19]~_emulated" and latch "display:disp|ball:ball30|address[19]~65"
    Warning (13310): Register "display:disp|image:pokemon2|address[19]" is converted into an equivalent circuit using register "display:disp|image:pokemon2|address[19]~_emulated" and latch "display:disp|image:pokemon2|address[19]~47"
    Warning (13310): Register "display:disp|image:pokemon1|address[19]" is converted into an equivalent circuit using register "display:disp|image:pokemon1|address[19]~_emulated" and latch "display:disp|image:pokemon1|address[19]~49"
    Warning (13310): Register "display:disp|ball:ball0|address[19]" is converted into an equivalent circuit using register "display:disp|ball:ball0|address[19]~_emulated" and latch "display:disp|ball:ball0|address[19]~53"
    Warning (13310): Register "display:disp|motion:motion|x_vel[14]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[14]~_emulated" and latch "display:disp|motion:motion|x_vel[14]~1"
    Warning (13310): Register "display:disp|motion:motion|x_vel[13]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[13]~_emulated" and latch "display:disp|motion:motion|x_vel[14]~1"
    Warning (13310): Register "display:disp|motion:motion|x_vel[12]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[12]~_emulated" and latch "display:disp|motion:motion|x_vel[12]~7"
    Warning (13310): Register "display:disp|motion:motion|x_vel[11]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[11]~_emulated" and latch "display:disp|motion:motion|x_vel[11]~11"
    Warning (13310): Register "display:disp|motion:motion|x_vel[10]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[10]~_emulated" and latch "display:disp|motion:motion|x_vel[10]~15"
    Warning (13310): Register "display:disp|motion:motion|x_vel[9]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[9]~_emulated" and latch "display:disp|motion:motion|x_vel[9]~19"
    Warning (13310): Register "display:disp|motion:motion|x_vel[8]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[8]~_emulated" and latch "display:disp|motion:motion|x_vel[8]~23"
    Warning (13310): Register "display:disp|motion:motion|x_vel[7]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[7]~_emulated" and latch "display:disp|motion:motion|x_vel[7]~27"
    Warning (13310): Register "display:disp|motion:motion|x_vel[6]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[6]~_emulated" and latch "display:disp|motion:motion|x_vel[6]~31"
    Warning (13310): Register "display:disp|motion:motion|x_vel[5]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[5]~_emulated" and latch "display:disp|motion:motion|x_vel[5]~35"
    Warning (13310): Register "display:disp|motion:motion|x_vel[4]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[4]~_emulated" and latch "display:disp|motion:motion|x_vel[4]~39"
    Warning (13310): Register "display:disp|motion:motion|x_vel[3]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[3]~_emulated" and latch "display:disp|motion:motion|x_vel[3]~43"
    Warning (13310): Register "display:disp|motion:motion|x_vel[2]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[2]~_emulated" and latch "display:disp|motion:motion|x_vel[2]~47"
    Warning (13310): Register "display:disp|motion:motion|x_vel[1]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[1]~_emulated" and latch "display:disp|motion:motion|x_vel[1]~51"
    Warning (13310): Register "display:disp|motion:motion|x_vel[0]" is converted into an equivalent circuit using register "display:disp|motion:motion|x_vel[0]~_emulated" and latch "display:disp|motion:motion|x_vel[0]~55"
    Warning (13310): Register "display:disp|motion:motion|z_vel[15]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[15]~_emulated" and latch "display:disp|motion:motion|z_vel[15]~1"
    Warning (13310): Register "display:disp|motion:motion|z_vel[14]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[14]~_emulated" and latch "display:disp|motion:motion|z_vel[15]~1"
    Warning (13310): Register "display:disp|motion:motion|z_vel[13]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[13]~_emulated" and latch "display:disp|motion:motion|z_vel[13]~7"
    Warning (13310): Register "display:disp|motion:motion|z_vel[12]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[12]~_emulated" and latch "display:disp|motion:motion|z_vel[12]~11"
    Warning (13310): Register "display:disp|motion:motion|z_vel[11]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[11]~_emulated" and latch "display:disp|motion:motion|z_vel[11]~15"
    Warning (13310): Register "display:disp|motion:motion|z_vel[10]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[10]~_emulated" and latch "display:disp|motion:motion|z_vel[10]~19"
    Warning (13310): Register "display:disp|motion:motion|z_vel[9]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[9]~_emulated" and latch "display:disp|motion:motion|z_vel[9]~23"
    Warning (13310): Register "display:disp|motion:motion|z_vel[8]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[8]~_emulated" and latch "display:disp|motion:motion|z_vel[8]~27"
    Warning (13310): Register "display:disp|motion:motion|z_vel[7]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[7]~_emulated" and latch "display:disp|motion:motion|z_vel[7]~31"
    Warning (13310): Register "display:disp|motion:motion|z_vel[6]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[6]~_emulated" and latch "display:disp|motion:motion|z_vel[6]~35"
    Warning (13310): Register "display:disp|motion:motion|z_vel[5]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[5]~_emulated" and latch "display:disp|motion:motion|z_vel[5]~39"
    Warning (13310): Register "display:disp|motion:motion|z_vel[4]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[4]~_emulated" and latch "display:disp|motion:motion|z_vel[4]~43"
    Warning (13310): Register "display:disp|motion:motion|z_vel[3]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[3]~_emulated" and latch "display:disp|motion:motion|z_vel[3]~47"
    Warning (13310): Register "display:disp|motion:motion|z_vel[2]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[2]~_emulated" and latch "display:disp|motion:motion|z_vel[2]~51"
    Warning (13310): Register "display:disp|motion:motion|z_vel[1]" is converted into an equivalent circuit using register "display:disp|motion:motion|z_vel[1]~_emulated" and latch "display:disp|motion:motion|z_vel[1]~55"
    Warning (13310): Register "display:disp|motion:motion|y_vel[15]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[15]~_emulated" and latch "display:disp|motion:motion|y_vel[15]~1"
    Warning (13310): Register "display:disp|motion:motion|y_vel[10]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[10]~_emulated" and latch "display:disp|motion:motion|y_vel[10]~5"
    Warning (13310): Register "display:disp|motion:motion|y_vel[9]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[9]~_emulated" and latch "display:disp|motion:motion|y_vel[9]~9"
    Warning (13310): Register "display:disp|motion:motion|y_vel[8]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[8]~_emulated" and latch "display:disp|motion:motion|y_vel[8]~13"
    Warning (13310): Register "display:disp|motion:motion|y_vel[7]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[7]~_emulated" and latch "display:disp|motion:motion|y_vel[7]~17"
    Warning (13310): Register "display:disp|motion:motion|y_vel[6]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[6]~_emulated" and latch "display:disp|motion:motion|y_vel[6]~21"
    Warning (13310): Register "display:disp|motion:motion|y_vel[5]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[5]~_emulated" and latch "display:disp|motion:motion|y_vel[5]~25"
    Warning (13310): Register "display:disp|motion:motion|y_vel[4]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[4]~_emulated" and latch "display:disp|motion:motion|y_vel[4]~29"
    Warning (13310): Register "display:disp|motion:motion|y_vel[3]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[3]~_emulated" and latch "display:disp|motion:motion|y_vel[3]~33"
    Warning (13310): Register "display:disp|motion:motion|y_vel[2]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[2]~_emulated" and latch "display:disp|motion:motion|y_vel[2]~37"
    Warning (13310): Register "display:disp|motion:motion|y_vel[1]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[1]~_emulated" and latch "display:disp|motion:motion|y_vel[1]~41"
    Warning (13310): Register "display:disp|motion:motion|y_vel[0]" is converted into an equivalent circuit using register "display:disp|motion:motion|y_vel[0]~_emulated" and latch "display:disp|motion:motion|y_vel[0]~45"
    Warning (13310): Register "display:disp|rotation:ball|y_coord[7]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[7]~_emulated" and latch "display:disp|rotation:ball|y_coord[7]~17"
    Warning (13310): Register "display:disp|rotation:ball|y_coord[6]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[6]~_emulated" and latch "display:disp|rotation:ball|y_coord[6]~21"
    Warning (13310): Register "display:disp|rotation:ball|y_coord[5]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[5]~_emulated" and latch "display:disp|rotation:ball|y_coord[5]~25"
    Warning (13310): Register "display:disp|rotation:ball|y_coord[4]" is converted into an equivalent circuit using register "display:disp|rotation:ball|y_coord[4]~_emulated" and latch "display:disp|rotation:ball|y_coord[4]~29"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (21074): Design contains 49 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "D5M_STROBE"
Info (21057): Implemented 5365 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 88 input pins
    Info (21059): Implemented 234 output pins
    Info (21060): Implemented 106 bidirectional pins
    Info (21061): Implemented 4502 logic cells
    Info (21064): Implemented 428 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 5 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 646 warnings
    Info: Peak virtual memory: 4957 megabytes
    Info: Processing ended: Fri Jun 13 08:10:30 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Downloads/Final_Project/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg.


