
---------- Begin Simulation Statistics ----------
final_tick                                10266760500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853392                       # Number of bytes of host memory used
host_op_rate                                   136889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.25                       # Real time elapsed on the host
host_tick_rate                              140159690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10027169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010267                       # Number of seconds simulated
sim_ticks                                 10266760500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.923153                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3010161                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3012476                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22832                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3043613                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1743                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2811                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1068                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3059179                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          233                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7998963                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8034348                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22237                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2501415                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9949                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          799450                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019633                       # Number of instructions committed
system.cpu.commit.committedOps               10046800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     20357216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.493525                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.240144                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17051911     83.76%     83.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       806890      3.96%     87.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       214335      1.05%     88.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       407762      2.00%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1840099      9.04%     99.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17113      0.08%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1698      0.01%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7459      0.04%     99.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         9949      0.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     20357216                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                   7546090                       # Number of committed integer instructions.
system.cpu.commit.loads                         35385                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7555307     75.20%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35385      0.35%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2455478     24.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10046800                       # Class of committed instruction
system.cpu.commit.refs                        2490863                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10027169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.053352                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.053352                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              18473136                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   632                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2786524                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11380947                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   368879                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1023688                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27063                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2197                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                575185                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3059179                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     34191                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      20390687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1308                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12253584                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55360                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.148985                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              49384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3017921                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.596760                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           20467951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.600403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.449579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17429163     85.15%     85.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4971      0.02%     85.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5167      0.03%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6433      0.03%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2974611     14.53%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5273      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2302      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4450      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    35581      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             20467951                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           65572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22951                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2686070                       # Number of branches executed
system.cpu.iew.exec_nop                         20752                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.527564                       # Inst execution rate
system.cpu.iew.exec_refs                      2700806                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2659825                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   84261                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41763                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                207                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             22651                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2683743                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10985016                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40981                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40770                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10832747                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1247                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27063                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1256                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        186220                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2967                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1113                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6378                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       228261                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1881                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21070                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14853891                       # num instructions consuming a value
system.cpu.iew.wb_count                      10710040                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.365820                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5433855                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.521588                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10830376                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13521412                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5495054                       # number of integer regfile writes
system.cpu.ipc                               0.487009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.487009                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8160225     75.05%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 53      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  81      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41864      0.39%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2670728     24.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10873521                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3926                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000361                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1290     32.86%     32.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.05%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     32.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.05%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1690     43.05%     76.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   941     23.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10874748                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           42214044                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10707752                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11898049                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10964057                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10873521                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 207                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          937077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               409                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       473483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      20467951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.531246                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.243523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16885421     82.50%     82.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              507544      2.48%     84.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              571866      2.79%     87.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              823867      4.03%     91.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1661338      8.12%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8095      0.04%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5592      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2559      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1669      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        20467951                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.529550                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2673                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5280                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2288                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3333                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2152                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1325                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41763                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2683743                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8008446                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                         20533523                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   86033                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12530631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     56                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   673332                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1108                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22075757                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11117701                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13860616                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1285277                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               18381530                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27063                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              18376597                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1329950                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13829521                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19649                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                863                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4479399                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            206                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2701                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     31131130                       # The number of ROB reads
system.cpu.rob.rob_writes                    21803322                       # The number of ROB writes
system.cpu.timesIdled                             568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2236                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     183                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       286758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        591543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       299846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       120468                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       604633                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         120468                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       286633                       # Transaction distribution
system.membus.trans_dist::CleanEvict              125                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303708                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           996                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       896246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 896246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37845504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37845504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304785                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1817931000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1587484750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       586354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          120714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          155                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       907734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                909418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38629248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38683136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          407222                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18344576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           712009                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169196                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374925                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 591540     83.08%     83.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 120469     16.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             712009                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          602036500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         455833500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1263000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303864                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304705                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               841                       # number of overall misses
system.l2.overall_misses::.cpu.data            303864                       # number of overall misses
system.l2.overall_misses::total                304705                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  37850691500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37916191000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65499500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  37850691500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37916191000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           303864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               304706                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          303864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              304706                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999997                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999997                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77882.877527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124564.579878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124435.736204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77882.877527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124564.579878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124435.736204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              286634                       # number of writebacks
system.l2.writebacks::total                    286634                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304705                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304705                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57089500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  34812071500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34869161000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57089500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  34812071500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34869161000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999997                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67882.877527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 114564.645697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114435.801841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67882.877527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 114564.645697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114435.801841                       # average overall mshr miss latency
system.l2.replacements                         407222                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       299720                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           299720                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       299720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       299720                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data          303709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303709                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  37837738000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37837738000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124585.501253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124585.501253                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       303709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  34800668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34800668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114585.567105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114585.567105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65499500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65499500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77882.877527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77882.877527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57089500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57089500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67882.877527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67882.877527                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83570.967742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83570.967742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11403500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11403500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73570.967742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73570.967742                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16016.102197                       # Cycle average of tags in use
system.l2.tags.total_refs                      604544                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    423606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.427137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3279.600061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        44.006495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12692.495642                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.200171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.774688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          607                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10097718                       # Number of tag accesses
system.l2.tags.data_accesses                 10097718                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19447168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19500992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18344512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18344512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       286633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             286633                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5242549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1894187363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1899429913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5242549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5242549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1786786786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1786786786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1786786786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5242549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1894187363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3686216699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    286633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000061360500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              776506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269497                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304704                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     286633                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   286633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17944                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16425615000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22138815000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53906.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72656.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   277279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  145243                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304704                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               286633                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   75623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   82395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   97307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   49374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.203991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.566372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.622089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68936     40.84%     40.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        58682     34.77%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17469     10.35%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3602      2.13%     88.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1717      1.02%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          719      0.43%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3946      2.34%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2347      1.39%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11374      6.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.010887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.868612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.504671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         17911     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17912                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.060230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17904     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17912                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19501056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18343232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19501056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18344512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1899.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1786.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1899.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1786.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10266748500                       # Total gap between requests
system.mem_ctrls.avgGap                      17361.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19447232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18343232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5242549.487737637013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1894193596.899430990219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1786662112.162838697433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       286633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22497250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  22116317750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 259204063000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26750.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     72783.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    904306.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            603844080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            320943150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1088771460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          750275820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     810095520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4219835970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        388890240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8182656240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        797.004687                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    795548750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    342680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9128531750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            601352220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            319622490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1086815100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          745844040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     810095520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4224562980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        384909600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8173201950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        796.083823                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    785089000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    342680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9138991500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        33101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            33101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        33101                       # number of overall hits
system.cpu.icache.overall_hits::total           33101                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1090                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1090                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1090                       # number of overall misses
system.cpu.icache.overall_misses::total          1090                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     83193500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83193500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83193500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83193500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        34191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        34191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        34191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        34191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.031880                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031880                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.031880                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031880                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76324.311927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76324.311927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76324.311927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76324.311927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          842                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          842                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66775500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66775500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024626                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024626                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024626                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024626                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79305.819477                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79305.819477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79305.819477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79305.819477                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        33101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           33101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1090                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1090                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83193500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83193500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        34191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        34191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.031880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76324.311927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76324.311927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66775500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66775500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79305.819477                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79305.819477                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           839.215085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               33943                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               842                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.312352                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   839.215085                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.204886                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.204886                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          842                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          841                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.205566                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            137606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           137606                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62468                       # number of overall hits
system.cpu.dcache.overall_hits::total           62468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2429437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2429443                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429443                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 247506711791                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 247506711791                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 247506711791                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 247506711791                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491911                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.974983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.974983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.974932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.974932                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101878.217789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101878.217789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 101877.966180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101877.966180                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     17415039                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            264982                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.721592                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       299721                       # number of writebacks
system.cpu.dcache.writebacks::total            299721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2125498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2125498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2125498                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2125498                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       303939                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       303939                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       303945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       303945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38405698967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38405698967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38406186967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38406186967                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 126359.891185                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 126359.891185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 126359.002343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 126359.002343                       # average overall mshr miss latency
system.cpu.dcache.replacements                 299847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        36019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           36019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71056.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71056.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12617500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12617500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85253.378378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85253.378378                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2428979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2428979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 247476453319                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 247476453319                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.989299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.989299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101884.970318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101884.970318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2125246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2125246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  38391303495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38391303495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 126398.196755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 126398.196755                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.043478                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043478                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       488000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       488000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.043478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4048.649873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            303943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.206496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4048.649873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2579                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20241607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20241607                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10266760500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  10266760500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
