Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/THSOC/FIR/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/THSOC/FIR/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/THSOC/FIR/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/THSOC/FIR/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at fir_csr.sv(21): always construct contains both blocking and non-blocking assignments File: E:/THSOC/FIR/system/synthesis/submodules/fir_csr.sv Line: 21
Warning (10268): Verilog HDL information at fir_fil.sv(13): always construct contains both blocking and non-blocking assignments File: E:/THSOC/FIR/system/synthesis/submodules/fir_fil.sv Line: 13
Warning (10268): Verilog HDL information at fir_fil.sv(13): always construct contains both blocking and non-blocking assignments File: E:/THSOC/FIR/fir_fil.sv Line: 13
Warning (10268): Verilog HDL information at fir_csr.sv(21): always construct contains both blocking and non-blocking assignments File: E:/THSOC/FIR/fir_csr.sv Line: 21
