
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106412                       # Number of seconds simulated
sim_ticks                                106411687551                       # Number of ticks simulated
final_tick                               636049404861                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145249                       # Simulator instruction rate (inst/s)
host_op_rate                                   183390                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6991184                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886804                       # Number of bytes of host memory used
host_seconds                                 15220.84                       # Real time elapsed on the host
sim_insts                                  2210816774                       # Number of instructions simulated
sim_ops                                    2791349958                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      7240064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3585024                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10828416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1646336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1646336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        56563                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        28008                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 84597                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12862                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12862                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68038241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33690134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101759649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15471383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15471383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15471383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68038241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33690134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117231032                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               255183904                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21382856                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17421153                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906823                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8455133                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8105526                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230000                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86426                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193006020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120296469                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21382856                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10335526                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25420686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674129                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10963691                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11802412                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233129419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.624045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.990608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207708733     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722790      1.17%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2137262      0.92%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2296326      0.99%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953659      0.84%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1089262      0.47%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          749030      0.32%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1937123      0.83%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12535234      5.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233129419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083794                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.471411                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190734527                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13274430                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25272390                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       115570                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3732498                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3640438                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6524                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145201203                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51650                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3732498                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190993399                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        9913566                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2233392                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25135480                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1121072                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144987402                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1010                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431594                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8530                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202893557                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675705240                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675705240                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34442851                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32711                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16631                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3595516                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13940812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7840727                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293290                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1736285                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144471028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137146508                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80233                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20014564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41357921                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          551                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233129419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.588285                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.294437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175264714     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24392764     10.46%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12320475      5.28%     90.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7983203      3.42%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6576963      2.82%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2579119      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3179116      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779478      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53587      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233129419                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962843     75.43%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144505     11.32%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169172     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113712310     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007038      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13610138      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7800942      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137146508                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537442                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276520                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009308                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508779188                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164519020                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133339918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138423028                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146786                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1789212                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          717                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131161                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          545                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3732498                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        9170365                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       304537                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144503739                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13940812                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7840727                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16631                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        238920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12521                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          717                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1137348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199322                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134564575                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13481768                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581933                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282359                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19207494                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7800591                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527324                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133343064                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133339918                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79196253                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213433431                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.522525                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371058                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22046451                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1928031                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229396921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179624522     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23321273     10.17%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10821729      4.72%     93.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4824413      2.10%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652000      1.59%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545850      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533352      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099225      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974557      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229396921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974557                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370935178                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292758204                       # The number of ROB writes
system.switch_cpus0.timesIdled                2838937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22054485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551839                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551839                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391874                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391874                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608354677                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183740520                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137901543                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               255183904                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22309865                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18308737                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2088043                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9361492                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8777614                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2226881                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97797                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199998533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122365657                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22309865                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11004495                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26390026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5791779                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8232138                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12098960                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2078988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    238306395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.630073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.989084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211916369     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1965782      0.82%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3557910      1.49%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2104584      0.88%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1725488      0.72%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1540417      0.65%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          850006      0.36%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2115768      0.89%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12530071      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    238306395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087427                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.479519                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198356654                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9886955                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26312441                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        64921                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3685421                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3665360                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150084463                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3685421                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198651097                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         751527                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8236534                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26065646                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       916167                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150036309                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         99366                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       528980                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211378592                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    696303897                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    696303897                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179535971                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31842613                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35715                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17880                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2649308                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13956599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7508013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        72755                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1696323                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148890749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35714                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141961532                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17649937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36498831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    238306395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.595710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.283880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    179193925     75.19%     75.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23523845      9.87%     85.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12308877      5.17%     90.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8671331      3.64%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8682230      3.64%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3105967      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2369085      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       276405      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174730      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    238306395                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51510     13.58%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169285     44.64%     58.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158445     41.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119789175     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1941559      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17835      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12724074      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7488889      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141961532                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.556311                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             379240                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002671                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522675089                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    166576646                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139536973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142340772                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287442                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2290728                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89750                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3685421                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546376                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56034                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148926463                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13956599                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7508013                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17880                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1202786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092216                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2295002                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140341508                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12627369                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1620023                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20116253                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19886935                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7488884                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549962                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139537033                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139536973                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81664795                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222418854                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546809                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367167                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104386712                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128671081                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20255594                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2105646                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    234620974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.548421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.399626                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    182089208     77.61%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25625750     10.92%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9830417      4.19%     92.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5174026      2.21%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4394239      1.87%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2085329      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       986372      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1544478      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2891155      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    234620974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104386712                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128671081                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19084131                       # Number of memory references committed
system.switch_cpus1.commit.loads             11665868                       # Number of loads committed
system.switch_cpus1.commit.membars              17834                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18668864                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115836985                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2661236                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2891155                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           380656494                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301538781                       # The number of ROB writes
system.switch_cpus1.timesIdled                2953518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16877509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104386712                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128671081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104386712                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.444601                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.444601                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.409065                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.409065                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631030002                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194918630                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138944286                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35668                       # number of misc regfile writes
system.l2.replacements                          85424                       # number of replacements
system.l2.tagsinuse                              1024                       # Cycle average of tags in use
system.l2.total_refs                            61201                       # Total number of references to valid blocks.
system.l2.sampled_refs                          86448                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.707952                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.143722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.085074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    690.974894                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.135436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    310.250105                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              8.254684                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              2.156085                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.674780                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.302979                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.008061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.002106                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        39135                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         6170                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45305                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15623                       # number of Writeback hits
system.l2.Writeback_hits::total                 15623                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        39135                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6170                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45305                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        39135                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6170                       # number of overall hits
system.l2.overall_hits::total                   45305                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        56563                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        28008                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 84597                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        56563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        28008                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84597                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        56563                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        28008                       # number of overall misses
system.l2.overall_misses::total                 84597                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1416851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   9507883079                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2384488                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4676968311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14188652729                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1416851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   9507883079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2384488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4676968311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14188652729                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1416851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   9507883079                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2384488                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4676968311                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14188652729                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        34178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129902                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15623                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15623                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        34178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129902                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        34178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129902                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.591057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.819475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.651237                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.591057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.819475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.651237                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.591057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.819475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.651237                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 141685.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168093.684546                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149030.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166986.872001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167720.518801                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 141685.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168093.684546                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149030.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166986.872001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167720.518801                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 141685.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168093.684546                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149030.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166986.872001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167720.518801                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12862                       # number of writebacks
system.l2.writebacks::total                     12862                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        56563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        28008                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            84597                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        56563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        28008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        56563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        28008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84597                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       834047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   6216646698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1454271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3044975848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9263910864                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       834047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   6216646698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1454271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3044975848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9263910864                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       834047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   6216646698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1454271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3044975848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9263910864                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.591057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.819475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.651237                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.591057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.819475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.651237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.591057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.819475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.651237                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83404.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109906.594381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90891.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108718.075121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109506.375687                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 83404.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109906.594381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90891.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108718.075121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109506.375687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 83404.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109906.594381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90891.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108718.075121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109506.375687                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.771919                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011810052                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849744.153565                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.771919                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015660                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876237                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11802402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11802402                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11802402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11802402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11802402                       # number of overall hits
system.cpu0.icache.overall_hits::total       11802402                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1604851                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1604851                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1604851                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1604851                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1604851                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1604851                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11802412                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11802412                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11802412                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11802412                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11802412                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11802412                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160485.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160485.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160485.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160485.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160485.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160485.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1499851                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1499851                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1499851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1499851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1499851                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1499851                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 149985.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 149985.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 149985.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 149985.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 149985.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 149985.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95698                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190968358                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95954                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.207370                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.605552                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.394448                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916428                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083572                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10384120                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10384120                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677219                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16446                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16446                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18061339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18061339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18061339                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18061339                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399283                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399283                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           93                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399376                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399376                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399376                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399376                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  52325035857                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52325035857                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7959734                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7959734                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  52332995591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  52332995591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  52332995591                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  52332995591                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10783403                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10783403                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18460715                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18460715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18460715                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18460715                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037028                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021634                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021634                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021634                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021634                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 131047.492272                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 131047.492272                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85588.537634                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85588.537634                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 131036.906552                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 131036.906552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 131036.906552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 131036.906552                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8224                       # number of writebacks
system.cpu0.dcache.writebacks::total             8224                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303585                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303585                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303678                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303678                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95698                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95698                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95698                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95698                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12558843349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12558843349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12558843349                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12558843349                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12558843349                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12558843349                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005184                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 131234.125572                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 131234.125572                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 131234.125572                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 131234.125572                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 131234.125572                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 131234.125572                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.043918                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018536657                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204624.798701                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.043918                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024109                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738852                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12098944                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12098944                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12098944                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12098944                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12098944                       # number of overall hits
system.cpu1.icache.overall_hits::total       12098944                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2685288                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2685288                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2685288                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2685288                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2685288                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2685288                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12098960                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12098960                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12098960                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12098960                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12098960                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12098960                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 167830.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 167830.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 167830.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 167830.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 167830.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 167830.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2517488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2517488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2517488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2517488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2517488                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2517488                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       157343                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       157343                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       157343                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       157343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       157343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       157343                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34178                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164059514                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34434                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4764.462856                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.461752                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.538248                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904147                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095853                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9411878                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9411878                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7382594                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7382594                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17861                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17861                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17834                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16794472                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16794472                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16794472                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16794472                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87854                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87854                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87854                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87854                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87854                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87854                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14466170601                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14466170601                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14466170601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14466170601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14466170601                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14466170601                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9499732                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9499732                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7382594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7382594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16882326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16882326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16882326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16882326                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005204                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005204                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 164661.490666                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 164661.490666                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 164661.490666                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 164661.490666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 164661.490666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 164661.490666                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7399                       # number of writebacks
system.cpu1.dcache.writebacks::total             7399                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53676                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53676                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53676                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34178                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34178                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34178                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34178                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34178                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34178                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5324684429                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5324684429                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5324684429                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5324684429                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5324684429                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5324684429                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002024                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002024                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002024                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002024                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155792.744719                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 155792.744719                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 155792.744719                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 155792.744719                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 155792.744719                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 155792.744719                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
