{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722025197909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722025197915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 01:49:57 2024 " "Processing started: Sat Jul 27 01:49:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722025197915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722025197915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722025197915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722025198493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722025198493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(75) " "Verilog HDL warning at cache_controller.v(75): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722025208154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(76) " "Verilog HDL warning at cache_controller.v(76): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722025208154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(139) " "Verilog HDL warning at cache_controller.v(139): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722025208154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(140) " "Verilog HDL warning at cache_controller.v(140): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722025208154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(148) " "Verilog HDL warning at cache_controller.v(148): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722025208154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(163) " "Verilog HDL warning at cache_controller.v(163): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722025208155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(164) " "Verilog HDL warning at cache_controller.v(164): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722025208155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem_read MEM_READ cache_controller.v(13) " "Verilog HDL Declaration information at cache_controller.v(13): object \"mem_read\" differs only in case from object \"MEM_READ\" in the same scope" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722025208155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem_write MEM_WRITE cache_controller.v(13) " "Verilog HDL Declaration information at cache_controller.v(13): object \"mem_write\" differs only in case from object \"MEM_WRITE\" in the same scope" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722025208155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m_tech/iitb/projects/cache controller/d_cache/source_files/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /m_tech/iitb/projects/cache controller/d_cache/source_files/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722025208157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722025208157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache_controller " "Elaborating entity \"cache_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722025208191 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(147) " "Verilog HDL Always Construct warning at cache_controller.v(147): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722025208203 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TAG cache_controller.v(155) " "Verilog HDL Always Construct warning at cache_controller.v(155): variable \"TAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722025208203 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(155) " "Verilog HDL Always Construct warning at cache_controller.v(155): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722025208203 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA cache_controller.v(156) " "Verilog HDL Always Construct warning at cache_controller.v(156): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722025208203 "|cache_controller"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722025209020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722025209279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/output_files/cache_controller.map.smsg " "Generated suppressed messages file F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/output_files/cache_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722025209315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722025209432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722025209432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "618 " "Implemented 618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722025209485 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722025209485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "516 " "Implemented 516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722025209485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722025209485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722025209500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 01:50:09 2024 " "Processing ended: Sat Jul 27 01:50:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722025209500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722025209500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722025209500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722025209500 ""}
