LIBRARY ieee ; 
USE ieee.std_logic_1164.all;

ENTITY crossbarC IS 
	PORT (x1, x2, s:	IN STD_LOGIC; 
			y1, y2: 	OUT STD_LOGIC);

END crossbarC;

ARCHITECTURE Behavior OF crossbarC IS
	COMPONENT dec2to4 
	PORT (w: 	IN STD_LOGIC_VECTOR(1 DOWNTO 0) ; 
			En: 	IN STD_LOGIC ; 
			y: 	OUT STD_LOGIC_VECTOR(0 TO 3) ) ; 
	END COMPONENT 
; 
	
	BEGIN 
G1: 
FOR i IN 0 TO 3 GENERATE 
Muxes: mux4to1 PORT MAP ( 
w(4*i), w(4*i+1), w(4*i+2),  
w(4*i+3), s(1 DOWNTO 0), m(i) ) ; 
END GENERATE 
; 
Mux5: mux4to1 PORT MAP  
( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ) ; 
END Structure ; 
	
END Behavior ;