// Seed: 1148373434
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4
);
  wire id_6;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3,
    output logic id_4,
    input wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12
);
  uwire id_14 = 1;
  assign id_1 = 1;
  always id_4 <= 1'b0;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_6,
      id_9,
      id_5
  );
  logic [7:0] id_15;
  assign id_15[1] = id_5;
  wire id_16;
  assign id_1 = 1;
endmodule
