
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_eyeriss.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol8.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 73 in file
	'sobol8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol8 line 20 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol8 line 49 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    sobol8/54     |   8    |    8    |      3       |
======================================================

Inferred memory devices in process
	in routine mul_border line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol8 mul_border acc pe_border ireg_inner mul_inner pe_inner array_eyeriss
set current_design array_eyeriss
array_eyeriss
link

  Linking design 'array_eyeriss'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_eyeriss               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH8_OWIDTH16 line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH8_OWIDTH16)
Information: Building the design 'pe_inner' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH8_OWIDTH16 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH8_OWIDTH16)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_border_WIDTH8 line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_border_WIDTH8)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH16 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH16)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][7] ifm[11][6] ifm[11][5] ifm[11][4] ifm[11][3] ifm[11][2] ifm[11][1] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][7] ifm[11][6] ifm[11][5] ifm[11][4] ifm[11][3] ifm[11][2] ifm[11][1] ifm[11][0] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_eyeriss'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 807 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH16_0'
  Processing 'mul_inner_WIDTH8_0'
  Processing 'wreg_WIDTH8_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH8_OWIDTH16_0'
  Processing 'sobol8_0'
  Processing 'mul_border_WIDTH8_0'
  Processing 'ireg_border_WIDTH8_0'
  Processing 'pe_border_IWIDTH8_OWIDTH16_0'
  Processing 'array_eyeriss'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH16_1_DW01_add_0'
  Processing 'mul_inner_WIDTH8_1_DW01_cmp2_0'
  Processing 'acc_WIDTH16_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH16_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH16_4_DW01_add_0_DW01_add_3'
  Processing 'mul_inner_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'acc_WIDTH16_5_DW01_add_0_DW01_add_4'
  Processing 'mul_inner_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'acc_WIDTH16_6_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH16_7_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH16_8_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'acc_WIDTH16_9_DW01_add_0_DW01_add_8'
  Processing 'mul_inner_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'acc_WIDTH16_10_DW01_add_0_DW01_add_9'
  Processing 'mul_inner_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'acc_WIDTH16_11_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH16_12_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH8_12_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'acc_WIDTH16_13_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH8_13_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH16_14_DW01_add_0_DW01_add_13'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'mul_border_WIDTH8_1_DW01_dec_0'
  Processing 'sobol8_1_DW01_add_0_DW01_add_14'
  Processing 'ireg_border_WIDTH8_1_DW01_sub_0'
  Processing 'acc_WIDTH16_15_DW01_add_0_DW01_add_15'
  Processing 'mul_inner_WIDTH8_14_DW01_cmp2_0_DW01_cmp2_14'
  Processing 'acc_WIDTH16_16_DW01_add_0_DW01_add_16'
  Processing 'mul_inner_WIDTH8_15_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'acc_WIDTH16_17_DW01_add_0_DW01_add_17'
  Processing 'mul_inner_WIDTH8_16_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'acc_WIDTH16_18_DW01_add_0_DW01_add_18'
  Processing 'mul_inner_WIDTH8_17_DW01_cmp2_0_DW01_cmp2_17'
  Processing 'acc_WIDTH16_19_DW01_add_0_DW01_add_19'
  Processing 'mul_inner_WIDTH8_18_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'acc_WIDTH16_20_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH8_19_DW01_cmp2_0_DW01_cmp2_19'
  Processing 'acc_WIDTH16_21_DW01_add_0_DW01_add_21'
  Processing 'mul_inner_WIDTH8_20_DW01_cmp2_0_DW01_cmp2_20'
  Processing 'acc_WIDTH16_22_DW01_add_0_DW01_add_22'
  Processing 'mul_inner_WIDTH8_21_DW01_cmp2_0_DW01_cmp2_21'
  Processing 'acc_WIDTH16_23_DW01_add_0_DW01_add_23'
  Processing 'mul_inner_WIDTH8_22_DW01_cmp2_0_DW01_cmp2_22'
  Processing 'acc_WIDTH16_24_DW01_add_0_DW01_add_24'
  Processing 'mul_inner_WIDTH8_23_DW01_cmp2_0_DW01_cmp2_23'
  Processing 'acc_WIDTH16_25_DW01_add_0_DW01_add_25'
  Processing 'mul_inner_WIDTH8_24_DW01_cmp2_0_DW01_cmp2_24'
  Processing 'acc_WIDTH16_26_DW01_add_0_DW01_add_26'
  Processing 'mul_inner_WIDTH8_25_DW01_cmp2_0_DW01_cmp2_25'
  Processing 'acc_WIDTH16_27_DW01_add_0_DW01_add_27'
  Processing 'mul_inner_WIDTH8_26_DW01_cmp2_0_DW01_cmp2_26'
  Processing 'acc_WIDTH16_28_DW01_add_0_DW01_add_28'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_27'
  Processing 'mul_border_WIDTH8_2_DW01_dec_0_DW01_dec_1'
  Processing 'sobol8_2_DW01_add_0_DW01_add_29'
  Processing 'ireg_border_WIDTH8_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH16_29_DW01_add_0_DW01_add_30'
  Processing 'mul_inner_WIDTH8_27_DW01_cmp2_0_DW01_cmp2_28'
  Processing 'acc_WIDTH16_30_DW01_add_0_DW01_add_31'
  Processing 'mul_inner_WIDTH8_28_DW01_cmp2_0_DW01_cmp2_29'
  Processing 'acc_WIDTH16_31_DW01_add_0_DW01_add_32'
  Processing 'mul_inner_WIDTH8_29_DW01_cmp2_0_DW01_cmp2_30'
  Processing 'acc_WIDTH16_32_DW01_add_0_DW01_add_33'
  Processing 'mul_inner_WIDTH8_30_DW01_cmp2_0_DW01_cmp2_31'
  Processing 'acc_WIDTH16_33_DW01_add_0_DW01_add_34'
  Processing 'mul_inner_WIDTH8_31_DW01_cmp2_0_DW01_cmp2_32'
  Processing 'acc_WIDTH16_34_DW01_add_0_DW01_add_35'
  Processing 'mul_inner_WIDTH8_32_DW01_cmp2_0_DW01_cmp2_33'
  Processing 'acc_WIDTH16_35_DW01_add_0_DW01_add_36'
  Processing 'mul_inner_WIDTH8_33_DW01_cmp2_0_DW01_cmp2_34'
  Processing 'acc_WIDTH16_36_DW01_add_0_DW01_add_37'
  Processing 'mul_inner_WIDTH8_34_DW01_cmp2_0_DW01_cmp2_35'
  Processing 'acc_WIDTH16_37_DW01_add_0_DW01_add_38'
  Processing 'mul_inner_WIDTH8_35_DW01_cmp2_0_DW01_cmp2_36'
  Processing 'acc_WIDTH16_38_DW01_add_0_DW01_add_39'
  Processing 'mul_inner_WIDTH8_36_DW01_cmp2_0_DW01_cmp2_37'
  Processing 'acc_WIDTH16_39_DW01_add_0_DW01_add_40'
  Processing 'mul_inner_WIDTH8_37_DW01_cmp2_0_DW01_cmp2_38'
  Processing 'acc_WIDTH16_40_DW01_add_0_DW01_add_41'
  Processing 'mul_inner_WIDTH8_38_DW01_cmp2_0_DW01_cmp2_39'
  Processing 'acc_WIDTH16_41_DW01_add_0_DW01_add_42'
  Processing 'mul_inner_WIDTH8_39_DW01_cmp2_0_DW01_cmp2_40'
  Processing 'acc_WIDTH16_42_DW01_add_0_DW01_add_43'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_41'
  Processing 'mul_border_WIDTH8_3_DW01_dec_0_DW01_dec_2'
  Processing 'sobol8_3_DW01_add_0_DW01_add_44'
  Processing 'ireg_border_WIDTH8_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH16_43_DW01_add_0_DW01_add_45'
  Processing 'mul_inner_WIDTH8_40_DW01_cmp2_0_DW01_cmp2_42'
  Processing 'acc_WIDTH16_44_DW01_add_0_DW01_add_46'
  Processing 'mul_inner_WIDTH8_41_DW01_cmp2_0_DW01_cmp2_43'
  Processing 'acc_WIDTH16_45_DW01_add_0_DW01_add_47'
  Processing 'mul_inner_WIDTH8_42_DW01_cmp2_0_DW01_cmp2_44'
  Processing 'acc_WIDTH16_46_DW01_add_0_DW01_add_48'
  Processing 'mul_inner_WIDTH8_43_DW01_cmp2_0_DW01_cmp2_45'
  Processing 'acc_WIDTH16_47_DW01_add_0_DW01_add_49'
  Processing 'mul_inner_WIDTH8_44_DW01_cmp2_0_DW01_cmp2_46'
  Processing 'acc_WIDTH16_48_DW01_add_0_DW01_add_50'
  Processing 'mul_inner_WIDTH8_45_DW01_cmp2_0_DW01_cmp2_47'
  Processing 'acc_WIDTH16_49_DW01_add_0_DW01_add_51'
  Processing 'mul_inner_WIDTH8_46_DW01_cmp2_0_DW01_cmp2_48'
  Processing 'acc_WIDTH16_50_DW01_add_0_DW01_add_52'
  Processing 'mul_inner_WIDTH8_47_DW01_cmp2_0_DW01_cmp2_49'
  Processing 'acc_WIDTH16_51_DW01_add_0_DW01_add_53'
  Processing 'mul_inner_WIDTH8_48_DW01_cmp2_0_DW01_cmp2_50'
  Processing 'acc_WIDTH16_52_DW01_add_0_DW01_add_54'
  Processing 'mul_inner_WIDTH8_49_DW01_cmp2_0_DW01_cmp2_51'
  Processing 'acc_WIDTH16_53_DW01_add_0_DW01_add_55'
  Processing 'mul_inner_WIDTH8_50_DW01_cmp2_0_DW01_cmp2_52'
  Processing 'acc_WIDTH16_54_DW01_add_0_DW01_add_56'
  Processing 'mul_inner_WIDTH8_51_DW01_cmp2_0_DW01_cmp2_53'
  Processing 'acc_WIDTH16_55_DW01_add_0_DW01_add_57'
  Processing 'mul_inner_WIDTH8_52_DW01_cmp2_0_DW01_cmp2_54'
  Processing 'acc_WIDTH16_56_DW01_add_0_DW01_add_58'
  Processing 'mul_border_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_55'
  Processing 'mul_border_WIDTH8_4_DW01_dec_0_DW01_dec_3'
  Processing 'sobol8_4_DW01_add_0_DW01_add_59'
  Processing 'ireg_border_WIDTH8_4_DW01_sub_0_DW01_sub_3'
  Processing 'acc_WIDTH16_57_DW01_add_0_DW01_add_60'
  Processing 'mul_inner_WIDTH8_53_DW01_cmp2_0_DW01_cmp2_56'
  Processing 'acc_WIDTH16_58_DW01_add_0_DW01_add_61'
  Processing 'mul_inner_WIDTH8_54_DW01_cmp2_0_DW01_cmp2_57'
  Processing 'acc_WIDTH16_59_DW01_add_0_DW01_add_62'
  Processing 'mul_inner_WIDTH8_55_DW01_cmp2_0_DW01_cmp2_58'
  Processing 'acc_WIDTH16_60_DW01_add_0_DW01_add_63'
  Processing 'mul_inner_WIDTH8_56_DW01_cmp2_0_DW01_cmp2_59'
  Processing 'acc_WIDTH16_61_DW01_add_0_DW01_add_64'
  Processing 'mul_inner_WIDTH8_57_DW01_cmp2_0_DW01_cmp2_60'
  Processing 'acc_WIDTH16_62_DW01_add_0_DW01_add_65'
  Processing 'mul_inner_WIDTH8_58_DW01_cmp2_0_DW01_cmp2_61'
  Processing 'acc_WIDTH16_63_DW01_add_0_DW01_add_66'
  Processing 'mul_inner_WIDTH8_59_DW01_cmp2_0_DW01_cmp2_62'
  Processing 'acc_WIDTH16_64_DW01_add_0_DW01_add_67'
  Processing 'mul_inner_WIDTH8_60_DW01_cmp2_0_DW01_cmp2_63'
  Processing 'acc_WIDTH16_65_DW01_add_0_DW01_add_68'
  Processing 'mul_inner_WIDTH8_61_DW01_cmp2_0_DW01_cmp2_64'
  Processing 'acc_WIDTH16_66_DW01_add_0_DW01_add_69'
  Processing 'mul_inner_WIDTH8_62_DW01_cmp2_0_DW01_cmp2_65'
  Processing 'acc_WIDTH16_67_DW01_add_0_DW01_add_70'
  Processing 'mul_inner_WIDTH8_63_DW01_cmp2_0_DW01_cmp2_66'
  Processing 'acc_WIDTH16_68_DW01_add_0_DW01_add_71'
  Processing 'mul_inner_WIDTH8_64_DW01_cmp2_0_DW01_cmp2_67'
  Processing 'acc_WIDTH16_69_DW01_add_0_DW01_add_72'
  Processing 'mul_inner_WIDTH8_65_DW01_cmp2_0_DW01_cmp2_68'
  Processing 'acc_WIDTH16_70_DW01_add_0_DW01_add_73'
  Processing 'mul_border_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_69'
  Processing 'mul_border_WIDTH8_5_DW01_dec_0_DW01_dec_4'
  Processing 'sobol8_5_DW01_add_0_DW01_add_74'
  Processing 'ireg_border_WIDTH8_5_DW01_sub_0_DW01_sub_4'
  Processing 'acc_WIDTH16_71_DW01_add_0_DW01_add_75'
  Processing 'mul_inner_WIDTH8_66_DW01_cmp2_0_DW01_cmp2_70'
  Processing 'acc_WIDTH16_72_DW01_add_0_DW01_add_76'
  Processing 'mul_inner_WIDTH8_67_DW01_cmp2_0_DW01_cmp2_71'
  Processing 'acc_WIDTH16_73_DW01_add_0_DW01_add_77'
  Processing 'mul_inner_WIDTH8_68_DW01_cmp2_0_DW01_cmp2_72'
  Processing 'acc_WIDTH16_74_DW01_add_0_DW01_add_78'
  Processing 'mul_inner_WIDTH8_69_DW01_cmp2_0_DW01_cmp2_73'
  Processing 'acc_WIDTH16_75_DW01_add_0_DW01_add_79'
  Processing 'mul_inner_WIDTH8_70_DW01_cmp2_0_DW01_cmp2_74'
  Processing 'acc_WIDTH16_76_DW01_add_0_DW01_add_80'
  Processing 'mul_inner_WIDTH8_71_DW01_cmp2_0_DW01_cmp2_75'
  Processing 'acc_WIDTH16_77_DW01_add_0_DW01_add_81'
  Processing 'mul_inner_WIDTH8_72_DW01_cmp2_0_DW01_cmp2_76'
  Processing 'acc_WIDTH16_78_DW01_add_0_DW01_add_82'
  Processing 'mul_inner_WIDTH8_73_DW01_cmp2_0_DW01_cmp2_77'
  Processing 'acc_WIDTH16_79_DW01_add_0_DW01_add_83'
  Processing 'mul_inner_WIDTH8_74_DW01_cmp2_0_DW01_cmp2_78'
  Processing 'acc_WIDTH16_80_DW01_add_0_DW01_add_84'
  Processing 'mul_inner_WIDTH8_75_DW01_cmp2_0_DW01_cmp2_79'
  Processing 'acc_WIDTH16_81_DW01_add_0_DW01_add_85'
  Processing 'mul_inner_WIDTH8_76_DW01_cmp2_0_DW01_cmp2_80'
  Processing 'acc_WIDTH16_82_DW01_add_0_DW01_add_86'
  Processing 'mul_inner_WIDTH8_77_DW01_cmp2_0_DW01_cmp2_81'
  Processing 'acc_WIDTH16_83_DW01_add_0_DW01_add_87'
  Processing 'mul_inner_WIDTH8_78_DW01_cmp2_0_DW01_cmp2_82'
  Processing 'acc_WIDTH16_84_DW01_add_0_DW01_add_88'
  Processing 'mul_border_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_83'
  Processing 'mul_border_WIDTH8_6_DW01_dec_0_DW01_dec_5'
  Processing 'sobol8_6_DW01_add_0_DW01_add_89'
  Processing 'ireg_border_WIDTH8_6_DW01_sub_0_DW01_sub_5'
  Processing 'acc_WIDTH16_85_DW01_add_0_DW01_add_90'
  Processing 'mul_inner_WIDTH8_79_DW01_cmp2_0_DW01_cmp2_84'
  Processing 'acc_WIDTH16_86_DW01_add_0_DW01_add_91'
  Processing 'mul_inner_WIDTH8_80_DW01_cmp2_0_DW01_cmp2_85'
  Processing 'acc_WIDTH16_87_DW01_add_0_DW01_add_92'
  Processing 'mul_inner_WIDTH8_81_DW01_cmp2_0_DW01_cmp2_86'
  Processing 'acc_WIDTH16_88_DW01_add_0_DW01_add_93'
  Processing 'mul_inner_WIDTH8_82_DW01_cmp2_0_DW01_cmp2_87'
  Processing 'acc_WIDTH16_89_DW01_add_0_DW01_add_94'
  Processing 'mul_inner_WIDTH8_83_DW01_cmp2_0_DW01_cmp2_88'
  Processing 'acc_WIDTH16_90_DW01_add_0_DW01_add_95'
  Processing 'mul_inner_WIDTH8_84_DW01_cmp2_0_DW01_cmp2_89'
  Processing 'acc_WIDTH16_91_DW01_add_0_DW01_add_96'
  Processing 'mul_inner_WIDTH8_85_DW01_cmp2_0_DW01_cmp2_90'
  Processing 'acc_WIDTH16_92_DW01_add_0_DW01_add_97'
  Processing 'mul_inner_WIDTH8_86_DW01_cmp2_0_DW01_cmp2_91'
  Processing 'acc_WIDTH16_93_DW01_add_0_DW01_add_98'
  Processing 'mul_inner_WIDTH8_87_DW01_cmp2_0_DW01_cmp2_92'
  Processing 'acc_WIDTH16_94_DW01_add_0_DW01_add_99'
  Processing 'mul_inner_WIDTH8_88_DW01_cmp2_0_DW01_cmp2_93'
  Processing 'acc_WIDTH16_95_DW01_add_0_DW01_add_100'
  Processing 'mul_inner_WIDTH8_89_DW01_cmp2_0_DW01_cmp2_94'
  Processing 'acc_WIDTH16_96_DW01_add_0_DW01_add_101'
  Processing 'mul_inner_WIDTH8_90_DW01_cmp2_0_DW01_cmp2_95'
  Processing 'acc_WIDTH16_97_DW01_add_0_DW01_add_102'
  Processing 'mul_inner_WIDTH8_91_DW01_cmp2_0_DW01_cmp2_96'
  Processing 'acc_WIDTH16_98_DW01_add_0_DW01_add_103'
  Processing 'mul_border_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_97'
  Processing 'mul_border_WIDTH8_7_DW01_dec_0_DW01_dec_6'
  Processing 'sobol8_7_DW01_add_0_DW01_add_104'
  Processing 'ireg_border_WIDTH8_7_DW01_sub_0_DW01_sub_6'
  Processing 'acc_WIDTH16_99_DW01_add_0_DW01_add_105'
  Processing 'mul_inner_WIDTH8_92_DW01_cmp2_0_DW01_cmp2_98'
  Processing 'acc_WIDTH16_100_DW01_add_0_DW01_add_106'
  Processing 'mul_inner_WIDTH8_93_DW01_cmp2_0_DW01_cmp2_99'
  Processing 'acc_WIDTH16_101_DW01_add_0_DW01_add_107'
  Processing 'mul_inner_WIDTH8_94_DW01_cmp2_0_DW01_cmp2_100'
  Processing 'acc_WIDTH16_102_DW01_add_0_DW01_add_108'
  Processing 'mul_inner_WIDTH8_95_DW01_cmp2_0_DW01_cmp2_101'
  Processing 'acc_WIDTH16_103_DW01_add_0_DW01_add_109'
  Processing 'mul_inner_WIDTH8_96_DW01_cmp2_0_DW01_cmp2_102'
  Processing 'acc_WIDTH16_104_DW01_add_0_DW01_add_110'
  Processing 'mul_inner_WIDTH8_97_DW01_cmp2_0_DW01_cmp2_103'
  Processing 'acc_WIDTH16_105_DW01_add_0_DW01_add_111'
  Processing 'mul_inner_WIDTH8_98_DW01_cmp2_0_DW01_cmp2_104'
  Processing 'acc_WIDTH16_106_DW01_add_0_DW01_add_112'
  Processing 'mul_inner_WIDTH8_99_DW01_cmp2_0_DW01_cmp2_105'
  Processing 'acc_WIDTH16_107_DW01_add_0_DW01_add_113'
  Processing 'mul_inner_WIDTH8_100_DW01_cmp2_0_DW01_cmp2_106'
  Processing 'acc_WIDTH16_108_DW01_add_0_DW01_add_114'
  Processing 'mul_inner_WIDTH8_101_DW01_cmp2_0_DW01_cmp2_107'
  Processing 'acc_WIDTH16_109_DW01_add_0_DW01_add_115'
  Processing 'mul_inner_WIDTH8_102_DW01_cmp2_0_DW01_cmp2_108'
  Processing 'acc_WIDTH16_110_DW01_add_0_DW01_add_116'
  Processing 'mul_inner_WIDTH8_103_DW01_cmp2_0_DW01_cmp2_109'
  Processing 'acc_WIDTH16_111_DW01_add_0_DW01_add_117'
  Processing 'mul_inner_WIDTH8_104_DW01_cmp2_0_DW01_cmp2_110'
  Processing 'acc_WIDTH16_112_DW01_add_0_DW01_add_118'
  Processing 'mul_border_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_111'
  Processing 'mul_border_WIDTH8_8_DW01_dec_0_DW01_dec_7'
  Processing 'sobol8_8_DW01_add_0_DW01_add_119'
  Processing 'ireg_border_WIDTH8_8_DW01_sub_0_DW01_sub_7'
  Processing 'acc_WIDTH16_113_DW01_add_0_DW01_add_120'
  Processing 'mul_inner_WIDTH8_105_DW01_cmp2_0_DW01_cmp2_112'
  Processing 'acc_WIDTH16_114_DW01_add_0_DW01_add_121'
  Processing 'mul_inner_WIDTH8_106_DW01_cmp2_0_DW01_cmp2_113'
  Processing 'acc_WIDTH16_115_DW01_add_0_DW01_add_122'
  Processing 'mul_inner_WIDTH8_107_DW01_cmp2_0_DW01_cmp2_114'
  Processing 'acc_WIDTH16_116_DW01_add_0_DW01_add_123'
  Processing 'mul_inner_WIDTH8_108_DW01_cmp2_0_DW01_cmp2_115'
  Processing 'acc_WIDTH16_117_DW01_add_0_DW01_add_124'
  Processing 'mul_inner_WIDTH8_109_DW01_cmp2_0_DW01_cmp2_116'
  Processing 'acc_WIDTH16_118_DW01_add_0_DW01_add_125'
  Processing 'mul_inner_WIDTH8_110_DW01_cmp2_0_DW01_cmp2_117'
  Processing 'acc_WIDTH16_119_DW01_add_0_DW01_add_126'
  Processing 'mul_inner_WIDTH8_111_DW01_cmp2_0_DW01_cmp2_118'
  Processing 'acc_WIDTH16_120_DW01_add_0_DW01_add_127'
  Processing 'mul_inner_WIDTH8_112_DW01_cmp2_0_DW01_cmp2_119'
  Processing 'acc_WIDTH16_121_DW01_add_0_DW01_add_128'
  Processing 'mul_inner_WIDTH8_113_DW01_cmp2_0_DW01_cmp2_120'
  Processing 'acc_WIDTH16_122_DW01_add_0_DW01_add_129'
  Processing 'mul_inner_WIDTH8_114_DW01_cmp2_0_DW01_cmp2_121'
  Processing 'acc_WIDTH16_123_DW01_add_0_DW01_add_130'
  Processing 'mul_inner_WIDTH8_115_DW01_cmp2_0_DW01_cmp2_122'
  Processing 'acc_WIDTH16_124_DW01_add_0_DW01_add_131'
  Processing 'mul_inner_WIDTH8_116_DW01_cmp2_0_DW01_cmp2_123'
  Processing 'acc_WIDTH16_125_DW01_add_0_DW01_add_132'
  Processing 'mul_inner_WIDTH8_117_DW01_cmp2_0_DW01_cmp2_124'
  Processing 'acc_WIDTH16_126_DW01_add_0_DW01_add_133'
  Processing 'mul_border_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_125'
  Processing 'mul_border_WIDTH8_9_DW01_dec_0_DW01_dec_8'
  Processing 'sobol8_9_DW01_add_0_DW01_add_134'
  Processing 'ireg_border_WIDTH8_9_DW01_sub_0_DW01_sub_8'
  Processing 'acc_WIDTH16_127_DW01_add_0_DW01_add_135'
  Processing 'mul_inner_WIDTH8_118_DW01_cmp2_0_DW01_cmp2_126'
  Processing 'acc_WIDTH16_128_DW01_add_0_DW01_add_136'
  Processing 'mul_inner_WIDTH8_119_DW01_cmp2_0_DW01_cmp2_127'
  Processing 'acc_WIDTH16_129_DW01_add_0_DW01_add_137'
  Processing 'mul_inner_WIDTH8_120_DW01_cmp2_0_DW01_cmp2_128'
  Processing 'acc_WIDTH16_130_DW01_add_0_DW01_add_138'
  Processing 'mul_inner_WIDTH8_121_DW01_cmp2_0_DW01_cmp2_129'
  Processing 'acc_WIDTH16_131_DW01_add_0_DW01_add_139'
  Processing 'mul_inner_WIDTH8_122_DW01_cmp2_0_DW01_cmp2_130'
  Processing 'acc_WIDTH16_132_DW01_add_0_DW01_add_140'
  Processing 'mul_inner_WIDTH8_123_DW01_cmp2_0_DW01_cmp2_131'
  Processing 'acc_WIDTH16_133_DW01_add_0_DW01_add_141'
  Processing 'mul_inner_WIDTH8_124_DW01_cmp2_0_DW01_cmp2_132'
  Processing 'acc_WIDTH16_134_DW01_add_0_DW01_add_142'
  Processing 'mul_inner_WIDTH8_125_DW01_cmp2_0_DW01_cmp2_133'
  Processing 'acc_WIDTH16_135_DW01_add_0_DW01_add_143'
  Processing 'mul_inner_WIDTH8_126_DW01_cmp2_0_DW01_cmp2_134'
  Processing 'acc_WIDTH16_136_DW01_add_0_DW01_add_144'
  Processing 'mul_inner_WIDTH8_127_DW01_cmp2_0_DW01_cmp2_135'
  Processing 'acc_WIDTH16_137_DW01_add_0_DW01_add_145'
  Processing 'mul_inner_WIDTH8_128_DW01_cmp2_0_DW01_cmp2_136'
  Processing 'acc_WIDTH16_138_DW01_add_0_DW01_add_146'
  Processing 'mul_inner_WIDTH8_129_DW01_cmp2_0_DW01_cmp2_137'
  Processing 'acc_WIDTH16_139_DW01_add_0_DW01_add_147'
  Processing 'mul_inner_WIDTH8_130_DW01_cmp2_0_DW01_cmp2_138'
  Processing 'acc_WIDTH16_140_DW01_add_0_DW01_add_148'
  Processing 'mul_border_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_139'
  Processing 'mul_border_WIDTH8_10_DW01_dec_0_DW01_dec_9'
  Processing 'sobol8_10_DW01_add_0_DW01_add_149'
  Processing 'ireg_border_WIDTH8_10_DW01_sub_0_DW01_sub_9'
  Processing 'acc_WIDTH16_141_DW01_add_0_DW01_add_150'
  Processing 'mul_inner_WIDTH8_131_DW01_cmp2_0_DW01_cmp2_140'
  Processing 'acc_WIDTH16_142_DW01_add_0_DW01_add_151'
  Processing 'mul_inner_WIDTH8_132_DW01_cmp2_0_DW01_cmp2_141'
  Processing 'acc_WIDTH16_143_DW01_add_0_DW01_add_152'
  Processing 'mul_inner_WIDTH8_133_DW01_cmp2_0_DW01_cmp2_142'
  Processing 'acc_WIDTH16_144_DW01_add_0_DW01_add_153'
  Processing 'mul_inner_WIDTH8_134_DW01_cmp2_0_DW01_cmp2_143'
  Processing 'acc_WIDTH16_145_DW01_add_0_DW01_add_154'
  Processing 'mul_inner_WIDTH8_135_DW01_cmp2_0_DW01_cmp2_144'
  Processing 'acc_WIDTH16_146_DW01_add_0_DW01_add_155'
  Processing 'mul_inner_WIDTH8_136_DW01_cmp2_0_DW01_cmp2_145'
  Processing 'acc_WIDTH16_147_DW01_add_0_DW01_add_156'
  Processing 'mul_inner_WIDTH8_137_DW01_cmp2_0_DW01_cmp2_146'
  Processing 'acc_WIDTH16_148_DW01_add_0_DW01_add_157'
  Processing 'mul_inner_WIDTH8_138_DW01_cmp2_0_DW01_cmp2_147'
  Processing 'acc_WIDTH16_149_DW01_add_0_DW01_add_158'
  Processing 'mul_inner_WIDTH8_139_DW01_cmp2_0_DW01_cmp2_148'
  Processing 'acc_WIDTH16_150_DW01_add_0_DW01_add_159'
  Processing 'mul_inner_WIDTH8_140_DW01_cmp2_0_DW01_cmp2_149'
  Processing 'acc_WIDTH16_151_DW01_add_0_DW01_add_160'
  Processing 'mul_inner_WIDTH8_141_DW01_cmp2_0_DW01_cmp2_150'
  Processing 'acc_WIDTH16_152_DW01_add_0_DW01_add_161'
  Processing 'mul_inner_WIDTH8_142_DW01_cmp2_0_DW01_cmp2_151'
  Processing 'acc_WIDTH16_153_DW01_add_0_DW01_add_162'
  Processing 'mul_inner_WIDTH8_143_DW01_cmp2_0_DW01_cmp2_152'
  Processing 'acc_WIDTH16_154_DW01_add_0_DW01_add_163'
  Processing 'mul_border_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_153'
  Processing 'mul_border_WIDTH8_11_DW01_dec_0_DW01_dec_10'
  Processing 'sobol8_11_DW01_add_0_DW01_add_164'
  Processing 'ireg_border_WIDTH8_11_DW01_sub_0_DW01_sub_10'
  Processing 'acc_WIDTH16_155_DW01_add_0_DW01_add_165'
  Processing 'mul_inner_WIDTH8_144_DW01_cmp2_0_DW01_cmp2_154'
  Processing 'acc_WIDTH16_156_DW01_add_0_DW01_add_166'
  Processing 'mul_inner_WIDTH8_145_DW01_cmp2_0_DW01_cmp2_155'
  Processing 'acc_WIDTH16_157_DW01_add_0_DW01_add_167'
  Processing 'mul_inner_WIDTH8_146_DW01_cmp2_0_DW01_cmp2_156'
  Processing 'acc_WIDTH16_158_DW01_add_0_DW01_add_168'
  Processing 'mul_inner_WIDTH8_147_DW01_cmp2_0_DW01_cmp2_157'
  Processing 'acc_WIDTH16_159_DW01_add_0_DW01_add_169'
  Processing 'mul_inner_WIDTH8_148_DW01_cmp2_0_DW01_cmp2_158'
  Processing 'acc_WIDTH16_160_DW01_add_0_DW01_add_170'
  Processing 'mul_inner_WIDTH8_149_DW01_cmp2_0_DW01_cmp2_159'
  Processing 'acc_WIDTH16_161_DW01_add_0_DW01_add_171'
  Processing 'mul_inner_WIDTH8_150_DW01_cmp2_0_DW01_cmp2_160'
  Processing 'acc_WIDTH16_162_DW01_add_0_DW01_add_172'
  Processing 'mul_inner_WIDTH8_151_DW01_cmp2_0_DW01_cmp2_161'
  Processing 'acc_WIDTH16_163_DW01_add_0_DW01_add_173'
  Processing 'mul_inner_WIDTH8_152_DW01_cmp2_0_DW01_cmp2_162'
  Processing 'acc_WIDTH16_164_DW01_add_0_DW01_add_174'
  Processing 'mul_inner_WIDTH8_153_DW01_cmp2_0_DW01_cmp2_163'
  Processing 'acc_WIDTH16_165_DW01_add_0_DW01_add_175'
  Processing 'mul_inner_WIDTH8_154_DW01_cmp2_0_DW01_cmp2_164'
  Processing 'acc_WIDTH16_166_DW01_add_0_DW01_add_176'
  Processing 'mul_inner_WIDTH8_155_DW01_cmp2_0_DW01_cmp2_165'
  Processing 'acc_WIDTH16_167_DW01_add_0_DW01_add_177'
  Processing 'mul_inner_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_166'
  Processing 'acc_WIDTH16_0_DW01_add_0_DW01_add_178'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_167'
  Processing 'mul_border_WIDTH8_0_DW01_dec_0_DW01_dec_11'
  Processing 'sobol8_0_DW01_add_0_DW01_add_179'
  Processing 'ireg_border_WIDTH8_0_DW01_sub_0_DW01_sub_11'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38  102057.9      0.77     480.3       5.0                          
    0:00:42  101694.2      0.77     414.4       5.0                          
    0:00:42  101694.2      0.77     414.4       5.0                          
    0:00:42  101696.7      0.77     414.3       5.0                          
    0:00:42  101696.7      0.77     414.3       5.0                          
    0:00:46   94785.8      0.78     417.9       0.0                          
    0:00:47   94799.5      0.78     414.7       0.0                          
    0:00:48   94813.2      0.77     412.7       0.0                          
    0:00:48   94827.0      0.77     410.2       0.0                          
    0:00:48   94840.7      0.76     407.5       0.0                          
    0:00:48   94854.4      0.76     404.4       0.0                          
    0:00:49   94868.1      0.76     401.4       0.0                          
    0:00:49   94881.9      0.76     398.3       0.0                          
    0:00:49   94886.4      0.75     397.3       0.0                          
    0:00:49   94886.4      0.75     397.3       0.0                          
    0:00:49   94886.4      0.75     397.3       0.0                          
    0:00:49   94886.4      0.75     397.3       0.0                          
    0:00:49   94886.4      0.75     397.3       0.0                          
    0:00:49   94886.4      0.75     397.3       0.0                          
    0:00:49   94886.4      0.75     397.3       0.0                          
    0:00:50   94945.9      0.71     395.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:50   94947.7      0.71     395.1       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:50   94962.4      0.70     394.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:50   94954.3      0.70     392.9       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:50   94948.2      0.70     391.8       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:50   94942.1      0.70     390.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:50   94936.0      0.70     389.7       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:50   95019.9      0.69     387.7       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:50   95162.7      0.68     385.2       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95244.5      0.67     382.9       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95238.4      0.67     381.9       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95232.3      0.67     380.9       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95270.5      0.67     379.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51   95270.5      0.67     379.8       0.0                          
    0:00:51   95275.5      0.66     379.6       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95283.2      0.66     379.3       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95290.8      0.66     379.0       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95298.4      0.66     378.7       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95306.0      0.66     378.3       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95313.7      0.66     378.0       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:51   95321.3      0.66     377.7       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95328.9      0.66     377.4       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95336.5      0.66     377.1       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95344.2      0.66     376.8       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95351.8      0.66     376.5       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95356.9      0.66     376.2       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95361.9      0.66     376.0       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95369.6      0.66     375.7       0.0 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95375.4      0.66     375.5       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95375.4      0.66     375.4       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95390.7      0.66     374.9       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95405.9      0.66     374.5       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:52   95421.2      0.66     374.1       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95436.4      0.66     373.6       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95451.7      0.66     373.2       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95466.9      0.66     372.8       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95479.6      0.65     372.4       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95492.6      0.65     371.9       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95509.6      0.65     371.8       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:53   95519.5      0.65     371.8       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:53   95529.4      0.65     371.7       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:53   95539.3      0.65     371.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:53   95539.3      0.65     371.4       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95550.8      0.65     371.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   95557.6      0.65     370.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95564.8      0.65     370.6       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95571.9      0.65     370.4       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95579.0      0.65     370.2       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95586.1      0.65     370.0       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95593.2      0.65     369.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95609.5      0.64     369.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95637.9      0.64     369.2       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95667.9      0.64     369.1       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95671.2      0.64     369.0       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95681.2      0.64     369.0       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95711.1      0.63     368.9       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95744.7      0.63     368.8       0.0 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95748.2      0.63     368.6       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   95762.0      0.63     368.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95765.5      0.63     368.2       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95765.0      0.63     368.1       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   95768.6      0.63     368.0       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   95800.1      0.63     367.9       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95853.5      0.63     367.9       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95856.8      0.63     367.8       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95869.5      0.63     367.2       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95879.1      0.63     366.7       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95886.2      0.63     366.4       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95895.9      0.63     366.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   95903.5      0.63     366.0       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   95921.8      0.63     365.7       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95925.4      0.62     365.6       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95925.4      0.62     365.5       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95925.4      0.62     365.4       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   95983.8      0.62     364.8       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   96001.9      0.62     364.0       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   96025.5      0.62     363.7       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96027.5      0.62     363.4       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96029.6      0.62     363.0       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96031.6      0.62     362.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96033.6      0.62     362.2       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96033.6      0.62     362.2       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:56   96036.2      0.62     362.1       0.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96038.7      0.62     362.0       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96041.3      0.62     361.8       0.0 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96043.8      0.62     361.7       0.0 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96046.4      0.62     361.7       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:56   96056.5      0.62     361.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:56   96056.5      0.62     361.4       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   96076.3      0.62     361.4       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     361.2       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     361.1       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     361.1       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     361.0       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     360.9       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     360.8       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     360.7       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96088.8      0.61     360.6       0.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96098.7      0.61     360.6       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96107.9      0.61     360.5       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96115.0      0.61     360.1       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96119.5      0.61     359.6       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96128.7      0.61     359.5       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96131.2      0.61     359.3       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96143.4      0.61     359.2       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   96143.4      0.61     359.1       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96143.4      0.61     359.0       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96171.6      0.61     358.3       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96173.7      0.61     357.9       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96186.1      0.61     357.6       0.0 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96198.6      0.61     357.3       0.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96211.0      0.61     357.0       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96223.5      0.61     356.7       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96235.9      0.61     356.4       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96248.4      0.61     356.1       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96260.9      0.61     355.8       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96271.3      0.61     355.7       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   96281.7      0.61     355.7       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96294.1      0.61     355.4       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96307.9      0.61     355.4       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96319.3      0.61     355.3       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96330.7      0.61     355.3       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96342.2      0.61     355.3       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96352.3      0.61     355.1       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96378.8      0.61     355.1       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:59   96388.7      0.61     355.0       0.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96397.8      0.61     354.9       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96402.9      0.61     354.7       0.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96421.5      0.61     353.9       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96421.5      0.61     353.8       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96427.6      0.61     353.7       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96433.9      0.60     353.6       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   96454.3      0.60     352.7       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96485.3      0.60     350.6       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96516.3      0.60     348.5       0.0 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96547.3      0.60     346.4       0.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96552.6      0.60     346.2       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96568.4      0.60     345.9       0.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96586.9      0.60     345.7       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96609.8      0.60     345.6       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:00   96617.4      0.60     345.0       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:00   96621.0      0.60     344.9       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:00   96626.1      0.60     344.6       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96645.4      0.60     344.6       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:00   96643.3      0.60     344.1       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96666.0      0.60     343.2       0.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96698.0      0.60     342.2       0.0 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00   96730.3      0.60     341.2       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96741.9      0.60     340.1       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96761.8      0.59     339.2       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     338.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     338.6       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     338.4       0.0 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     338.2       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     338.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     337.9       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     337.7       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     337.5       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     337.4       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     337.2       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     337.0       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     336.8       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     336.7       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     336.5       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   96793.8      0.59     336.3       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     336.1       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     336.0       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     335.8       0.0 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     335.6       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     335.4       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     335.3       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     335.1       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     334.9       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     334.7       0.0 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96793.8      0.59     334.6       0.0 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96800.1      0.59     334.1       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96802.2      0.59     333.7       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96804.2      0.59     333.5       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02   96805.5      0.59     333.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:02   96815.1      0.59     333.2       0.0 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96818.7      0.59     333.1       0.0 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96824.3      0.59     333.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96831.2      0.59     332.9       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96851.0      0.59     332.8       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96854.5      0.59     332.6       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96858.1      0.59     332.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96861.6      0.59     332.2       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96865.2      0.59     332.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96868.8      0.59     331.7       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96872.3      0.59     331.5       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96875.9      0.59     331.3       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96879.4      0.59     331.1       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   96883.0      0.59     330.9       0.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96886.6      0.59     330.7       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96890.1      0.59     330.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96893.7      0.59     330.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96897.2      0.59     330.0       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96900.8      0.59     329.8       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96904.3      0.59     329.6       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96907.9      0.59     329.4       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96911.5      0.59     329.2       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96915.0      0.59     329.0       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96918.6      0.59     328.7       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96922.1      0.59     328.5       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   96925.7      0.59     328.3       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96929.3      0.59     328.1       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96932.8      0.59     327.9       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96936.4      0.59     327.7       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96939.9      0.59     327.5       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96943.5      0.59     327.2       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96947.0      0.59     327.0       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96950.6      0.59     326.8       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96954.2      0.59     326.6       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96966.4      0.58     326.5       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96968.6      0.58     326.2       0.0 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96975.3      0.58     326.1       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96984.9      0.58     326.0       0.0 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   96991.8      0.58     325.9       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   97023.5      0.58     325.7       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97074.9      0.58     325.3       0.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97084.3      0.58     324.8       0.0 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97089.1      0.58     324.4       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97106.6      0.58     324.2       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97106.6      0.58     324.2       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97116.3      0.58     324.1       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97121.4      0.58     324.0       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97128.8      0.58     323.8       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97134.1      0.58     323.4       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97150.1      0.58     322.9       0.0 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97148.6      0.58     322.8       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   97147.1      0.58     322.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97145.5      0.58     322.7       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97144.0      0.58     322.7       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97142.5      0.58     322.6       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97141.0      0.58     322.6       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97139.4      0.58     322.5       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97137.9      0.58     322.5       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97136.4      0.58     322.4       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97134.9      0.58     322.4       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97133.3      0.58     322.3       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97131.8      0.58     322.3       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97130.3      0.58     322.2       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   97128.8      0.58     322.2       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97130.5      0.57     321.6       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:08   97157.2      0.57     321.5       0.0 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97159.8      0.57     321.0       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97403.7      0.57     319.5       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97610.6      0.57     317.9       0.0 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97643.9      0.57     317.5       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97650.0      0.57     317.3       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97657.1      0.57     317.2       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97664.2      0.57     317.1       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97671.4      0.57     316.9       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97678.5      0.57     316.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   97685.6      0.57     316.7       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97692.7      0.57     316.5       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97699.8      0.57     316.4       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97706.9      0.57     316.2       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97714.0      0.57     316.1       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97721.2      0.57     316.0       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97728.3      0.57     315.8       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97735.4      0.57     315.7       0.0 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97745.1      0.57     315.6       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97771.5      0.57     315.6       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97781.1      0.57     315.4       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97779.9      0.57     315.1       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   97787.0      0.56     315.0       0.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97799.7      0.56     315.0       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97803.3      0.56     314.9       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97806.8      0.56     314.9       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97810.4      0.56     314.8       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97813.9      0.56     314.7       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97810.4      0.56     314.3       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97817.5      0.56     314.1       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97824.6      0.56     314.0       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97831.7      0.56     313.9       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97838.8      0.56     313.7       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97845.9      0.56     313.6       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   97853.1      0.56     313.5       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97860.2      0.56     313.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97867.3      0.56     313.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97874.4      0.56     313.0       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97881.5      0.56     312.9       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97888.6      0.56     312.8       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97895.8      0.56     312.6       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97902.9      0.56     312.5       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97910.0      0.56     312.4       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97913.6      0.56     312.1       0.0 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97913.6      0.56     312.0       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97912.3      0.56     311.7       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   97911.0      0.56     311.4       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   97930.8      0.56     311.4       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:12   97962.6      0.56     311.2       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   97989.5      0.56     311.1       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:12   97991.6      0.56     310.7       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   98007.1      0.56     310.7       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:12   98010.9      0.56     310.5       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   98014.4      0.56     310.5       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   98037.3      0.56     310.4       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:12   98044.4      0.56     310.4       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   98041.9      0.56     310.4       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   98039.4      0.56     310.4       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   98036.8      0.56     310.4       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   98034.3      0.56     310.4       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98031.7      0.56     310.4       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98029.2      0.56     310.4       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98026.6      0.56     310.4       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98024.1      0.56     310.4       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98021.6      0.56     310.4       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98019.0      0.56     310.4       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98016.5      0.56     310.4       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98013.9      0.56     310.4       0.0 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98019.0      0.56     310.1       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98024.1      0.56     309.8       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   98029.2      0.56     309.6       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   98034.3      0.56     309.3       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   98039.4      0.56     309.0       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   98044.4      0.56     308.7       0.0 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   98046.0      0.55     308.5       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14   98039.1      0.55     307.9       0.0                          
    0:01:15   97921.7      0.55     307.4       0.0                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:15   97921.7      0.55     307.4       0.0                          
    0:01:16   97957.5      0.55     307.3       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97961.1      0.55     307.3       0.0 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97964.6      0.55     307.2       0.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97968.2      0.55     307.1       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97971.8      0.55     307.1       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97975.3      0.55     307.0       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97978.9      0.55     307.0       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97982.4      0.55     306.9       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97986.0      0.55     306.8       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97988.5      0.55     306.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:16   97993.1      0.55     306.4       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   97996.1      0.55     306.3       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98005.8      0.55     306.2       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98015.5      0.55     306.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98025.1      0.55     305.8       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98025.1      0.55     305.8       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17   98025.1      0.55     305.8       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98027.4      0.55     305.8       0.0 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98024.9      0.55     305.8       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98022.3      0.55     305.8       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98019.8      0.55     305.8       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98017.2      0.55     305.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98014.7      0.55     305.8       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98012.2      0.55     305.8       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   98009.6      0.55     305.8       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98007.1      0.55     305.8       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98004.5      0.55     305.8       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98002.0      0.55     305.8       0.0 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   97999.5      0.55     305.8       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   97996.9      0.55     305.8       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   97996.9      0.55     305.7       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98002.0      0.55     305.5       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98007.1      0.55     305.2       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98012.2      0.55     304.9       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98017.2      0.55     304.7       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98022.3      0.55     304.4       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   98027.4      0.55     304.1       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98033.8      0.55     303.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:19   98027.9      0.55     303.3       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98047.2      0.55     302.9       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:19   98056.9      0.55     302.8       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98067.8      0.55     302.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98078.7      0.55     302.6       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98089.7      0.55     302.5       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98100.6      0.55     302.3       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98111.5      0.55     302.2       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98122.5      0.55     302.1       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   98138.0      0.55     301.7       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98146.6      0.55     301.5       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98156.3      0.55     301.5       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98168.7      0.55     301.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98169.0      0.55     300.9       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:20   98178.6      0.55     300.6       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98182.9      0.55     300.6       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:20   98182.9      0.54     300.5       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98186.8      0.54     300.5       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98190.6      0.54     300.4       0.0 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98194.4      0.54     300.4       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98198.2      0.54     300.3       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98202.0      0.54     300.3       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98205.8      0.54     300.2       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   98209.6      0.54     300.2       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98213.4      0.54     300.1       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98217.3      0.54     300.1       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98221.1      0.54     300.0       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98224.9      0.54     300.0       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98228.7      0.54     299.9       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98232.5      0.54     299.9       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98236.3      0.54     299.8       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98240.1      0.54     299.8       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98243.9      0.54     299.7       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98247.8      0.54     299.7       0.0 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98251.6      0.54     299.6       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98255.4      0.54     299.6       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98259.2      0.54     299.5       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98263.0      0.54     299.5       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98266.8      0.54     299.4       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   98270.6      0.54     299.4       0.0 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98274.4      0.54     299.3       0.0 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98280.8      0.54     299.1       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98292.2      0.54     298.7       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98303.7      0.54     298.3       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98323.0      0.54     297.8       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98329.3      0.54     297.6       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98338.7      0.54     297.5       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98338.7      0.54     297.5       0.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98345.9      0.54     297.3       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98368.0      0.54     297.4       0.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98430.5      0.54     297.8       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98437.9      0.54     297.3       0.0 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   98437.9      0.54     297.3       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98460.2      0.54     297.2       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98471.7      0.54     296.8       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98476.7      0.54     296.4       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98488.2      0.54     296.1       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98507.0      0.54     295.9       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98530.1      0.54     295.5       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98557.0      0.54     295.0       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98559.8      0.54     294.6       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98565.7      0.54     294.4       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98576.1      0.54     294.4       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98579.9      0.54     294.3       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98583.7      0.54     294.3       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98587.5      0.54     294.2       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   98591.4      0.54     294.2       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98595.2      0.54     294.1       0.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98599.0      0.54     294.1       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98602.8      0.54     294.1       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98606.6      0.54     294.0       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98610.4      0.54     294.0       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98614.2      0.54     293.9       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98618.0      0.54     293.9       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   98621.9      0.54     293.9       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25   98638.9      0.54     293.8       0.0                          
    0:01:25   98658.2      0.54     293.7       0.0                          
    0:01:25   98677.5      0.54     293.7       0.0                          
    0:01:25   98687.9      0.54     293.6       0.0                          
    0:01:25   98696.8      0.54     293.4       0.0                          
    0:01:25   98706.5      0.54     293.3       0.0                          
    0:01:26   98705.7      0.54     293.3       0.0                          
    0:01:26   98723.5      0.54     293.3       0.0                          
    0:01:26   98724.5      0.54     293.3       0.0                          
    0:01:26   98727.6      0.54     293.2       0.0                          
    0:01:26   98727.6      0.54     292.9       0.0                          
    0:01:26   98727.6      0.54     292.6       0.0                          
    0:01:26   98726.8      0.54     292.5       0.0                          
    0:01:26   98746.4      0.53     292.4       0.0                          
    0:01:26   98762.4      0.53     292.2       0.0                          
    0:01:26   98765.7      0.53     292.1       0.0                          
    0:01:26   98785.8      0.53     291.7       0.0                          
    0:01:26   98785.8      0.53     291.6       0.0                          
    0:01:26   98785.8      0.53     291.6       0.0                          
    0:01:26   98785.8      0.53     291.5       0.0                          
    0:01:26   98789.8      0.53     291.3       0.0                          
    0:01:26   98801.5      0.53     291.1       0.0                          
    0:01:26   98803.6      0.53     291.1       0.0                          
    0:01:26   98805.6      0.53     291.1       0.0                          
    0:01:26   98807.6      0.53     291.1       0.0                          
    0:01:26   98809.7      0.53     291.0       0.0                          
    0:01:27   98811.7      0.53     291.0       0.0                          
    0:01:27   98813.7      0.53     291.0       0.0                          
    0:01:27   98815.8      0.53     290.9       0.0                          
    0:01:27   98817.8      0.53     290.9       0.0                          
    0:01:27   98819.8      0.53     290.9       0.0                          
    0:01:27   98821.9      0.53     290.9       0.0                          
    0:01:27   98823.9      0.53     290.8       0.0                          
    0:01:27   98825.9      0.53     290.8       0.0                          
    0:01:27   98828.0      0.53     290.8       0.0                          
    0:01:27   98830.0      0.53     290.7       0.0                          
    0:01:27   98832.0      0.53     290.7       0.0                          
    0:01:27   98834.1      0.53     290.7       0.0                          
    0:01:27   98836.1      0.53     290.6       0.0                          
    0:01:27   98838.1      0.53     290.6       0.0                          
    0:01:27   98840.2      0.53     290.6       0.0                          
    0:01:27   98842.2      0.53     290.6       0.0                          
    0:01:27   98844.2      0.53     290.5       0.0                          
    0:01:27   98846.3      0.53     290.5       0.0                          
    0:01:27   98848.3      0.53     290.5       0.0                          
    0:01:27   98850.3      0.53     290.4       0.0                          
    0:01:27   98852.4      0.53     290.4       0.0                          
    0:01:27   98854.4      0.53     290.4       0.0                          
    0:01:27   98856.4      0.53     290.4       0.0                          
    0:01:28   98858.5      0.53     290.3       0.0                          
    0:01:28   98860.5      0.53     290.3       0.0                          
    0:01:28   98862.5      0.53     290.3       0.0                          
    0:01:28   98864.6      0.53     290.2       0.0                          
    0:01:28   98866.6      0.53     290.2       0.0                          
    0:01:28   98868.6      0.53     290.2       0.0                          
    0:01:28   98870.7      0.53     290.2       0.0                          
    0:01:28   98873.7      0.53     290.1       0.0                          
    0:01:28   98886.4      0.53     290.1       0.0                          
    0:01:28   98905.7      0.53     290.0       0.0                          
    0:01:28   98925.0      0.53     290.0       0.0                          
    0:01:28   98944.6      0.53     289.9       0.0                          
    0:01:28   98963.9      0.53     289.8       0.0                          
    0:01:28   98983.2      0.53     289.8       0.0                          
    0:01:28   99003.1      0.53     289.7       0.0                          
    0:01:28   99012.7      0.53     289.6       0.0                          
    0:01:28   99030.8      0.53     289.2       0.0                          
    0:01:28   99050.6      0.53     288.9       0.0                          
    0:01:28   99069.4      0.53     288.8       0.0                          
    0:01:29   99072.4      0.53     288.7       0.0                          
    0:01:29   99080.1      0.53     288.6       0.0                          
    0:01:29   99087.7      0.53     288.5       0.0                          
    0:01:29   99095.3      0.53     288.5       0.0                          
    0:01:29   99102.9      0.53     288.4       0.0                          
    0:01:29   99110.6      0.53     288.3       0.0                          
    0:01:29   99118.2      0.53     288.3       0.0                          
    0:01:29   99144.6      0.53     287.9       0.0                          
    0:01:29   99152.2      0.53     287.8       0.0                          
    0:01:29   99161.4      0.53     287.7       0.0                          
    0:01:29   99176.6      0.53     287.7       0.0                          
    0:01:29   99186.3      0.53     287.5       0.0                          
    0:01:29   99196.0      0.53     287.4       0.0                          
    0:01:29   99203.3      0.53     286.6       0.0                          
    0:01:29   99203.3      0.53     286.6       0.0                          
    0:01:29   99207.7      0.53     286.2       0.0                          
    0:01:29   99216.8      0.53     286.2       0.0                          
    0:01:29   99211.7      0.53     286.1       0.0                          
    0:01:30   99164.4      0.53     285.5       0.0                          
    0:01:30   99150.7      0.53     285.0       0.0                          
    0:01:30   99137.5      0.53     284.5       0.0                          
    0:01:30   99140.1      0.53     284.1       0.0                          
    0:01:30   99147.7      0.53     284.0       0.0                          
    0:01:30   99155.3      0.53     283.9       0.0                          
    0:01:30   99162.9      0.53     283.9       0.0                          
    0:01:30   99162.2      0.53     283.6       0.0                          
    0:01:30   99184.5      0.53     282.8       0.0                          
    0:01:30   99182.5      0.53     282.7       0.0                          
    0:01:30   99182.0      0.53     282.4       0.0                          
    0:01:30   99174.9      0.53     281.8       0.0                          
    0:01:30   99182.7      0.53     281.4       0.0                          
    0:01:30   99196.2      0.53     281.3       0.0                          
    0:01:30   99195.5      0.53     281.3       0.0                          
    0:01:30   99194.7      0.53     281.3       0.0                          
    0:01:30   99193.9      0.53     281.2       0.0                          
    0:01:30   99193.2      0.53     281.2       0.0                          
    0:01:30   99192.4      0.53     281.2       0.0                          
    0:01:30   99191.6      0.53     281.2       0.0                          
    0:01:31   99190.9      0.53     281.1       0.0                          
    0:01:31   99190.1      0.53     281.1       0.0                          
    0:01:31   99189.4      0.53     281.1       0.0                          
    0:01:31   99188.6      0.53     281.1       0.0                          
    0:01:31   99187.8      0.53     281.0       0.0                          
    0:01:31   99226.5      0.53     281.0       0.0                          
    0:01:31   99265.1      0.53     281.0       0.0                          
    0:01:31   99303.7      0.53     281.0       0.0                          
    0:01:31   99315.2      0.53     280.8       0.0                          
    0:01:31   99324.8      0.53     280.7       0.0                          
    0:01:31   99332.4      0.53     280.4       0.0                          
    0:01:31   99344.6      0.53     280.2       0.0                          
    0:01:31   99338.5      0.53     279.3       0.0                          
    0:01:31   99330.4      0.53     278.3       0.0                          
    0:01:31   99357.3      0.53     278.1       0.0                          
    0:01:31   99377.7      0.53     277.9       0.0                          
    0:01:31   99387.3      0.53     277.7       0.0                          
    0:01:31   99387.3      0.53     277.7       0.0                          
    0:01:31   99399.8      0.53     277.5       0.0                          
    0:01:31   99405.9      0.53     277.5       0.0                          
    0:01:32   99407.9      0.53     277.4       0.0                          
    0:01:32   99436.4      0.53     277.3       0.0                          
    0:01:32   99463.6      0.53     276.8       0.0                          
    0:01:32   99458.2      0.53     276.4       0.0                          
    0:01:32   99460.0      0.53     276.1       0.0                          
    0:01:32   99453.9      0.53     275.4       0.0                          
    0:01:32   99447.8      0.53     274.6       0.0                          
    0:01:32   99469.4      0.53     274.4       0.0                          
    0:01:32   99473.7      0.53     274.3       0.0                          
    0:01:32   99478.1      0.53     274.3       0.0                          
    0:01:32   99482.4      0.53     274.3       0.0                          
    0:01:32   99500.9      0.53     274.3       0.0                          
    0:01:32   99506.8      0.53     274.0       0.0                          
    0:01:32   99512.1      0.53     273.9       0.0                          
    0:01:32   99527.6      0.53     273.8       0.0                          
    0:01:32   99541.1      0.53     273.8       0.0                          
    0:01:32   99554.3      0.53     273.7       0.0                          
    0:01:32   99567.8      0.53     273.7       0.0                          
    0:01:32   99581.5      0.53     273.5       0.0                          
    0:01:32   99584.5      0.53     273.5       0.0                          
    0:01:32   99597.0      0.53     273.3       0.0                          
    0:01:33   99603.4      0.53     272.9       0.0                          
    0:01:33   99615.3      0.53     272.8       0.0                          
    0:01:33   99614.5      0.53     272.8       0.0                          
    0:01:33   99614.0      0.53     272.6       0.0                          
    0:01:33   99620.1      0.53     272.4       0.0                          
    0:01:33   99619.4      0.53     272.1       0.0                          
    0:01:33   99660.0      0.53     271.8       0.0                          
    0:01:33   99662.3      0.53     271.7       0.0                          
    0:01:33   99666.1      0.53     271.7       0.0                          
    0:01:33   99672.7      0.53     271.2       0.0                          
    0:01:33   99672.7      0.53     270.8       0.0                          
    0:01:33   99692.1      0.53     270.2       0.0                          
    0:01:33   99721.0      0.53     269.5       0.0                          
    0:01:33   99750.0      0.53     268.7       0.0                          
    0:01:33   99758.9      0.53     267.7       0.0                          
    0:01:33   99763.2      0.53     267.4       0.0                          
    0:01:33   99769.6      0.53     267.1       0.0                          
    0:01:33   99810.5      0.53     266.4       0.0                          
    0:01:33   99823.7      0.53     266.0       0.0                          
    0:01:34   99834.4      0.53     265.7       0.0                          
    0:01:34   99873.8      0.53     265.3       0.0                          
    0:01:34   99893.6      0.53     265.0       0.0                          
    0:01:34   99917.7      0.53     264.4       0.0                          
    0:01:34   99944.4      0.53     263.2       0.0                          
    0:01:34   99971.1      0.53     262.1       0.0                          
    0:01:34  100001.6      0.53     260.8       0.0                          
    0:01:34  100032.1      0.53     259.4       0.0                          
    0:01:34  100039.2      0.53     259.1       0.0                          
    0:01:34  100083.4      0.53     258.5       0.0                          
    0:01:34  100104.3      0.53     258.3       0.0                          
    0:01:34  100106.8      0.53     258.3       0.0                          
    0:01:34  100125.1      0.53     258.0       0.0                          
    0:01:34  100138.8      0.53     257.5       0.0                          
    0:01:34  100154.6      0.53     257.2       0.0                          
    0:01:34  100164.8      0.53     257.0       0.0                          
    0:01:34  100203.4      0.53     256.4       0.0                          
    0:01:34  100224.7      0.53     255.9       0.0                          
    0:01:34  100247.6      0.53     255.1       0.0                          
    0:01:34  100261.6      0.53     254.5       0.0                          
    0:01:35  100290.6      0.53     254.2       0.0                          
    0:01:35  100300.5      0.53     253.9       0.0                          
    0:01:35  100299.7      0.53     253.9       0.0                          
    0:01:35  100314.2      0.53     253.5       0.0                          
    0:01:35  100312.9      0.53     252.9       0.0                          
    0:01:35  100364.5      0.53     252.8       0.0                          
    0:01:35  100389.9      0.53     252.7       0.0                          
    0:01:35  100402.9      0.53     252.7       0.0                          
    0:01:35  100411.0      0.53     252.5       0.0                          
    0:01:35  100437.5      0.53     252.3       0.0                          
    0:01:35  100454.0      0.53     252.1       0.0                          
    0:01:35  100466.7      0.53     251.9       0.0                          
    0:01:35  100477.6      0.53     251.5       0.0                          
    0:01:35  100480.9      0.53     251.3       0.0                          
    0:01:35  100479.9      0.53     251.2       0.0                          
    0:01:35  100478.9      0.53     251.2       0.0                          
    0:01:35  100496.7      0.53     250.7       0.0                          
    0:01:35  100501.8      0.53     250.1       0.0                          
    0:01:35  100514.7      0.53     249.6       0.0                          
    0:01:35  100516.2      0.53     249.0       0.0                          
    0:01:35  100527.7      0.53     248.5       0.0                          
    0:01:36  100529.7      0.53     247.9       0.0                          
    0:01:36  100539.1      0.53     247.6       0.0                          
    0:01:36  100558.7      0.53     247.3       0.0                          
    0:01:36  100589.7      0.53     246.9       0.0                          
    0:01:36  100613.3      0.53     246.6       0.0                          
    0:01:36  100621.2      0.53     246.2       0.0                          
    0:01:36  100660.8      0.53     245.9       0.0                          
    0:01:36  100677.9      0.53     244.7       0.0                          
    0:01:36  100690.6      0.53     243.8       0.0                          
    0:01:36  100711.4      0.53     243.0       0.0                          
    0:01:36  100731.5      0.53     242.2       0.0                          
    0:01:36  100739.1      0.53     241.9       0.0                          
    0:01:36  100739.1      0.53     241.8       0.0                          
    0:01:36  100742.9      0.53     241.8       0.0                          
    0:01:36  100809.0      0.53     241.7       0.0                          
    0:01:36  100859.3      0.53     241.4       0.0                          
    0:01:36  100883.5      0.53     241.2       0.0                          
    0:01:36  100902.5      0.53     240.8       0.0                          
    0:01:36  100899.0      0.53     240.4       0.0                          
    0:01:36  100905.3      0.53     240.0       0.0                          
    0:01:36  100966.3      0.53     239.7       0.0                          
    0:01:37  101005.2      0.53     238.7       0.0                          
    0:01:37  101031.9      0.53     238.4       0.0                          
    0:01:37  101040.0      0.53     238.2       0.0                          
    0:01:37  101067.5      0.53     238.1       0.0                          
    0:01:37  101070.5      0.53     238.1       0.0                          
    0:01:37  101070.5      0.53     238.0       0.0                          
    0:01:37  101073.3      0.53     237.7       0.0                          
    0:01:37  101079.7      0.53     237.5       0.0                          
    0:01:37  101022.7      0.53     237.0       0.0                          
    0:01:37  100999.4      0.53     236.3       0.0                          
    0:01:37  100989.2      0.53     235.6       0.0                          
    0:01:37  100985.1      0.53     235.3       0.0                          
    0:01:37  100988.4      0.53     234.9       0.0                          
    0:01:37  100988.4      0.53     234.8       0.0                          
    0:01:37  100982.8      0.53     234.4       0.0                          
    0:01:37  100977.8      0.53     234.3       0.0                          
    0:01:37  100977.8      0.53     234.2       0.0                          
    0:01:37  100971.4      0.53     234.1       0.0                          
    0:01:38  100970.1      0.53     233.4       0.0                          
    0:01:38  100959.2      0.53     232.8       0.0                          
    0:01:38  100951.8      0.53     232.7       0.0                          
    0:01:38  100935.6      0.53     232.0       0.0                          
    0:01:38  100948.0      0.53     231.6       0.0                          
    0:01:38  100954.4      0.53     231.2       0.0                          
    0:01:38  101040.8      0.53     230.4       0.0                          
    0:01:38  101077.6      0.53     229.9       0.0                          
    0:01:38  101080.9      0.53     229.8       0.0                          
    0:01:38  101083.0      0.53     229.5       0.0                          
    0:01:38  101074.6      0.53     228.5       0.0                          
    0:01:38  101078.9      0.53     228.2       0.0                          
    0:01:38  101083.5      0.53     228.0       0.0                          
    0:01:38  101090.1      0.53     227.7       0.0                          
    0:01:38  101094.7      0.53     227.5       0.0                          
    0:01:38  101109.4      0.53     227.3       0.0                          
    0:01:38  101123.9      0.53     227.1       0.0                          
    0:01:38  101137.1      0.53     226.9       0.0                          
    0:01:38  101152.4      0.53     226.8       0.0                          
    0:01:38  101252.7      0.53     226.2       0.0                          
    0:01:39  101282.7      0.53     225.9       0.0                          
    0:01:39  101324.9      0.53     225.4       0.0                          
    0:01:39  101430.7      0.53     224.7       0.0                          
    0:01:39  101455.0      0.53     224.4       0.0                          
    0:01:39  101519.9      0.53     224.3       0.0                          
    0:01:39  101543.7      0.53     224.0       0.0                          
    0:01:39  101579.8      0.53     223.9       0.0                          
    0:01:39  101593.3      0.53     223.9       0.0                          
    0:01:39  101597.1      0.53     223.8       0.0                          
    0:01:39  101601.9      0.53     223.6       0.0                          
    0:01:39  101601.9      0.53     223.5       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:39  101601.9      0.53     223.5       0.0                          
    0:01:39  101601.9      0.53     223.5       0.0                          
    0:01:40  100326.6      0.53     222.7       0.0                          
    0:01:40  100168.1      0.53     222.4       0.0                          
    0:01:40  100166.8      0.53     222.4       0.0                          
    0:01:40  100166.8      0.53     222.4       0.0                          
    0:01:40  100166.8      0.53     222.4       0.0                          
    0:01:40  100166.8      0.53     222.4       0.0                          
    0:01:41   99499.9      0.53     221.9       0.0                          
    0:01:41   99499.2      0.53     221.9       0.0                          
    0:01:41   99499.2      0.53     221.9       0.0                          
    0:01:41   99499.2      0.53     221.9       0.0                          
    0:01:41   99499.2      0.53     221.9       0.0                          
    0:01:41   99499.2      0.53     221.9       0.0                          
    0:01:41   99499.2      0.53     221.9       0.0                          
    0:01:42   99503.0      0.53     221.9       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/mac_done
    0:01:42   99502.7      0.53     221.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   99507.8      0.53     221.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   99514.2      0.52     221.7       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99526.9      0.52     221.6       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99545.7      0.51     221.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:43   99552.5      0.51     221.4       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:43   99575.4      0.50     221.3       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99590.1      0.49     220.9       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:43   99604.9      0.49     220.6       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99608.7      0.49     220.6       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99614.8      0.49     220.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99617.3      0.49     220.3       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99619.9      0.49     220.2       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99623.7      0.49     220.2       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   99626.7      0.49     220.2       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99643.8      0.48     220.1       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99636.6      0.48     220.0       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:44   99644.3      0.48     219.8       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99651.9      0.48     219.7       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99671.2      0.48     219.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99679.1      0.48     219.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99685.4      0.48     219.5       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99701.2      0.48     219.5       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99717.0      0.48     219.5       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99732.5      0.48     219.5       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99748.2      0.48     219.5       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99752.0      0.48     219.5       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   99770.3      0.47     219.4       0.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99786.6      0.47     219.3       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99812.5      0.47     219.3       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99815.1      0.47     219.2       0.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99826.0      0.47     218.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99829.3      0.47     218.9       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99853.9      0.47     218.8       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99855.2      0.47     218.8       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99871.0      0.47     218.8       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99878.6      0.47     218.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99887.5      0.47     217.9       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99895.1      0.47     217.9       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   99898.9      0.47     217.9       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99901.5      0.47     217.7       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99901.2      0.47     217.7       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99905.0      0.47     217.7       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99906.5      0.47     217.7       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99910.1      0.47     217.6       0.0 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99915.2      0.47     217.6       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99921.5      0.47     217.6       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99929.2      0.47     217.6       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99934.3      0.47     217.6       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99941.1      0.47     217.2       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99948.2      0.47     217.1       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99965.3      0.47     217.0       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99973.9      0.47     216.9       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   99976.9      0.47     216.9       0.0 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47   99977.5      0.46     216.9       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:47   99994.7      0.46     216.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100026.3      0.46     216.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100030.1      0.46     216.6       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100030.3      0.46     216.6       0.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100044.3      0.46     216.6       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100048.4      0.46     216.4       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100063.6      0.46     216.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100067.4      0.46     216.1       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100071.2      0.46     216.1       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100075.0      0.46     216.1       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100085.0      0.46     216.0       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47  100100.5      0.46     216.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100108.1      0.46     216.0       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100114.2      0.46     215.9       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100115.5      0.46     215.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100117.5      0.46     215.9       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100131.2      0.46     215.8       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100136.3      0.46     215.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100136.3      0.46     215.8       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100136.8      0.46     215.7       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100140.1      0.46     215.6       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100144.9      0.46     215.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100146.2      0.46     215.5       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48  100147.5      0.46     215.5       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:49  100149.3      0.46     215.3       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:49  100151.0      0.46     215.2       0.0                          
    0:01:49  100164.3      0.46     215.2       0.0                          
    0:01:49  100173.9      0.45     215.1       0.0                          
    0:01:49  100193.2      0.45     214.9       0.0                          
    0:01:49  100206.7      0.45     214.9       0.0                          
    0:01:49  100206.7      0.45     214.9       0.0                          
    0:01:49  100216.4      0.45     214.8       0.0                          
    0:01:49  100255.0      0.45     214.4       0.0                          
    0:01:49  100267.2      0.45     214.0       0.0                          
    0:01:49  100272.5      0.45     213.7       0.0                          
    0:01:49  100276.6      0.45     213.5       0.0                          
    0:01:49  100280.6      0.45     213.4       0.0                          
    0:01:49  100287.5      0.45     213.3       0.0                          
    0:01:49  100293.9      0.45     213.2       0.0                          
    0:01:49  100297.7      0.45     213.2       0.0                          
    0:01:49  100297.9      0.45     212.9       0.0                          
    0:01:49  100299.7      0.45     212.7       0.0                          
    0:01:49  100309.4      0.45     212.7       0.0                          
    0:01:49  100309.9      0.45     212.7       0.0                          
    0:01:50  100322.1      0.45     212.4       0.0                          
    0:01:50  100324.6      0.45     212.2       0.0                          
    0:01:50  100328.2      0.45     212.1       0.0                          
    0:01:50  100328.2      0.45     212.1       0.0                          
    0:01:50  100328.2      0.45     212.0       0.0                          
    0:01:50  100328.4      0.45     212.0       0.0                          
    0:01:50  100328.4      0.45     212.0       0.0                          
    0:01:50  100328.4      0.44     212.0       0.0                          
    0:01:50  100328.4      0.44     212.0       0.0                          
    0:01:50  100328.4      0.44     212.0       0.0                          
    0:01:50  100382.3      0.44     211.6       0.0                          
    0:01:50  100409.2      0.44     211.4       0.0                          
    0:01:50  100424.7      0.44     210.7       0.0                          
    0:01:50  100434.9      0.44     210.4       0.0                          
    0:01:50  100440.0      0.44     210.0       0.0                          
    0:01:50  100449.7      0.44     210.0       0.0                          
    0:01:50  100449.7      0.44     210.0       0.0                          
    0:01:50  100449.7      0.44     210.0       0.0                          
    0:01:50  100449.7      0.44     210.0       0.0                          
    0:01:51  100449.7      0.44     210.0       0.0                          
    0:01:51  100472.5      0.44     210.0       0.0                          
    0:01:51  100564.0      0.44     209.9       0.0                          
    0:01:51  100678.4      0.44     209.9       0.0                          
    0:01:51  100727.7      0.44     209.8       0.0                          
    0:01:51  100736.6      0.44     209.6       0.0                          
    0:01:51  100749.8      0.44     209.6       0.0                          
    0:01:51  100743.2      0.44     209.6       0.0                          
    0:01:51  100801.1      0.44     209.4       0.0                          
    0:01:51  100820.5      0.44     209.4       0.0                          
    0:01:51  100860.1      0.44     209.2       0.0                          
    0:01:51  100869.8      0.44     209.1       0.0                          
    0:01:51  100879.4      0.44     209.1       0.0                          
    0:01:51  100889.1      0.44     209.0       0.0                          
    0:01:51  100902.5      0.44     209.0       0.0                          
    0:01:51  100908.9      0.44     208.7       0.0                          
    0:01:51  100918.6      0.44     208.6       0.0                          
    0:01:51  100928.2      0.44     208.6       0.0                          
    0:01:51  100937.9      0.44     208.5       0.0                          
    0:01:51  100941.7      0.44     208.5       0.0                          
    0:01:51  100951.3      0.44     208.4       0.0                          
    0:01:51  100955.1      0.44     208.4       0.0                          
    0:01:52  100959.0      0.44     208.3       0.0                          
    0:01:52  100962.8      0.44     208.3       0.0                          
    0:01:52  100966.6      0.44     208.2       0.0                          
    0:01:52  100976.5      0.44     208.2       0.0                          
    0:01:52  100976.5      0.44     208.2       0.0                          
    0:01:52  100985.6      0.44     208.1       0.0                          
    0:01:52  100998.9      0.44     208.1       0.0                          
    0:01:52  101008.5      0.44     208.1       0.0                          
    0:01:52  101017.9      0.44     208.0       0.0                          
    0:01:52  101019.2      0.44     207.7       0.0                          
    0:01:52  101031.4      0.44     207.5       0.0                          
    0:01:52  101051.2      0.44     207.4       0.0                          
    0:01:52  101063.9      0.44     207.1       0.0                          
    0:01:52  101071.0      0.44     206.7       0.0                          
    0:01:52  101074.8      0.44     206.7       0.0                          
    0:01:52  101088.3      0.44     206.5       0.0                          
    0:01:52  101099.0      0.44     206.5       0.0                          
    0:01:52  101099.0      0.44     206.5       0.0                          
    0:01:52  101099.0      0.44     206.5       0.0                          
    0:01:53  101104.8      0.44     206.4       0.0                          
    0:01:53  101115.8      0.44     206.3       0.0                          
    0:01:53  101116.8      0.44     206.3       0.0                          
    0:01:53  101116.8      0.44     206.3       0.0                          
    0:01:53  101136.1      0.44     206.2       0.0                          
    0:01:53  101145.8      0.44     206.1       0.0                          
    0:01:53  101147.3      0.44     206.0       0.0                          
    0:01:53  101147.3      0.44     205.9       0.0                          
    0:01:53  101147.3      0.44     205.9       0.0                          
    0:01:53  101158.7      0.44     205.9       0.0                          
    0:01:53  101169.6      0.44     205.9       0.0                          
    0:01:53  101180.6      0.44     205.8       0.0                          
    0:01:54  101187.4      0.44     205.6       0.0                          
    0:01:54  101212.3      0.44     205.4       0.0                          
    0:01:54  101213.6      0.44     205.4       0.0                          
    0:01:54  101246.4      0.44     205.4       0.0                          
    0:01:54  101249.4      0.44     205.4       0.0                          
    0:01:54  101272.3      0.44     205.4       0.0                          
    0:01:54  101285.5      0.44     205.4       0.0                          
    0:01:54  101299.3      0.44     205.4       0.0                          
    0:01:54  101300.5      0.44     205.3       0.0                          
    0:01:54  101300.5      0.44     205.3       0.0                          
    0:01:54  101300.5      0.44     205.3       0.0                          
    0:01:54  101300.5      0.44     205.2       0.0                          
    0:01:54  101300.5      0.44     205.2       0.0                          
    0:01:54  101300.5      0.44     205.2       0.0                          
    0:01:54  101300.5      0.44     205.2       0.0                          
    0:01:54  101300.5      0.44     205.2       0.0                          
    0:01:54  101300.5      0.44     205.1       0.0                          
    0:01:54  101300.5      0.44     205.1       0.0                          
    0:01:54  101300.5      0.44     205.1       0.0                          
    0:01:55  101300.5      0.44     205.1       0.0                          
    0:01:55  101300.5      0.44     205.1       0.0                          
    0:01:55  101300.5      0.44     205.0       0.0                          
    0:01:55  101300.5      0.44     205.0       0.0                          
    0:01:55  101300.5      0.44     205.0       0.0                          
    0:01:55  101302.1      0.44     205.0       0.0                          
    0:01:55  101302.1      0.44     205.0       0.0                          
    0:01:55  101302.1      0.44     204.9       0.0                          
    0:01:55  101296.7      0.44     204.9       0.0                          
    0:01:55  101297.2      0.44     204.9       0.0                          
    0:01:55  101297.2      0.44     204.9       0.0                          
    0:01:55  101308.2      0.44     204.9       0.0                          
    0:01:55  101308.2      0.44     204.8       0.0                          
    0:01:56  101308.2      0.44     204.8       0.0                          
    0:01:56  101308.2      0.44     204.8       0.0                          
    0:01:56  101308.7      0.44     204.8       0.0                          
    0:01:56  101309.2      0.44     204.8       0.0                          
    0:01:56  101318.8      0.44     204.8       0.0                          
    0:01:56  101319.8      0.44     204.7       0.0                          
    0:01:56  101319.8      0.44     204.7       0.0                          
    0:01:56  101333.1      0.44     204.7       0.0                          
    0:01:56  101343.2      0.44     204.6       0.0                          
    0:01:56  101352.9      0.44     204.6       0.0                          
    0:01:56  101352.6      0.44     204.6       0.0                          
    0:01:56  101362.3      0.44     204.5       0.0                          
    0:01:56  101371.9      0.44     204.5       0.0                          
    0:01:56  101371.9      0.44     204.5       0.0                          
    0:01:56  101379.6      0.44     204.4       0.0                          
    0:01:56  101391.0      0.44     204.4       0.0                          
    0:01:56  101400.7      0.44     204.3       0.0                          
    0:01:57  101413.1      0.44     204.2       0.0                          
    0:01:57  101413.1      0.44     204.2       0.0                          
    0:01:57  101424.0      0.44     204.1       0.0                          
    0:01:57  101435.0      0.44     204.1       0.0                          
    0:01:57  101435.0      0.44     204.1       0.0                          
    0:01:57  101435.0      0.44     204.1       0.0                          
    0:01:57  101427.3      0.44     204.0       0.0                          
    0:01:57  101431.4      0.44     203.9       0.0                          
    0:01:57  101431.4      0.44     203.9       0.0                          
    0:01:57  101432.7      0.44     203.8       0.0                          
    0:01:57  101445.9      0.44     203.8       0.0                          
    0:01:57  101446.4      0.44     203.8       0.0                          
    0:01:57  101480.5      0.44     203.8       0.0                          
    0:01:57  101481.0      0.44     203.8       0.0                          
    0:01:57  101504.1      0.44     203.8       0.0                          
    0:01:58  101550.4      0.44     203.9       0.0                          
    0:01:58  101550.4      0.44     203.9       0.0                          
    0:01:58  101554.2      0.44     203.8       0.0                          
    0:01:58  101577.3      0.44     203.7       0.0                          
    0:01:58  101624.1      0.44     203.7       0.0                          
    0:01:58  101637.5      0.44     203.6       0.0                          
    0:01:58  101647.7      0.44     203.6       0.0                          
    0:01:58  101649.2      0.44     203.4       0.0                          
    0:01:58  101649.2      0.44     203.3       0.0                          
    0:01:58  101649.2      0.44     203.3       0.0                          
    0:01:58  101649.2      0.44     203.3       0.0                          
    0:01:58  101649.5      0.44     203.2       0.0                          
    0:01:58  101649.5      0.44     203.2       0.0                          
    0:01:58  101649.5      0.44     203.2       0.0                          
    0:01:58  101649.5      0.44     203.1       0.0                          
    0:01:58  101650.5      0.44     203.1       0.0                          
    0:01:58  101647.2      0.44     203.0       0.0                          
    0:01:58  101658.9      0.44     202.8       0.0                          
    0:01:58  101664.7      0.44     202.7       0.0                          
    0:01:59  101674.9      0.44     202.6       0.0                          
    0:01:59  101674.9      0.44     202.6       0.0                          
    0:01:59  101680.0      0.44     202.6       0.0                          
    0:01:59  101681.2      0.44     202.5       0.0                          
    0:01:59  101681.5      0.44     202.5       0.0                          
    0:01:59  101681.5      0.44     202.5       0.0                          
    0:01:59  101684.0      0.44     202.4       0.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  101687.8      0.44     202.4       0.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  101691.7      0.44     202.4       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  101694.2      0.44     202.4       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:00  101704.9      0.44     202.3       0.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  101708.2      0.44     202.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:00  101733.1      0.43     202.2       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  101736.1      0.43     202.2       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  101748.3      0.43     202.1       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  101751.1      0.43     202.1       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  101754.9      0.43     202.1       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  101764.6      0.43     202.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:00  101774.3      0.43     202.1       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:00  101786.2      0.43     202.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:01  101792.3      0.43     201.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:01  101791.8      0.43     201.9       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:01  101792.6      0.43     201.9       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:01  101794.3      0.43     201.9       0.0 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:02  101798.4      0.43     201.9       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 17:53:25 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    492
    Unconnected ports (LINT-28)                                   492

Cells                                                             490
    Connected to power or ground (LINT-32)                        476
    Nets connected to multiple pins on same cell (LINT-33)         14
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH8_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_12', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_13', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_14', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_15', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_17', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_18', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_19', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_20', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_21', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_22', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_23', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_24', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_25', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_26', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_27', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_28', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_29', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_30', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_31', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_32', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_33', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_34', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_35', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_36', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_37', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_38', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_39', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_40', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_41', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_42', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_43', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_44', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_45', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_46', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_47', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_48', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_49', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_50', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_51', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_52', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_53', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_54', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_55', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_56', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_57', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_58', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_59', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_60', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_61', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_62', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_63', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_64', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_65', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_66', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_67', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_68', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_69', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_70', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_71', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_72', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_73', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_74', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_75', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_76', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_77', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_78', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_79', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_80', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_81', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_82', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_83', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_84', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_85', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_86', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_87', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_88', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_89', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_90', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_91', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_92', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_93', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_94', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_95', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_96', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_97', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_98', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_99', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_100', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_101', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_102', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_103', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_104', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_105', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_106', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_107', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_108', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_109', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_110', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_111', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_112', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_113', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_114', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_115', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_116', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_117', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_118', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_119', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_120', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_121', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_122', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_123', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_124', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_125', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_126', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_127', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_128', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_129', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_130', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_131', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_132', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_133', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_134', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_135', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_136', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_137', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_138', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_139', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_140', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_141', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_142', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_143', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_144', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_145', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_146', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_147', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_148', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_149', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_150', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_151', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_152', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_153', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_154', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_155', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_0_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_0_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_0_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_0_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_16_DW01_add_0_DW01_add_16', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_16_DW01_add_0_DW01_add_16', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_17_DW01_add_0_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_17_DW01_add_0_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_18_DW01_add_0_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_18_DW01_add_0_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_19_DW01_add_0_DW01_add_19', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_19_DW01_add_0_DW01_add_19', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_20_DW01_add_0_DW01_add_20', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_20_DW01_add_0_DW01_add_20', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_21_DW01_add_0_DW01_add_21', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_21_DW01_add_0_DW01_add_21', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_22_DW01_add_0_DW01_add_22', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_22_DW01_add_0_DW01_add_22', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_23_DW01_add_0_DW01_add_23', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_23_DW01_add_0_DW01_add_23', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_24_DW01_add_0_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_24_DW01_add_0_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_25_DW01_add_0_DW01_add_25', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_25_DW01_add_0_DW01_add_25', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_26_DW01_add_0_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_26_DW01_add_0_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_27_DW01_add_0_DW01_add_27', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_27_DW01_add_0_DW01_add_27', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_28_DW01_add_0_DW01_add_28', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_28_DW01_add_0_DW01_add_28', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_29_DW01_add_0_DW01_add_30', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_29_DW01_add_0_DW01_add_30', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_30_DW01_add_0_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_30_DW01_add_0_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_31_DW01_add_0_DW01_add_32', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_31_DW01_add_0_DW01_add_32', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_32_DW01_add_0_DW01_add_33', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_32_DW01_add_0_DW01_add_33', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_33_DW01_add_0_DW01_add_34', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_33_DW01_add_0_DW01_add_34', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_34_DW01_add_0_DW01_add_35', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_34_DW01_add_0_DW01_add_35', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_35_DW01_add_0_DW01_add_36', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_35_DW01_add_0_DW01_add_36', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_36_DW01_add_0_DW01_add_37', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_36_DW01_add_0_DW01_add_37', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_37_DW01_add_0_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_37_DW01_add_0_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_38_DW01_add_0_DW01_add_39', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_38_DW01_add_0_DW01_add_39', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_39_DW01_add_0_DW01_add_40', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_39_DW01_add_0_DW01_add_40', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_40_DW01_add_0_DW01_add_41', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_40_DW01_add_0_DW01_add_41', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_41_DW01_add_0_DW01_add_42', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_41_DW01_add_0_DW01_add_42', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_42_DW01_add_0_DW01_add_43', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_42_DW01_add_0_DW01_add_43', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_43_DW01_add_0_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_43_DW01_add_0_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_44_DW01_add_0_DW01_add_46', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_44_DW01_add_0_DW01_add_46', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_45_DW01_add_0_DW01_add_47', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_45_DW01_add_0_DW01_add_47', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_46_DW01_add_0_DW01_add_48', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_46_DW01_add_0_DW01_add_48', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_47_DW01_add_0_DW01_add_49', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_47_DW01_add_0_DW01_add_49', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_48_DW01_add_0_DW01_add_50', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_48_DW01_add_0_DW01_add_50', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_49_DW01_add_0_DW01_add_51', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_49_DW01_add_0_DW01_add_51', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_50_DW01_add_0_DW01_add_52', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_50_DW01_add_0_DW01_add_52', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_51_DW01_add_0_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_51_DW01_add_0_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_52_DW01_add_0_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_52_DW01_add_0_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_53_DW01_add_0_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_53_DW01_add_0_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_54_DW01_add_0_DW01_add_56', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_54_DW01_add_0_DW01_add_56', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_55_DW01_add_0_DW01_add_57', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_55_DW01_add_0_DW01_add_57', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_56_DW01_add_0_DW01_add_58', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_56_DW01_add_0_DW01_add_58', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_57_DW01_add_0_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_57_DW01_add_0_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_58_DW01_add_0_DW01_add_61', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_58_DW01_add_0_DW01_add_61', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_59_DW01_add_0_DW01_add_62', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_59_DW01_add_0_DW01_add_62', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_60_DW01_add_0_DW01_add_63', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_60_DW01_add_0_DW01_add_63', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_61_DW01_add_0_DW01_add_64', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_61_DW01_add_0_DW01_add_64', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_62_DW01_add_0_DW01_add_65', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_62_DW01_add_0_DW01_add_65', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_63_DW01_add_0_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_63_DW01_add_0_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_64_DW01_add_0_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_64_DW01_add_0_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_65_DW01_add_0_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_65_DW01_add_0_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_66_DW01_add_0_DW01_add_69', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_66_DW01_add_0_DW01_add_69', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_67_DW01_add_0_DW01_add_70', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_67_DW01_add_0_DW01_add_70', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_68_DW01_add_0_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_68_DW01_add_0_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_69_DW01_add_0_DW01_add_72', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_69_DW01_add_0_DW01_add_72', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_70_DW01_add_0_DW01_add_73', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_70_DW01_add_0_DW01_add_73', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_71_DW01_add_0_DW01_add_75', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_71_DW01_add_0_DW01_add_75', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_72_DW01_add_0_DW01_add_76', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_72_DW01_add_0_DW01_add_76', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_73_DW01_add_0_DW01_add_77', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_73_DW01_add_0_DW01_add_77', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_74_DW01_add_0_DW01_add_78', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_74_DW01_add_0_DW01_add_78', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_75_DW01_add_0_DW01_add_79', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_75_DW01_add_0_DW01_add_79', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_76_DW01_add_0_DW01_add_80', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_76_DW01_add_0_DW01_add_80', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_77_DW01_add_0_DW01_add_81', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_77_DW01_add_0_DW01_add_81', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_78_DW01_add_0_DW01_add_82', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_78_DW01_add_0_DW01_add_82', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_79_DW01_add_0_DW01_add_83', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_79_DW01_add_0_DW01_add_83', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_80_DW01_add_0_DW01_add_84', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_80_DW01_add_0_DW01_add_84', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_81_DW01_add_0_DW01_add_85', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_81_DW01_add_0_DW01_add_85', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_82_DW01_add_0_DW01_add_86', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_82_DW01_add_0_DW01_add_86', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_83_DW01_add_0_DW01_add_87', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_83_DW01_add_0_DW01_add_87', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_84_DW01_add_0_DW01_add_88', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_84_DW01_add_0_DW01_add_88', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_85_DW01_add_0_DW01_add_90', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_85_DW01_add_0_DW01_add_90', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_86_DW01_add_0_DW01_add_91', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_86_DW01_add_0_DW01_add_91', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_87_DW01_add_0_DW01_add_92', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_87_DW01_add_0_DW01_add_92', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_88_DW01_add_0_DW01_add_93', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_88_DW01_add_0_DW01_add_93', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_89_DW01_add_0_DW01_add_94', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_89_DW01_add_0_DW01_add_94', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_90_DW01_add_0_DW01_add_95', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_90_DW01_add_0_DW01_add_95', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_91_DW01_add_0_DW01_add_96', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_91_DW01_add_0_DW01_add_96', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_92_DW01_add_0_DW01_add_97', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_92_DW01_add_0_DW01_add_97', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_93_DW01_add_0_DW01_add_98', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_93_DW01_add_0_DW01_add_98', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_94_DW01_add_0_DW01_add_99', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_94_DW01_add_0_DW01_add_99', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_95_DW01_add_0_DW01_add_100', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_95_DW01_add_0_DW01_add_100', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_96_DW01_add_0_DW01_add_101', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_96_DW01_add_0_DW01_add_101', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_97_DW01_add_0_DW01_add_102', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_97_DW01_add_0_DW01_add_102', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_98_DW01_add_0_DW01_add_103', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_98_DW01_add_0_DW01_add_103', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_99_DW01_add_0_DW01_add_105', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_99_DW01_add_0_DW01_add_105', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_100_DW01_add_0_DW01_add_106', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_100_DW01_add_0_DW01_add_106', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_101_DW01_add_0_DW01_add_107', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_101_DW01_add_0_DW01_add_107', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_102_DW01_add_0_DW01_add_108', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_102_DW01_add_0_DW01_add_108', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_103_DW01_add_0_DW01_add_109', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_103_DW01_add_0_DW01_add_109', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_104_DW01_add_0_DW01_add_110', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_104_DW01_add_0_DW01_add_110', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_105_DW01_add_0_DW01_add_111', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_105_DW01_add_0_DW01_add_111', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_106_DW01_add_0_DW01_add_112', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_106_DW01_add_0_DW01_add_112', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_107_DW01_add_0_DW01_add_113', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_107_DW01_add_0_DW01_add_113', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_108_DW01_add_0_DW01_add_114', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_108_DW01_add_0_DW01_add_114', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_109_DW01_add_0_DW01_add_115', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_109_DW01_add_0_DW01_add_115', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_110_DW01_add_0_DW01_add_116', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_110_DW01_add_0_DW01_add_116', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_111_DW01_add_0_DW01_add_117', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_111_DW01_add_0_DW01_add_117', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_112_DW01_add_0_DW01_add_118', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_112_DW01_add_0_DW01_add_118', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_113_DW01_add_0_DW01_add_120', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_113_DW01_add_0_DW01_add_120', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_114_DW01_add_0_DW01_add_121', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_114_DW01_add_0_DW01_add_121', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_115_DW01_add_0_DW01_add_122', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_115_DW01_add_0_DW01_add_122', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_116_DW01_add_0_DW01_add_123', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_116_DW01_add_0_DW01_add_123', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_117_DW01_add_0_DW01_add_124', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_117_DW01_add_0_DW01_add_124', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_118_DW01_add_0_DW01_add_125', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_118_DW01_add_0_DW01_add_125', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_119_DW01_add_0_DW01_add_126', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_119_DW01_add_0_DW01_add_126', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_120_DW01_add_0_DW01_add_127', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_120_DW01_add_0_DW01_add_127', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_121_DW01_add_0_DW01_add_128', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_121_DW01_add_0_DW01_add_128', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_122_DW01_add_0_DW01_add_129', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_122_DW01_add_0_DW01_add_129', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_123_DW01_add_0_DW01_add_130', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_123_DW01_add_0_DW01_add_130', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_124_DW01_add_0_DW01_add_131', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_124_DW01_add_0_DW01_add_131', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_125_DW01_add_0_DW01_add_132', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_125_DW01_add_0_DW01_add_132', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_126_DW01_add_0_DW01_add_133', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_126_DW01_add_0_DW01_add_133', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_127_DW01_add_0_DW01_add_135', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_127_DW01_add_0_DW01_add_135', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_128_DW01_add_0_DW01_add_136', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_128_DW01_add_0_DW01_add_136', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_129_DW01_add_0_DW01_add_137', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_129_DW01_add_0_DW01_add_137', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_130_DW01_add_0_DW01_add_138', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_130_DW01_add_0_DW01_add_138', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_131_DW01_add_0_DW01_add_139', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_131_DW01_add_0_DW01_add_139', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_132_DW01_add_0_DW01_add_140', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_132_DW01_add_0_DW01_add_140', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_133_DW01_add_0_DW01_add_141', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_133_DW01_add_0_DW01_add_141', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_134_DW01_add_0_DW01_add_142', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_134_DW01_add_0_DW01_add_142', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_135_DW01_add_0_DW01_add_143', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_135_DW01_add_0_DW01_add_143', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_136_DW01_add_0_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_136_DW01_add_0_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_137_DW01_add_0_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_137_DW01_add_0_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_138_DW01_add_0_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_138_DW01_add_0_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_139_DW01_add_0_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_139_DW01_add_0_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_140_DW01_add_0_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_140_DW01_add_0_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_141_DW01_add_0_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_141_DW01_add_0_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_142_DW01_add_0_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_142_DW01_add_0_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_143_DW01_add_0_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_143_DW01_add_0_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_144_DW01_add_0_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_144_DW01_add_0_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_145_DW01_add_0_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_145_DW01_add_0_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_146_DW01_add_0_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_146_DW01_add_0_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_147_DW01_add_0_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_147_DW01_add_0_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_148_DW01_add_0_DW01_add_157', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_148_DW01_add_0_DW01_add_157', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_149_DW01_add_0_DW01_add_158', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_149_DW01_add_0_DW01_add_158', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_150_DW01_add_0_DW01_add_159', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_150_DW01_add_0_DW01_add_159', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_151_DW01_add_0_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_151_DW01_add_0_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_152_DW01_add_0_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_152_DW01_add_0_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_153_DW01_add_0_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_153_DW01_add_0_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_154_DW01_add_0_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_154_DW01_add_0_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_155_DW01_add_0_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_155_DW01_add_0_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_156_DW01_add_0_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_156_DW01_add_0_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_157_DW01_add_0_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_157_DW01_add_0_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_158_DW01_add_0_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_158_DW01_add_0_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_159_DW01_add_0_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_159_DW01_add_0_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_160_DW01_add_0_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_160_DW01_add_0_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_161_DW01_add_0_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_161_DW01_add_0_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_162_DW01_add_0_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_162_DW01_add_0_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_163_DW01_add_0_DW01_add_173', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_163_DW01_add_0_DW01_add_173', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_164_DW01_add_0_DW01_add_174', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_164_DW01_add_0_DW01_add_174', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_165_DW01_add_0_DW01_add_175', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_165_DW01_add_0_DW01_add_175', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_166_DW01_add_0_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_166_DW01_add_0_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_167_DW01_add_0_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_167_DW01_add_0_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_0_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_0_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_16', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_17', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_18', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_19', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_20', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_21', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_22', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_23', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_24', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_25', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_26', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_27', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_28', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_29', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_30', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_31', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_32', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_33', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_34', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_35', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_36', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_37', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_38', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_39', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_40', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_41', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_42', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_43', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_44', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_45', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_46', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_47', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_48', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_49', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_50', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_51', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_52', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_53', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_54', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_55', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_56', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_57', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_58', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_59', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_60', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_61', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_62', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_63', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_64', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_65', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_66', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_67', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_68', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_69', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_70', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_71', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_72', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_73', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_74', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_75', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_76', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_77', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_78', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_79', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_80', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_81', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_82', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_83', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_84', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_85', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_86', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_87', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_88', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_89', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_90', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_91', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_92', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_93', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_94', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_95', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_96', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_97', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_98', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_99', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_100', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_101', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_102', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_103', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_104', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_105', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_106', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_107', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_108', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_109', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_110', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_111', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_112', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_113', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_114', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_115', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_116', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_117', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_118', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_119', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_120', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_121', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_122', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_123', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_124', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_125', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_126', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_127', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_128', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_129', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_130', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_131', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_132', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_133', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_134', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_135', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_136', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_137', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_138', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_139', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_140', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_141', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_142', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_143', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_144', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_145', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_146', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_147', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_148', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_149', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_150', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_151', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_152', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_153', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_154', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_155', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_156', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_157', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_158', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_159', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_160', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_161', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_162', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_163', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_164', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_165', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_166', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_167', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[8].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[9].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[10].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[11].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[12].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[13].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 411 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_eyeriss'
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[10].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[9].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[8].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:23   94736.8      6.44    9312.9      15.1                                0.00  
    0:02:24   94672.7      6.44    9306.3      15.1                                0.00  
    0:02:24   94672.7      6.44    9306.3      15.1                                0.00  
    0:02:24   94671.4      6.44    9303.0      15.1                                0.00  
    0:02:24   94671.4      6.44    9303.0      15.1                                0.00  
    0:02:28   92538.2      6.61    8878.3      15.0                                0.00  
    0:02:29   92600.9      6.35    8826.5      15.0                                0.00  
    0:02:30   92546.3      6.22    8803.0      15.0                                0.00  
    0:02:31   92518.1      6.22    8779.9      15.0                                0.00  
    0:02:31   92543.7      6.22    8757.5      15.0                                0.00  
    0:02:31   92534.3      6.22    8734.9      15.0                                0.00  
    0:02:32   92539.4      6.22    8712.1      15.0                                0.00  
    0:02:32   92564.8      6.15    8688.0      15.0                                0.00  
    0:02:32   92573.5      6.15    8660.7      15.0                                0.00  
    0:02:32   92577.0      6.14    8646.3      15.0                                0.00  
    0:02:32   92580.8      6.14    8631.5      15.0                                0.00  
    0:02:33   92588.7      6.14    8612.3      15.0                                0.00  
    0:02:33   92594.1      6.14    8590.6      15.0                                0.00  
    0:02:33   92602.5      6.14    8571.8      15.0                                0.00  
    0:02:33   92617.4      6.14    8563.0      15.0                                0.00  
    0:02:33   92631.2      6.14    8552.8      15.0                                0.00  
    0:02:34   92646.2      6.14    8544.0      15.0                                0.00  
    0:02:34   92659.9      6.14    8533.9      15.0                                0.00  
    0:02:34   92672.3      6.14    8522.3      15.0                                0.00  
    0:02:34   92672.3      6.14    8522.3      15.0                                0.00  
    0:02:34   92672.3      6.14    8522.3      15.0                                0.00  
    0:02:35   92717.1      6.14    8513.1       0.2                                0.00  
    0:02:35   92717.1      6.14    8513.1       0.2                                0.00  
    0:02:35   92717.1      6.14    8513.1       0.2                                0.00  
    0:02:35   92717.1      6.14    8513.1       0.2                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:35   92717.1      6.14    8513.1       0.2                                0.00  
    0:02:35   92849.2      6.10    8504.0       0.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:35   93089.9      6.10    8496.5       0.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:35   93280.8      6.10    8489.2       0.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:35   93470.4      6.10    8482.0       0.2 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:35   93652.6      6.10    8473.9       0.2 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   93777.1      6.08    8466.6       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   93886.9      6.07    8463.4       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   93947.6      6.06    8458.5       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   93970.0      6.06    8457.1       0.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   94014.7      6.06    8454.3       0.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   94116.4      6.04    8446.2       0.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   94230.2      6.04    8440.0       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   94322.0      6.04    8437.8       0.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:36   94452.1      6.04    8427.9       0.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   94508.3      6.03    8423.7       0.2 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   94723.3      6.03    8414.9       0.2 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   94886.2      6.01    8410.6       0.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   94987.6      6.01    8405.9       0.2 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95075.3      6.00    8399.7       0.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95171.6      5.99    8395.6       0.2 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95351.5      5.99    8388.1       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95558.1      5.99    8379.3       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95575.9      5.99    8376.4       0.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95601.3      5.99    8374.0       0.2 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95637.7      5.99    8370.8       0.2 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:37   95704.8      5.99    8368.5       0.2 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   95766.3      5.99    8365.9       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   95788.7      5.98    8364.4       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   95824.0      5.98    8364.0       0.2 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   95912.2      5.97    8359.7       0.2 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   95941.4      5.97    8355.7       0.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96007.7      5.96    8349.5       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96078.6      5.96    8346.2       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96072.8      5.95    8344.9       0.2 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96089.6      5.94    8342.2       0.2 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96132.8      5.93    8338.0       0.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96160.5      5.93    8331.2       0.2 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96197.1      5.93    8328.0       0.2 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96227.8      5.93    8322.1       0.2 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:38   96262.1      5.92    8318.1       0.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96269.7      5.92    8317.5       0.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96274.8      5.92    8317.2       0.2 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96344.5      5.91    8313.6       0.2 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96383.1      5.91    8309.4       0.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96403.2      5.91    8307.9       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96448.4      5.91    8303.7       0.2 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96550.3      5.91    8300.3       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96719.1      5.90    8296.6       0.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96774.7      5.89    8293.4       0.2 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96835.2      5.88    8289.1       0.3 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96917.8      5.88    8282.1       0.3 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:39   96986.7      5.87    8274.9       0.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97024.6      5.87    8273.0       0.3 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97103.1      5.86    8269.4       0.3 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97144.5      5.85    8268.1       0.3 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97145.0      5.85    8268.1       0.3 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97261.2      5.85    8260.8       0.3 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97333.3      5.84    8257.3       0.3 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97416.7      5.84    8253.0       0.3 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97536.1      5.84    8248.4       0.3 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97563.8      5.84    8244.8       0.3 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:40   97600.4      5.84    8243.2       0.3 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   97647.5      5.84    8241.5       0.3 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   97681.0      5.84    8239.3       0.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   97713.8      5.84    8237.8       0.3 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   97748.6      5.84    8236.2       0.3 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   97812.9      5.83    8225.4       0.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   97838.6      5.83    8219.2       0.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   97934.6      5.83    8213.2       0.3 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98006.8      5.83    8208.2       0.3 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98079.0      5.83    8203.5       0.3 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98131.9      5.83    8200.8       0.3 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98170.0      5.83    8199.0       0.3 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98191.8      5.83    8198.7       0.3 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98245.7      5.82    8197.3       0.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98304.2      5.82    8194.9       0.3 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:41   98352.2      5.82    8193.4       0.3 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98457.4      5.82    8188.5       0.3 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98511.6      5.82    8185.1       0.3 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98547.6      5.82    8184.1       0.3 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98583.5      5.82    8183.4       0.3 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98627.4      5.82    8182.6       0.3 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98691.0      5.82    8178.1       0.3 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98709.0      5.81    8172.4       0.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98755.3      5.81    8165.9       0.3 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98768.7      5.81    8164.0       0.3 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98790.6      5.81    8160.3       0.3 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98816.3      5.81    8158.7       0.3 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98884.9      5.81    8156.0       0.3 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42   98908.0      5.81    8155.4       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   98925.6      5.80    8152.5       0.3 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   98943.3      5.80    8150.9       0.3 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   98995.4      5.80    8149.5       0.3 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99028.7      5.80    8148.6       0.3 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99108.0      5.80    8145.3       0.3 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99175.6      5.80    8143.8       0.3 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99222.1      5.80    8136.6       0.3 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99292.5      5.79    8133.3       0.3 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99328.9      5.79    8129.0       0.3 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99338.8      5.79    8126.8       0.3 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99367.0      5.79    8120.6       0.3 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43   99391.9      5.79    8118.9       0.3 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99460.5      5.78    8114.5       0.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99474.8      5.78    8108.2       0.3 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99489.0      5.78    8101.9       0.3 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99522.5      5.78    8100.1       0.3 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99549.0      5.78    8099.8       0.3 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99582.3      5.78    8095.7       0.3 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99647.8      5.78    8090.6       0.3 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99669.7      5.77    8090.2       0.3 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99674.5      5.77    8088.6       0.3 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99713.9      5.77    8086.6       0.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99727.4      5.77    8082.5       0.3 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44   99749.2      5.77    8077.8       0.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45   99783.0      5.77    8071.6       0.3 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45   99816.6      5.76    8070.1       0.3 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45   99839.7      5.76    8067.0       0.3 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45   99855.0      5.76    8064.3       0.3 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45   99872.0      5.76    8061.3       0.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45   99934.8      5.76    8058.8       0.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45   99985.3      5.76    8053.6       0.2 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  100017.6      5.76    8049.5       0.2 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  100046.6      5.75    8047.3       0.2 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  100076.8      5.75    8044.8       0.2 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  100110.1      5.75    8041.2       0.2 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  100163.5      5.75    8036.7       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100251.4      5.75    8033.4       0.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100314.4      5.75    8031.9       0.2 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100406.7      5.74    8029.2       0.2 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100421.4      5.74    8028.9       0.3 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100461.6      5.74    8027.3       0.3 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100535.0      5.74    8023.2       0.3 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100612.1      5.74    8020.6       0.3 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100659.3      5.74    8018.8       0.3 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100754.4      5.73    8016.5       0.3 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100813.1      5.73    8013.6       0.3 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100825.0      5.73    8011.4       0.3 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  100886.3      5.73    8008.4       0.3 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  100916.0      5.73    8005.0       0.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101023.0      5.73    7999.3       0.3 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101039.3      5.73    7994.4       0.3 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101045.9      5.72    7990.6       0.3 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101069.8      5.72    7987.6       0.3 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101148.3      5.72    7984.3       0.3 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101228.6      5.72    7980.6       0.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101287.3      5.72    7978.4       0.3 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101361.0      5.72    7975.9       0.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101423.8      5.72    7972.2       0.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101434.5      5.71    7972.0       0.3 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101451.2      5.71    7971.6       0.3 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  101485.5      5.71    7969.6       0.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101504.4      5.71    7967.4       0.3 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101527.2      5.71    7964.0       0.3 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101561.8      5.71    7961.1       0.3 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101610.3      5.70    7955.6       0.2 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101633.7      5.70    7953.7       0.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101656.6      5.70    7952.3       0.2 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101687.8      5.70    7950.9       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101715.5      5.69    7949.0       0.2 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101728.3      5.69    7948.0       0.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101779.3      5.69    7945.6       0.2 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101802.2      5.69    7943.4       0.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101897.8      5.69    7939.3       0.2 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  101946.8      5.69    7934.9       0.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102015.7      5.69    7931.9       0.2 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102042.4      5.69    7929.1       0.2 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102096.8      5.69    7925.2       0.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102131.3      5.68    7920.3       0.2 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102139.5      5.68    7917.2       0.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102178.1      5.68    7912.9       0.2 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102227.6      5.68    7910.3       0.2 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102228.9      5.68    7910.3       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102242.9      5.68    7907.2       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102267.5      5.67    7904.5       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102296.5      5.67    7901.6       0.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102321.4      5.67    7898.9       0.2 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102335.9      5.67    7897.3       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  102372.0      5.66    7893.8       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  102383.2      5.66    7893.7       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  102398.4      5.66    7891.7       0.2 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  102463.5      5.66    7890.1       0.2 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102481.8      5.66    7889.2       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102516.6      5.66    7884.2       0.2 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102575.6      5.66    7881.3       0.2 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102585.7      5.66    7877.1       0.2 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102596.4      5.66    7875.4       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102621.3      5.66    7873.9       0.2 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:02:54  102639.1      5.66    7871.5       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102702.1      5.65    7869.4       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102740.0      5.65    7868.8       0.2 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102770.2      5.65    7866.1       0.2 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102793.1      5.65    7865.1       0.2 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  102852.8      5.65    7858.7       0.2 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  102879.3      5.65    7858.2       0.2 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  102928.1      5.65    7851.7       0.2 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  102960.9      5.65    7849.1       0.2 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103007.6      5.65    7846.6       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:02:55  103034.8      5.65    7844.7       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103034.8      5.65    7844.6       0.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103043.2      5.65    7843.4       0.2 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103099.4      5.65    7842.0       0.2 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103126.8      5.64    7841.5       0.2 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103126.8      5.64    7840.3       0.2 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103190.1      5.64    7842.6       0.2 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103211.2      5.64    7843.3       0.2 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  103218.3      5.64    7842.2       0.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103247.3      5.63    7842.0       0.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103274.0      5.63    7841.6       0.2 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103294.8      5.63    7842.3       0.2 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103329.9      5.63    7839.9       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103354.5      5.62    7836.0       0.2 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103408.4      5.62    7836.4       0.2 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103442.7      5.62    7834.9       0.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103470.9      5.62    7834.0       0.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103479.3      5.62    7833.6       0.2 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103522.3      5.61    7833.7       0.2 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103528.1      5.61    7831.3       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103533.7      5.61    7831.0       0.2 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103556.1      5.61    7830.0       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  103557.3      5.61    7829.8       0.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103576.1      5.61    7829.4       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103579.9      5.61    7824.6       0.2 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103598.0      5.61    7815.0       0.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103599.8      5.61    7815.0       0.2 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  103600.8      5.61    7815.0       0.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  103619.1      5.61    7814.6       0.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103620.9      5.61    7814.6       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103630.0      5.61    7814.3       0.2 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103629.8      5.61    7814.3       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103641.2      5.60    7813.5       0.2 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103664.6      5.60    7813.4       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103688.0      5.60    7813.4       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103689.7      5.60    7813.3       0.2 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103691.0      5.60    7813.4       0.2 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  103716.2      5.60    7813.2       0.2 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  103721.0      5.60    7813.2       0.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  103734.7      5.60    7809.1       0.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  103736.2      5.60    7808.8       0.2 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  103739.5      5.60    7808.8       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103739.8      5.60    7808.8       0.2 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103749.5      5.60    7808.0       0.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103759.1      5.60    7807.2       0.2 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103768.8      5.60    7806.4       0.2 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  103769.3      5.60    7806.3       0.2 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:02  103775.9      5.60    7806.3       0.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  103776.4      5.60    7806.3       0.2 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:02  103778.7      5.60    7806.3       0.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  103777.7      5.60    7806.2       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  103780.7      5.60    7806.2       0.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  103783.8      5.60    7806.1       0.2 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  103786.8      5.60    7806.0       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  103788.6      5.60    7806.0       0.2 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  103812.5      5.60    7805.8       0.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  103811.5      5.60    7805.1       0.2 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  103813.0      5.60    7804.6       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  103814.8      5.60    7804.6       0.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  103817.8      5.60    7804.6       0.2 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  103827.5      5.60    7803.8       0.2 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  103829.0      5.60    7803.3       0.2 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  103847.6      5.60    7803.6       0.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  103850.4      5.60    7803.6       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  103852.6      5.60    7803.6       0.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  103855.4      5.60    7803.6       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  103857.2      5.60    7803.4       0.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  103858.2      5.60    7803.1       0.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  103863.1      5.60    7802.6       0.2 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  103863.1      5.60    7802.6       0.2                                0.00  
    0:03:07  103763.2      5.60    7796.1       0.3                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:08  103763.2      5.60    7796.1       0.3                                0.00  
    0:03:08  103798.3      5.60    7795.0       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  103832.8      5.60    7793.4       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  103873.0      5.60    7791.8       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  103904.0      5.59    7788.8       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  103905.5      5.59    7788.8       0.0 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  103933.2      5.59    7786.9       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  103948.5      5.59    7784.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  103962.4      5.59    7783.1       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  104003.9      5.59    7779.4       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  104011.2      5.59    7776.7       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  104023.4      5.59    7776.5       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  104033.3      5.59    7775.7       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  104033.6      5.59    7774.9       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104099.4      5.59    7771.5       0.0 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104099.7      5.59    7771.5       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104159.9      5.59    7770.1       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104207.7      5.59    7765.7       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104270.5      5.59    7764.2       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104271.7      5.59    7764.0       0.0 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104273.5      5.59    7762.0       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104303.2      5.58    7761.1       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:10  104303.2      5.58    7760.8       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104318.5      5.58    7760.1       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104387.6      5.58    7758.0       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104404.6      5.58    7756.7       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104445.3      5.58    7755.0       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  104493.8      5.58    7753.3       0.0 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104547.7      5.58    7752.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104608.0      5.57    7747.8       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104601.9      5.57    7748.0       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104656.2      5.57    7746.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104691.3      5.57    7746.0       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104692.8      5.57    7745.8       0.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104785.4      5.57    7742.3       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104838.2      5.57    7738.2       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104849.4      5.57    7737.0       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104854.2      5.56    7736.0       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104887.0      5.56    7734.4       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104920.3      5.56    7731.8       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  104923.6      5.56    7731.5       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  104954.6      5.56    7730.5       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  105038.2      5.56    7728.4       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  105051.4      5.56    7727.9       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  105052.7      5.56    7727.9       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  105055.3      5.56    7727.9       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  105057.5      5.56    7727.9       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  105057.5      5.55    7727.7       0.0                                0.00  
    0:03:12  105068.0      5.55    7728.1       0.0                                0.00  
    0:03:12  105069.2      5.55    7728.0       0.0                                0.00  
    0:03:12  105084.7      5.55    7727.8       0.0                                0.00  
    0:03:13  105085.2      5.55    7727.5       0.0                                0.00  
    0:03:13  105088.5      5.55    7726.2       0.0                                0.00  
    0:03:13  105100.2      5.55    7726.2       0.0                                0.00  
    0:03:13  105111.2      5.55    7726.3       0.0                                0.00  
    0:03:13  105115.0      5.55    7725.2       0.0                                0.00  
    0:03:13  105114.7      5.55    7722.7       0.0                                0.00  
    0:03:13  105113.5      5.55    7721.1       0.0                                0.00  
    0:03:13  105111.9      5.55    7719.6       0.0                                0.00  
    0:03:13  105111.9      5.55    7718.8       0.0                                0.00  
    0:03:13  105110.1      5.55    7716.4       0.0                                0.00  
    0:03:13  105109.4      5.55    7716.2       0.0                                0.00  
    0:03:13  105108.1      5.55    7715.6       0.0                                0.00  
    0:03:13  105110.1      5.55    7715.3       0.0                                0.00  
    0:03:13  105108.1      5.55    7714.8       0.0                                0.00  
    0:03:14  105112.4      5.55    7713.3       0.0                                0.00  
    0:03:14  105114.0      5.55    7712.7       0.0                                0.00  
    0:03:14  105116.5      5.55    7711.8       0.0                                0.00  
    0:03:14  105117.8      5.55    7711.1       0.0                                0.00  
    0:03:14  105120.1      5.55    7709.4       0.0                                0.00  
    0:03:14  105121.3      5.55    7707.5       0.0                                0.00  
    0:03:14  105123.9      5.55    7704.3       0.0                                0.00  
    0:03:14  105121.8      5.55    7704.3       0.0                                0.00  
    0:03:14  105125.6      5.55    7703.2       0.0                                0.00  
    0:03:14  105125.6      5.55    7701.3       0.0                                0.00  
    0:03:14  105125.6      5.55    7699.6       0.0                                0.00  
    0:03:14  105120.3      5.55    7695.0       0.0                                0.00  
    0:03:14  105119.8      5.55    7694.2       0.0                                0.00  
    0:03:15  105121.8      5.55    7692.5       0.0                                0.00  
    0:03:15  105130.5      5.55    7692.7       0.0                                0.00  
    0:03:15  105127.7      5.55    7691.4       0.0                                0.00  
    0:03:15  105146.2      5.55    7690.0       0.0                                0.00  
    0:03:15  105153.4      5.55    7690.1       0.0                                0.00  
    0:03:15  105186.4      5.55    7691.1       0.0                                0.00  
    0:03:15  105195.0      5.55    7691.2       0.0                                0.00  
    0:03:15  105196.0      5.55    7690.3       0.0                                0.00  
    0:03:15  105194.3      5.55    7690.0       0.0                                0.00  
    0:03:15  105196.6      5.55    7688.8       0.0                                0.00  
    0:03:15  105193.5      5.55    7687.0       0.0                                0.00  
    0:03:15  105193.5      5.55    7686.7       0.0                                0.00  
    0:03:15  105175.0      5.55    7686.2       0.0                                0.00  
    0:03:15  105176.7      5.55    7685.8       0.0                                0.00  
    0:03:15  105175.5      5.55    7684.2       0.0                                0.00  
    0:03:15  105183.8      5.55    7682.1       0.0                                0.00  
    0:03:16  105187.7      5.55    7681.3       0.0                                0.00  
    0:03:16  105189.4      5.55    7680.9       0.0                                0.00  
    0:03:16  105191.5      5.55    7677.7       0.0                                0.00  
    0:03:16  105194.0      5.55    7676.8       0.0                                0.00  
    0:03:16  105195.8      5.55    7676.6       0.0                                0.00  
    0:03:16  105197.6      5.55    7675.9       0.0                                0.00  
    0:03:16  105200.9      5.55    7675.2       0.0                                0.00  
    0:03:16  105202.9      5.55    7674.9       0.0                                0.00  
    0:03:16  105203.7      5.55    7673.0       0.0                                0.00  
    0:03:16  105206.2      5.55    7672.1       0.0                                0.00  
    0:03:16  105215.9      5.55    7672.3       0.0                                0.00  
    0:03:16  105215.9      5.55    7672.2       0.0                                0.00  
    0:03:16  105240.0      5.55    7672.1       0.0                                0.00  
    0:03:16  105243.3      5.55    7671.7       0.0                                0.00  
    0:03:16  105242.0      5.55    7671.6       0.0                                0.00  
    0:03:17  105260.3      5.55    7670.9       0.0                                0.00  
    0:03:17  105348.8      5.55    7673.1       0.0                                0.00  
    0:03:17  105360.2      5.55    7673.1       0.0                                0.00  
    0:03:17  105365.6      5.55    7670.7       0.0                                0.00  
    0:03:17  105364.8      5.55    7669.1       0.0                                0.00  
    0:03:17  105369.6      5.55    7666.4       0.0                                0.00  
    0:03:17  105369.9      5.55    7665.1       0.0                                0.00  
    0:03:17  105368.9      5.55    7664.3       0.0                                0.00  
    0:03:17  105364.0      5.55    7663.1       0.0                                0.00  
    0:03:17  105365.8      5.55    7662.2       0.0                                0.00  
    0:03:17  105367.3      5.55    7660.8       0.0                                0.00  
    0:03:17  105387.9      5.55    7660.5       0.0                                0.00  
    0:03:18  105385.4      5.55    7659.4       0.0                                0.00  
    0:03:18  105386.7      5.55    7658.5       0.0                                0.00  
    0:03:18  105384.6      5.55    7654.7       0.0                                0.00  
    0:03:18  105397.3      5.55    7651.2       0.0                                0.00  
    0:03:18  105397.3      5.55    7651.0       0.0                                0.00  
    0:03:18  105398.9      5.55    7650.0       0.0                                0.00  
    0:03:18  105401.4      5.55    7649.3       0.0                                0.00  
    0:03:18  105402.4      5.55    7648.3       0.0                                0.00  
    0:03:18  105401.1      5.55    7646.5       0.0                                0.00  
    0:03:18  105403.2      5.55    7646.1       0.0                                0.00  
    0:03:18  105401.9      5.55    7645.6       0.0                                0.00  
    0:03:18  105401.9      5.55    7645.4       0.0                                0.00  
    0:03:18  105401.9      5.55    7645.2       0.0                                0.00  
    0:03:18  105414.1      5.55    7645.0       0.0                                0.00  
    0:03:18  105422.0      5.55    7643.4       0.0                                0.00  
    0:03:18  105432.9      5.55    7642.6       0.0                                0.00  
    0:03:19  105436.7      5.55    7641.3       0.0                                0.00  
    0:03:19  105420.2      5.55    7638.6       0.0                                0.00  
    0:03:19  105428.8      5.55    7637.5       0.0                                0.00  
    0:03:19  105430.9      5.55    7634.3       0.0                                0.00  
    0:03:19  105423.0      5.55    7632.7       0.0                                0.00  
    0:03:19  105423.0      5.55    7632.3       0.0                                0.00  
    0:03:19  105421.7      5.55    7632.0       0.0                                0.00  
    0:03:19  105424.3      5.55    7631.1       0.0                                0.00  
    0:03:19  105422.7      5.55    7630.9       0.0                                0.00  
    0:03:19  105401.4      5.55    7630.6       0.0                                0.00  
    0:03:19  105420.7      5.55    7631.3       0.0                                0.00  
    0:03:19  105420.2      5.55    7630.8       0.0                                0.00  
    0:03:19  105425.5      5.55    7629.6       0.0                                0.00  
    0:03:20  105463.4      5.55    7626.6       0.0                                0.00  
    0:03:20  105463.4      5.55    7626.5       0.0                                0.00  
    0:03:20  105464.7      5.55    7625.7       0.0                                0.00  
    0:03:20  105462.9      5.55    7623.9       0.0                                0.00  
    0:03:20  105438.8      5.55    7619.3       0.0                                0.00  
    0:03:20  105461.6      5.55    7619.9       0.0                                0.00  
    0:03:20  105466.2      5.55    7616.7       0.0                                0.00  
    0:03:20  105467.5      5.55    7616.1       0.0                                0.00  
    0:03:20  105459.3      5.55    7612.2       0.0                                0.00  
    0:03:20  105459.1      5.55    7611.6       0.0                                0.00  
    0:03:20  105453.2      5.55    7610.2       0.0                                0.00  
    0:03:20  105458.3      5.55    7608.2       0.0                                0.00  
    0:03:20  105459.1      5.55    7605.9       0.0                                0.00  
    0:03:20  105460.4      5.55    7605.7       0.0                                0.00  
    0:03:20  105480.4      5.55    7605.3       0.0                                0.00  
    0:03:21  105501.3      5.55    7604.9       0.0                                0.00  
    0:03:21  105506.6      5.55    7604.4       0.0                                0.00  
    0:03:21  105507.9      5.55    7603.4       0.0                                0.00  
    0:03:21  105522.9      5.55    7603.0       0.0                                0.00  
    0:03:21  105517.5      5.55    7601.4       0.0                                0.00  
    0:03:21  105522.4      5.55    7600.2       0.0                                0.00  
    0:03:21  105522.9      5.55    7598.6       0.0                                0.00  
    0:03:21  105521.4      5.55    7597.4       0.0                                0.00  
    0:03:21  105520.1      5.55    7595.7       0.0                                0.00  
    0:03:21  105523.9      5.55    7593.4       0.0                                0.00  
    0:03:21  105526.9      5.55    7592.4       0.0                                0.00  
    0:03:21  105524.4      5.55    7590.7       0.0                                0.00  
    0:03:21  105541.4      5.55    7591.1       0.0                                0.00  
    0:03:21  105537.9      5.55    7588.5       0.0                                0.00  
    0:03:21  105563.5      5.55    7585.2       0.0                                0.00  
    0:03:22  105557.7      5.55    7583.5       0.0                                0.00  
    0:03:22  105559.7      5.55    7583.0       0.0                                0.00  
    0:03:22  105553.9      5.55    7581.8       0.0                                0.00  
    0:03:22  105554.1      5.55    7580.7       0.0                                0.00  
    0:03:22  105571.4      5.55    7581.5       0.0                                0.00  
    0:03:22  105570.4      5.55    7580.7       0.0                                0.00  
    0:03:22  105570.7      5.55    7580.0       0.0                                0.00  
    0:03:22  105572.4      5.55    7579.4       0.0                                0.00  
    0:03:22  105572.9      5.55    7578.8       0.0                                0.00  
    0:03:22  105572.9      5.55    7578.1       0.0                                0.00  
    0:03:22  105572.9      5.55    7577.9       0.0                                0.00  
    0:03:22  105572.9      5.55    7577.6       0.0                                0.00  
    0:03:22  105572.9      5.55    7577.4       0.0                                0.00  
    0:03:22  105582.6      5.55    7574.4       0.0                                0.00  
    0:03:22  105584.9      5.55    7573.8       0.0                                0.00  
    0:03:22  105587.2      5.55    7572.9       0.0                                0.00  
    0:03:22  105577.8      5.55    7571.7       0.0                                0.00  
    0:03:22  105595.1      5.55    7568.6       0.0                                0.00  
    0:03:22  105597.1      5.55    7567.9       0.0                                0.00  
    0:03:23  105598.1      5.55    7566.1       0.0                                0.00  
    0:03:23  105598.4      5.55    7565.0       0.0                                0.00  
    0:03:23  105585.1      5.55    7562.6       0.0                                0.00  
    0:03:23  105585.1      5.55    7562.5       0.0                                0.00  
    0:03:23  105595.6      5.55    7559.8       0.0                                0.00  
    0:03:23  105622.0      5.55    7556.8       0.0                                0.00  
    0:03:23  105602.2      5.55    7555.3       0.0                                0.00  
    0:03:23  105602.2      5.55    7554.9       0.0                                0.00  
    0:03:23  105601.4      5.55    7554.0       0.0                                0.00  
    0:03:23  105602.7      5.55    7553.8       0.0                                0.00  
    0:03:23  105604.7      5.55    7552.2       0.0                                0.00  
    0:03:24  105628.9      5.55    7550.6       0.0                                0.00  
    0:03:24  105631.1      5.55    7549.2       0.0                                0.00  
    0:03:24  105607.5      5.55    7549.0       0.0                                0.00  
    0:03:24  105580.8      5.55    7548.7       0.0                                0.00  
    0:03:24  105622.0      5.55    7547.4       0.0                                0.00  
    0:03:24  105620.7      5.55    7545.1       0.0                                0.00  
    0:03:24  105618.2      5.55    7544.7       0.0                                0.00  
    0:03:24  105609.5      5.55    7543.8       0.0                                0.00  
    0:03:24  105586.2      5.55    7543.4       0.0                                0.00  
    0:03:24  105589.7      5.55    7542.4       0.0                                0.00  
    0:03:24  105591.0      5.55    7541.3       0.0                                0.00  
    0:03:24  105587.7      5.55    7540.5       0.0                                0.00  
    0:03:24  105582.3      5.55    7539.3       0.0                                0.00  
    0:03:24  105581.8      5.55    7538.5       0.0                                0.00  
    0:03:24  105581.8      5.55    7538.4       0.0                                0.00  
    0:03:25  105585.4      5.55    7538.1       0.0                                0.00  
    0:03:25  105588.4      5.55    7536.5       0.0                                0.00  
    0:03:25  105560.0      5.55    7535.5       0.0                                0.00  
    0:03:25  105563.3      5.55    7534.0       0.0                                0.00  
    0:03:25  105563.3      5.55    7531.7       0.0                                0.00  
    0:03:25  105561.8      5.55    7531.5       0.0                                0.00  
    0:03:25  105561.8      5.55    7531.3       0.0                                0.00  
    0:03:25  105537.9      5.55    7530.6       0.0                                0.00  
    0:03:25  105537.9      5.55    7529.5       0.0                                0.00  
    0:03:25  105544.7      5.55    7526.5       0.0                                0.00  
    0:03:25  105544.5      5.55    7525.8       0.0                                0.00  
    0:03:25  105552.9      5.55    7526.0       0.0                                0.00  
    0:03:25  105553.6      5.55    7523.9       0.0                                0.00  
    0:03:25  105577.3      5.55    7523.8       0.0                                0.00  
    0:03:26  105580.1      5.55    7523.5       0.0                                0.00  
    0:03:26  105582.6      5.55    7522.9       0.0                                0.00  
    0:03:26  105582.6      5.55    7522.6       0.0                                0.00  
    0:03:26  105582.3      5.55    7521.2       0.0                                0.00  
    0:03:26  105582.6      5.55    7520.4       0.0                                0.00  
    0:03:26  105582.6      5.55    7520.1       0.0                                0.00  
    0:03:26  105582.6      5.55    7519.7       0.0                                0.00  
    0:03:26  105584.4      5.55    7519.1       0.0                                0.00  
    0:03:26  105586.2      5.55    7518.9       0.0                                0.00  
    0:03:26  105586.7      5.55    7518.5       0.0                                0.00  
    0:03:26  105584.4      5.55    7516.0       0.0                                0.00  
    0:03:26  105586.4      5.55    7515.4       0.0                                0.00  
    0:03:26  105586.2      5.55    7512.6       0.0                                0.00  
    0:03:26  105587.4      5.55    7511.8       0.0                                0.00  
    0:03:26  105589.5      5.55    7511.3       0.0                                0.00  
    0:03:27  105588.7      5.55    7510.1       0.0                                0.00  
    0:03:27  105588.7      5.55    7509.8       0.0                                0.00  
    0:03:27  105590.7      5.55    7509.5       0.0                                0.00  
    0:03:27  105590.7      5.55    7509.3       0.0                                0.00  
    0:03:27  105592.5      5.55    7508.1       0.0                                0.00  
    0:03:27  105595.1      5.55    7507.1       0.0                                0.00  
    0:03:27  105593.8      5.55    7506.8       0.0                                0.00  
    0:03:27  105584.1      5.55    7506.4       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:28  105584.1      5.55    7506.4       0.0                                0.00  
    0:03:28  105584.1      5.55    7506.4       0.0                                0.00  
    0:03:29  103887.7      5.55    7507.2       0.2                                0.00  
    0:03:29  103271.9      5.55    7505.3       0.2                                0.00  
    0:03:29  103050.8      5.55    7505.3       0.2                                0.00  
    0:03:29  102955.5      5.55    7505.2       0.2                                0.00  
    0:03:29  102949.2      5.55    7505.2       0.2                                0.00  
    0:03:30  102949.2      5.55    7505.2       0.2                                0.00  
    0:03:30  103001.3      5.55    7504.5       0.1 mac_done_x[9][9]               0.00  
    0:03:31  103013.7      5.55    7504.5       0.0 mac_done_x[1][2]               0.00  
    0:03:31  103025.1      5.55    7504.4       0.0 mac_done_x[4][6]               0.00  
    0:03:31  103035.6      5.55    7504.3       0.0 mac_done_x[5][9]               0.00  
    0:03:31  103046.8      5.55    7504.3       0.0 mac_done_x[9][8]               0.00  
    0:03:32  103048.5      5.55    7504.3       0.0                                0.00  
    0:03:34  102618.8      5.63    7530.2       0.0                                0.00  
    0:03:35  102410.6      5.73    7545.5       0.0                                0.00  
    0:03:35  102355.7      5.73    7551.6       0.0                                0.00  
    0:03:35  102343.8      5.73    7551.4       0.0                                0.00  
    0:03:35  102338.5      5.73    7551.1       0.0                                0.00  
    0:03:35  102338.5      5.73    7551.1       0.0                                0.00  
    0:03:35  102338.5      5.73    7551.1       0.0                                0.00  
    0:03:35  102338.5      5.73    7551.1       0.0                                0.00  
    0:03:36  102378.4      5.55    7545.9       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:36  102391.1      5.54    7545.9       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:37  102420.3      5.54    7545.3       0.0                                0.00  
    0:03:37  102419.8      5.54    7545.2       0.0                                0.00  
    0:03:37  102424.9      5.54    7544.5       0.0                                0.00  
    0:03:37  102417.2      5.54    7544.2       0.0                                0.00  
    0:03:37  102419.8      5.54    7544.0       0.0                                0.00  
    0:03:37  102421.0      5.54    7543.0       0.0                                0.00  
    0:03:37  102420.0      5.54    7542.5       0.0                                0.00  
    0:03:37  102420.0      5.54    7542.2       0.0                                0.00  
    0:03:38  102424.9      5.54    7541.2       0.0                                0.00  
    0:03:38  102435.0      5.54    7538.9       0.0                                0.00  
    0:03:38  102435.8      5.54    7538.5       0.0                                0.00  
    0:03:38  102444.7      5.54    7537.3       0.0                                0.00  
    0:03:38  102446.2      5.54    7537.1       0.0                                0.00  
    0:03:38  102449.3      5.54    7536.0       0.0                                0.00  
    0:03:38  102446.7      5.54    7536.0       0.0                                0.00  
    0:03:38  102440.1      5.54    7535.5       0.0                                0.00  
    0:03:38  102457.6      5.54    7533.2       0.0                                0.00  
    0:03:38  102458.4      5.54    7532.7       0.0                                0.00  
    0:03:38  102459.9      5.54    7532.1       0.0                                0.00  
    0:03:38  102458.9      5.54    7531.7       0.0                                0.00  
    0:03:38  102460.9      5.54    7531.1       0.0                                0.00  
    0:03:38  102463.5      5.54    7530.9       0.0                                0.00  
    0:03:38  102466.5      5.54    7530.2       0.0                                0.00  
    0:03:39  102471.6      5.54    7529.3       0.0                                0.00  
    0:03:39  102469.1      5.54    7527.6       0.0                                0.00  
    0:03:39  102475.2      5.54    7525.8       0.0                                0.00  
    0:03:39  102470.9      5.54    7524.5       0.0                                0.00  
    0:03:39  102473.4      5.54    7523.8       0.0                                0.00  
    0:03:39  102469.6      5.54    7522.3       0.0                                0.00  
    0:03:39  102465.3      5.54    7521.3       0.0                                0.00  
    0:03:39  102476.5      5.54    7519.2       0.0                                0.00  
    0:03:39  102477.7      5.54    7519.1       0.0                                0.00  
    0:03:39  102477.5      5.54    7518.1       0.0                                0.00  
    0:03:39  102479.2      5.54    7517.1       0.0                                0.00  
    0:03:40  102480.5      5.54    7516.9       0.0                                0.00  
    0:03:40  102485.1      5.54    7515.8       0.0                                0.00  
    0:03:40  102485.1      5.54    7515.4       0.0                                0.00  
    0:03:40  102478.5      5.54    7514.6       0.0                                0.00  
    0:03:40  102480.0      5.54    7514.2       0.0                                0.00  
    0:03:40  102482.8      5.54    7513.7       0.0                                0.00  
    0:03:40  102493.2      5.54    7511.6       0.0                                0.00  
    0:03:40  102495.8      5.54    7511.1       0.0                                0.00  
    0:03:40  102505.2      5.54    7508.2       0.0                                0.00  
    0:03:40  102505.7      5.54    7507.2       0.0                                0.00  
    0:03:40  102506.9      5.54    7506.6       0.0                                0.00  
    0:03:41  102511.0      5.54    7505.6       0.0                                0.00  
    0:03:41  102511.8      5.54    7505.4       0.0                                0.00  
    0:03:41  102515.8      5.54    7504.8       0.0                                0.00  
    0:03:41  102525.5      5.54    7502.0       0.0                                0.00  
    0:03:41  102533.9      5.54    7500.6       0.0                                0.00  
    0:03:41  102544.6      5.54    7498.7       0.0                                0.00  
    0:03:41  102545.6      5.54    7497.2       0.0                                0.00  
    0:03:41  102551.2      5.54    7496.3       0.0                                0.00  
    0:03:41  102551.2      5.54    7496.1       0.0                                0.00  
    0:03:41  102552.4      5.54    7495.9       0.0                                0.00  
    0:03:41  102552.9      5.54    7495.9       0.0                                0.00  
    0:03:42  102556.8      5.54    7495.1       0.0                                0.00  
    0:03:42  102565.7      5.54    7492.8       0.0                                0.00  
    0:03:42  102568.2      5.54    7491.4       0.0                                0.00  
    0:03:42  102575.1      5.54    7489.4       0.0                                0.00  
    0:03:42  102579.1      5.54    7488.8       0.0                                0.00  
    0:03:42  102581.7      5.54    7486.3       0.0                                0.00  
    0:03:42  102586.8      5.54    7485.3       0.0                                0.00  
    0:03:42  102589.3      5.54    7484.4       0.0                                0.00  
    0:03:42  102585.5      5.54    7483.4       0.0                                0.00  
    0:03:42  102588.0      5.54    7483.2       0.0                                0.00  
    0:03:43  102589.0      5.54    7483.0       0.0                                0.00  
    0:03:43  102589.0      5.54    7482.9       0.0                                0.00  
    0:03:43  102591.6      5.54    7482.6       0.0                                0.00  
    0:03:43  102592.1      5.54    7482.2       0.0                                0.00  
    0:03:43  102587.5      5.54    7480.7       0.0                                0.00  
    0:03:43  102590.3      5.54    7479.8       0.0                                0.00  
    0:03:43  102590.8      5.54    7479.5       0.0                                0.00  
    0:03:43  102592.3      5.54    7479.1       0.0                                0.00  
    0:03:44  102595.6      5.54    7478.6       0.0                                0.00  
    0:03:44  102598.2      5.54    7478.2       0.0                                0.00  
    0:03:44  102597.7      5.54    7478.2       0.0                                0.00  
    0:03:44  102597.2      5.54    7478.2       0.0                                0.00  
    0:03:44  102596.7      5.54    7478.2       0.0                                0.00  
    0:03:44  102593.6      5.54    7478.3       0.0                                0.00  
    0:03:44  102587.3      5.54    7477.8       0.0                                0.00  
    0:03:44  102589.8      5.54    7477.4       0.0                                0.00  
    0:03:44  102597.4      5.54    7476.2       0.0                                0.00  
    0:03:44  102596.2      5.54    7476.1       0.0                                0.00  
    0:03:45  102589.0      5.54    7475.5       0.0                                0.00  
    0:03:45  102588.0      5.54    7474.3       0.0                                0.00  
    0:03:45  102595.1      5.54    7472.8       0.0                                0.00  
    0:03:45  102596.7      5.54    7472.7       0.0                                0.00  
    0:03:45  102594.6      5.54    7472.7       0.0                                0.00  
    0:03:45  102597.2      5.54    7472.2       0.0                                0.00  
    0:03:45  102597.9      5.54    7471.5       0.0                                0.00  
    0:03:45  102599.2      5.54    7470.9       0.0                                0.00  
    0:03:45  102597.2      5.54    7470.6       0.0                                0.00  
    0:03:45  102598.4      5.54    7470.0       0.0                                0.00  
    0:03:46  102601.0      5.54    7469.7       0.0                                0.00  
    0:03:46  102602.3      5.54    7469.5       0.0                                0.00  
    0:03:46  102605.6      5.54    7467.8       0.0                                0.00  
    0:03:46  102611.1      5.54    7466.9       0.0                                0.00  
    0:03:46  102621.6      5.54    7466.8       0.0                                0.00  
    0:03:46  102622.3      5.54    7466.6       0.0                                0.00  
    0:03:46  102624.9      5.54    7466.3       0.0                                0.00  
    0:03:46  102631.0      5.54    7465.4       0.0                                0.00  
    0:03:46  102624.6      5.54    7465.1       0.0                                0.00  
    0:03:46  102617.2      5.54    7464.5       0.0                                0.00  
    0:03:47  102622.3      5.54    7463.6       0.0                                0.00  
    0:03:47  102624.9      5.54    7463.3       0.0                                0.00  
    0:03:47  102625.4      5.54    7462.8       0.0                                0.00  
    0:03:47  102618.8      5.54    7462.2       0.0                                0.00  
    0:03:47  102620.0      5.54    7461.7       0.0                                0.00  
    0:03:47  102630.7      5.54    7460.2       0.0                                0.00  
    0:03:47  102632.2      5.54    7459.2       0.0                                0.00  
    0:03:47  102640.4      5.54    7457.6       0.0                                0.00  
    0:03:47  102643.2      5.54    7457.0       0.0                                0.00  
    0:03:47  102647.2      5.54    7455.6       0.0                                0.00  
    0:03:47  102648.5      5.54    7455.5       0.0                                0.00  
    0:03:47  102651.0      5.54    7455.2       0.0                                0.00  
    0:03:48  102655.1      5.54    7454.5       0.0                                0.00  
    0:03:48  102658.9      5.54    7453.7       0.0                                0.00  
    0:03:48  102660.2      5.54    7453.5       0.0                                0.00  
    0:03:48  102662.2      5.54    7451.5       0.0                                0.00  
    0:03:48  102663.5      5.54    7451.2       0.0                                0.00  
    0:03:48  102670.4      5.54    7450.7       0.0                                0.00  
    0:03:48  102665.8      5.54    7449.9       0.0                                0.00  
    0:03:48  102667.8      5.54    7448.9       0.0                                0.00  
    0:03:48  102669.1      5.54    7448.6       0.0                                0.00  
    0:03:49  102668.8      5.54    7447.4       0.0                                0.00  
    0:03:49  102661.2      5.54    7447.1       0.0                                0.00  
    0:03:49  102654.9      5.54    7446.2       0.0                                0.00  
    0:03:49  102656.1      5.54    7446.0       0.0                                0.00  
    0:03:49  102657.7      5.54    7445.8       0.0                                0.00  
    0:03:49  102657.7      5.54    7445.7       0.0                                0.00  
    0:03:49  102652.3      5.54    7444.7       0.0                                0.00  
    0:03:49  102652.3      5.54    7444.5       0.0                                0.00  
    0:03:49  102652.1      5.54    7443.9       0.0                                0.00  
    0:03:50  102654.1      5.54    7443.8       0.0                                0.00  
    0:03:50  102656.4      5.54    7442.9       0.0                                0.00  
    0:03:50  102657.7      5.54    7442.3       0.0                                0.00  
    0:03:50  102655.4      5.54    7442.1       0.0                                0.00  
    0:03:50  102652.6      5.54    7442.1       0.0                                0.00  
    0:03:50  102655.6      5.54    7441.2       0.0                                0.00  
    0:03:50  102648.0      5.54    7440.9       0.0                                0.00  
    0:03:50  102648.0      5.54    7440.7       0.0                                0.00  
    0:03:50  102648.3      5.54    7440.2       0.0                                0.00  
    0:03:50  102648.3      5.54    7439.9       0.0                                0.00  
    0:03:50  102650.5      5.54    7439.5       0.0                                0.00  
    0:03:50  102650.5      5.54    7439.3       0.0                                0.00  
    0:03:51  102650.8      5.54    7438.9       0.0                                0.00  
    0:03:51  102652.1      5.54    7438.6       0.0                                0.00  
    0:03:51  102650.5      5.54    7438.7       0.0                                0.00  
    0:03:51  102648.8      5.54    7438.7       0.0                                0.00  
    0:03:51  102645.5      5.54    7437.9       0.0                                0.00  
    0:03:51  102648.0      5.54    7436.9       0.0                                0.00  
    0:03:51  102647.5      5.54    7436.7       0.0                                0.00  
    0:03:51  102649.5      5.54    7436.4       0.0                                0.00  
    0:03:51  102649.3      5.54    7436.3       0.0                                0.00  
    0:03:52  102649.3      5.54    7436.2       0.0                                0.00  
    0:03:52  102648.0      5.54    7436.0       0.0                                0.00  
    0:03:52  102681.0      5.53    7434.6       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:52  102700.4      5.53    7434.3       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:53  102700.4      5.53    7434.0       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_eyeriss_area.txt
report_power > array_eyeriss_power.txt
report_timing -delay min > array_eyeriss_min_delay.txt
report_timing -delay max > array_eyeriss_max_delay.txt
#### write out final netlist ######
write -format verilog array_eyeriss -output array_eyeriss.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.vg'.
1
exit
Memory usage for this session 344 Mbytes.
Memory usage for this session including child processes 344 Mbytes.
CPU usage for this session 235 seconds ( 0.07 hours ).
Elapsed time for this session 239 seconds ( 0.07 hours ).

Thank you...
