WARNNING: Your ate_flow_label '2022_12_01_04_56_02' of run env is different from compile env '2023_01_09_04_56_02'
############################################
Log file for command:
j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1673342886_37116 -jtag_bypass -test SYS -verilog -rtl -no_autosync_check -skip_ip_port_check all -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500
(INFO:ATE_105) j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1673342886_37116 -jtag_bypass -test SYS -verilog -rtl -no_autosync_check -skip_ip_port_check all -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500
############################################

(INFO:AFU_033) rename is used in namespace '::' - rename ::exit ::VerifReporting::_orig_exit.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::verif_exit ::exit.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::log_results_new ::VerifReporting::log_results.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::check_test_new ::VerifReporting::check_test.
Environment Variables
=====================
TN_MACH_TYPE    : x86_64
TCL_SHELL       : <NOT SET>
TCL_LIBRARY     : /home/nvtools/latest/nvtools/lib_rel7/tcl
CHIP_ROOT       : <NOT SET>
NVTOOLS_ROOT    : <NOT SET>
NVDEV           : /home/nvtools/latest
TN_NVDEV        : <NOT SET>
TN_NVDEV_LIB    : <NOT SET>
TN_NVDEV_LIB_SO : <NOT SET>
TN_LIBPATH      : <NOT SET>
TN_NVDEV_ATE_API: /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api

TCL Variables
=============
CHIP_ROOT       : 
NVTOOLS_ROOT    : /home/nvtools/latest
TNLIB_ROOT      : /home/nvtools/latest
TNLIB_SO_ROOT   : /home/nvtools/latest

Run Time Info
=====================
Hostname: rno2-sim-f15-030.nvidia.com
Start time: 2023_01_10_01h_28m_09s
Run dir: /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtagtest
(INFO:ATEFLOW_417) Environment variable 'TN_NVDEV_ATE_API': /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01_ate_api; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_417
(INFO:ATEFLOW_420) Environment variable 'TN_ATE_IP_AUTO_SYNC_TOT' is not set.; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_420
(INFO:ATEFLOW_432) Environment variable 'ATE_SCRIPTS_PATH': '/home/ate/ate_flow/releases/engr/2023/01/09_04_56_02'; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_432
Executed by command: "j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1673342886_37116 -vcs_log /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/verilog/../jtagtest/j2h.0110-01-28_nodump.vcs.log -jtag_bypass -test SYS -verilog -rtl -compile_log /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/verilog/atesim_64_rtl_revG1.0_RTL_66080863_20230103_compile.log -no_autosync_check -skip_ip_port_check all -debug -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500 -regress_session ATESIM_RTL_66080863_20230103 -regress_batch stand_alone_sim"

NVDEV: /home/nvtools/latest
INFO: reading test config file ..//jtag//test_config/test_config.yml
JET_subDate: 20230109
(INFO:AFU_033) rename is used in namespace '::' - rename set_tck_multiple _set_tck_multiple.
(INFO:AFU_033) rename is used in namespace '::' - rename set_tap_frequency _set_tap_frequency.
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for new_create_tb.tn not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for ate_flow.msg not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for ate_flow_utils.tn not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(INFO:ATE_105) NFS Write Speed is: 425
(INFO:ATE_105) NFS Read Speed is: 564
(WARN:ATE_157) IP_SPEC/IP_INFO cannot be found in project spec file.
*** Default packages:
  - clock_init_tasks 3.0
  - AteCustomUtils 1.0
  - ram_access 4.0
  - DomainsPMUtil 1.0
  - AteStilTemplate 1.0
  - jtagtest_tasks 1.1
*** Found following packages from test config:
   - jtag_tasks 1.1  added to package list
   - j2h 5.0  added to package list
   - jtagtest_tasks 2.0  replaces jtagtest_tasks 1.1
   - AteCustomUtils 1.0  replaces AteCustomUtils 1.0
   - AteChipctlUtils 1.0  added to package list
package require -exact clock_init_tasks 3.0
(INFO:AFU_033) rename is used in namespace '::struct::graph' - rename ::struct::graph_tcl ::struct::graph.
(INFO:AFU_033) rename is used in namespace '::struct::stack' - rename ::struct::stack_tcl ::struct::stack.
(INFO:ATEFLOW_410) package require -exact clock_init_tasks 3.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package clock_init_tasks 3.0 is loaded from <NVDEV>/nvtools/tnlib/clock_init_tasks_ampere.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteCustomUtils 1.0
(INFO:ATEFLOW_410) package require -exact AteCustomUtils 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteCustomUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteCustomUtils.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact ram_access 4.0
(INFO:ATEFLOW_410) package require -exact ram_access 4.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package ram_access 4.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/ram_access_socf.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact DomainsPMUtil 1.0
(INFO:ATEFLOW_410) package require -exact DomainsPMUtil 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package DomainsPMUtil 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/DomainsPMUtil_socf.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteStilTemplate 1.0
(INFO:ATEFLOW_410) package require -exact AteStilTemplate 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteStilTemplate 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteStilTemplate.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact jtagtest_tasks 2.0
(INFO:ATEFLOW_410) package require -exact jtagtest_tasks 2.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package jtagtest_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtagtest_tasks_prgm_2.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact jtag_tasks 1.1
(INFO:ATEFLOW_410) package require -exact jtag_tasks 1.1; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package jtag_tasks 1.1 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtag_tasks_prgm.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact j2h 5.0
(INFO:ATEFLOW_410) package require -exact j2h 5.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package j2h 5.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/j2h_test_prgm.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteChipctlUtils 1.0
(INFO:ATEFLOW_410) package require -exact AteChipctlUtils 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteChipctlUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteChipctlUtils.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411

Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
RPX: skip_init 2
====================================
=     Debug Blocks Information     =
====================================
1. AutoBroadcast Display PrgmConfig auto broadcast related info.
2. BsPatterns   Display all BSDL pattern objects debug info.
3. Cerberus     Display perperties used by Cerberus.
4. Core         Display jtag output method debug info.
5. CycleInfo    Display PrgmConfig waitRti/wait_cycles/wait_absolute/move_to_state cycle information.
6. DCLevel      Display dc level related info.
7. PatternGen   Display pattern generation debug info.
8. PrgmConfig   Display PrgmConfig debug info.
9. ScanDebug    Display scan debug related info.
10. TagInfo      Display PrgmConfig waitRti/wait_cycles/wait_absolute/move_to_state tag information.
11. VERSE        Display VERSE debug info.
12. DelayTDOStrobe Display delay TDO strobing debug info.
13. JtagHeader   Display header reading debug info.
INFO: clock_duty is 0.5
INFO: phaseId is 0
(WARN:ATEFLOW_303) Cannot find the default_IOCM_modes array in ../jtag///custom_IOCM_spec_rtl.tn. Please add the default_IOCM_modes if needed.; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_303
INFO: Apply IOCM mode '' in this test run.
(INFO:ATEFLOW_436) The set NVDEV has no known issues; Source: NVDEV; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_435
(INFO:ATE_105) Design ID:
CL: 66080863
date: 20230103
location:
- //hw/nvmobile_nverot/... //sr01_hw_mainline_cl66080863/hw/nvmobile_nverot/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_mainline_cl66080863/hw/nvmobile_nverot/...
INFO: Use unix socket for tn_shell/vcs connection


INFO: start of argument conflict check
INFO: pass argument conflict check

Test APIs definitions are found in /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01_ate_api/nvtools/tnlib/ATE
(WARN:ATE_104) TN_NVDEV_ATE_API is recommended to be defined in one of the nvtools or test API nvtools releases for simulation logging and STIL generation
 /home/nvtools/engr or /home/nvtools/release, etc.
INFO: package not specified in command line, default package "package_mid" is used
(WARN:MSG_007) Disabling regular expression [.*] for message default::PKB_014 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_282 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::MSG_006 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_159 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_161 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_163 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_176 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_178 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_197 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_140 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_171 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_074 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_014 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_166 disables all messages of this type. Convert it to a msg_set_suppression call instead.
INFO: reading package "package_mid" XML file chip_mid_pkg_rtl.xml ...
(INFO:PKB_003) Reading package : ./../jtag/chip_mid_pkg_rtl.xml
(INFO:PKB_005) Reading die : ./../jtag/chip_die_rtl.xml
(INFO:PKB_005) Entering partition : EROT_AON : ./../jtag/EROT_AON_rtl.xml : LL X 272790 Y 2.66688e+06 UR X 272790 Y 2.66688e+06
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/analog/nvidia/syn.A01/nvidia_analog_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/rams/fuse/syn.A01/fuse_rams_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_005) Entering partition : GPIOA : ./../jtag/GPIOA_rtl.xml : LL X 0 Y 0 UR X 0 Y 0
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/pads/nvidia/syn.A01/nvidia_pads_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_005) Entering partition : GPIOB : ./../jtag/GPIOB_rtl.xml : LL X 272790 Y 184320 UR X 272790 Y 184320
(INFO:PKB_005) Reading scan signals file ./../jtag/chip_scan_sigs_rtl.xml
(INFO:PKB_008) Creating substrate netlist for package "sr01"

::pkgtool::load_test_info_yml - Loading test info from ../jtag/chip_test_info_rtl.yml...
::pkgtool::load_test_info_yml - Listing all scantypes found in test_info_yml 
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_0, pin: VQPS, ScanTypes: FUSE_SRC
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_1, pin: VQPS, ScanTypes: FUSE_SRC
cell: syspll, pin: PLLAGND, ScanTypes: -
cell: syspll, pin: PLLAVDD1V8, ScanTypes: -
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_2, pin: VQPS, ScanTypes: FUSE_SRC
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_3, pin: VQPS, ScanTypes: FUSE_SRC
cell: ap1_boot_ctrl_0_n_gp12_pad, pin: IO, ScanTypes: -
cell: ap1_boot_ctrl_1_n_gp13_pad, pin: IO, ScanTypes: -
cell: erot_req_ap1_n_gp14_pad, pin: IO, ScanTypes: -
cell: erot_gnt_ap1_n_gp15_pad, pin: IO, ScanTypes: -
cell: ap1_fw_intr_n_gp16_pad, pin: IO, ScanTypes: -
cell: ap1_mux_ctrl_n_gp17_pad, pin: IO, ScanTypes: -
cell: ap1_pgood_gp18_pad, pin: IO, ScanTypes: -
cell: ap1_reset_n_gp19_pad, pin: IO, ScanTypes: -
cell: ap1_reset_ind_n_gp20_pad, pin: IO, ScanTypes: -
cell: ap1_reset_mon_n_gp21_pad, pin: IO, ScanTypes: -
cell: ap1_qspi_clk_pad, pin: IO, ScanTypes: SCAN_REFCLK=ssn_bus_clk
cell: ap1_qspi_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_erot_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_i3c_scl_pad, pin: IO, ScanTypes: -
cell: ap1_i3c_sda_pad, pin: IO, ScanTypes: -
cell: erot_error_n_pad, pin: IO, ScanTypes: -
cell: erot_led_gp23_pad, pin: IO, ScanTypes: -
cell: ap1_spi_pwr_kill_gp22_pad, pin: IO, ScanTypes: -
cell: uart_rx_pad, pin: IO, ScanTypes: -
cell: uart_tx_pad, pin: IO, ScanTypes: -
cell: erot_oob_dspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_intr_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_recovery_n_pad, pin: IO, ScanTypes: -
cell: erot_oob_i3c_scl_pad, pin: IO, ScanTypes: -
cell: erot_oob_i3c_sda_pad, pin: IO, ScanTypes: -
cell: misc_i2c_scl_gp24_pad, pin: IO, ScanTypes: -
cell: misc_i2c_sda_gp25_pad, pin: IO, ScanTypes: -
cell: erot_vdd_good_pad, pin: IO, ScanTypes: -
cell: obs0_gp26_pad, pin: IO, ScanTypes: -
cell: obs1_gp27_pad, pin: IO, ScanTypes: -
cell: jtag_tdo_pad, pin: IO, ScanTypes: NOTEST
cell: ap0_boot_ctrl_0_n_gp01_pad, pin: IO, ScanTypes: -
cell: ap0_boot_ctrl_1_n_gp02_pad, pin: IO, ScanTypes: -
cell: erot_req_ap0_n_gp03_pad, pin: IO, ScanTypes: -
cell: erot_gnt_ap0_n_gp04_pad, pin: IO, ScanTypes: -
cell: ap0_fw_intr_n_gp05_pad, pin: IO, ScanTypes: -
cell: ap0_mux_ctrl_n_gp06_pad, pin: IO, ScanTypes: -
cell: ap0_pgood_gp07_pad, pin: IO, ScanTypes: -
cell: ap0_reset_n_gp08_pad, pin: IO, ScanTypes: -
cell: ap0_reset_ind_n_gp09_pad, pin: IO, ScanTypes: -
cell: ap0_reset_mon_n_gp10_pad, pin: IO, ScanTypes: -
cell: ap0_qspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_erot_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_i3c_scl_pad, pin: IO, ScanTypes: -
cell: ap0_i3c_sda_pad, pin: IO, ScanTypes: -
cell: erot_reset_n_pad, pin: IO, ScanTypes: RESET#
cell: jtag_tck_pad, pin: IO, ScanTypes: NOTEST
cell: jtag_trst__pad, pin: IO, ScanTypes: RESET#
cell: jtag_tms_pad, pin: IO, ScanTypes: NOTEST
cell: jtag_tdi_pad, pin: IO, ScanTypes: NOTEST
cell: nvjtag_sel_pad, pin: IO, ScanTypes: JTAG_EN
cell: ap0_spi_pwr_kill_gp11_pad, pin: IO, ScanTypes: -
cell: mitigation0_pad, pin: IO, ScanTypes: -
cell: boot_qspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: therm_pad, pin: DMINUS, ScanTypes: -
cell: therm_pad, pin: DPLUS, ScanTypes: -
cell: fuse_en_pad, pin: IO, ScanTypes: -
cell: mram_wp_n_pad, pin: IO, ScanTypes: -
cell: tsense_vref_dbg_pad, pin: IO_TS_VREF, ScanTypes: -
cell: xtal_clk_dft_pad, pin: IO, ScanTypes: REFCLK
::pkgtool::load_test_info_yml - Finished listing all scantypes 
Running with package "mid" defined in jtag/sr01_pkginfo_rtl.tn ...
(INFO:ATE_105) procedure 'ate_load_package' execute time is: 1 secs
(INFO:ATE_105) procedure 'ate_load_nvrail' execute time is: 1 secs
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_sr01.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_SYS0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_testmaster_SRA_SYS0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_SYS0_clstr.yaml
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/CLUSTER_SIB.jrd
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_TOP0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_TOP0_clstr.yaml
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/CLUSTER_SIB.jrd
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/testmaster_SRA_SYS0/TEST_MASTER_IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/instruction_map.yaml .
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/SRA_SYS0_instruction_map.yaml .
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/SRA_TOP0_instruction_map.yaml .
INFO: set property 'apply_jtag_reg_reset_value' to 1
(INFO:ATE_105) procedure 'ate_load_jtagConfig' execute time is: 1 secs
Start to validate the arguments in VerifReporting...
DFTTRACKER Server is online
Querying verifPlan from DFTTRACKER Server...
Found sr01 a01 verifPlan.
INFO: stand alone simulation with session ATESIM_RTL_66080863_20230103 and btach stand_alone_sim created
(INFO:VEC_699A) Connected to unix socket("tn_msg_set_suppression VEC_699B NO_SUPPRESS" to show server/port name)
INFO: jtag_freq is set to 500 Mhz
Tue Jan 10 01:29:13 2023 : VmSize 686 mB VmRSS 255 mB CPU 0h00m02s Elapsed 0h01m06s
INFO: JET connection happened at: ****************************************************************

INFO: loading prgmConfig
(INFO:ATEFLOW_322) The current jtag architecture is I1687; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_322
INFO: add_WSC_cycle high level programming property is force_enable
INFO: loading prgmConfig with standard dft modes programming file ./../jtag/dft_modes_prgm_rtl/sr01_dft_modes_programming_standard_rtl.yaml
INFO: loading prgmConfig with user defined dft modes programming file ./../jtag/dft_modes_prgm_rtl/sr01_dft_modes_programming_custom_rtl.yaml
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:ATE_105) procedure 'ate_load_prgmConfig' execute time is: 1 secs
WARNING: No IP_SPEC from project spec file is found. ::ATE::AteFlowUtils::get_ip_insts will dump for all controllers.
ip_insts = u_sra_sys0 u_sra_top0 {u_sra_top0 SRA_TOP0_1500_wrapper} {u_sra_sys0 testmaster} {u_sra_sys0 SRA_SYS0_1500_wrapper} {u_sra_sys0 testmaster testmaster_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp0_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper CLUSTER_SIB} {u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpioa_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp1_cli_inst} {u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpiob_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc0_cli_inst} {u_sra_top0 SRA_TOP0_1500_wrapper CLUSTER_SIB} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc1_cli_inst}
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.testmaster
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0fsp0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0.srapad0gpioa
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0fsp1
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0.srapad0gpiob
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0misc0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0misc1
INFO: processing local ATE minitmc config file: ../jtag/ATE_minitmc_config_rtl.yml
(INFO:ATE_105) procedure 'ate_load_padConfig' execute time is: 1 secs
*** Now update testConfig with user inputs
  Copying CLOCK_CONFIG to CURRENT_TEST map
  Copying INIT_SEQUENCES to CURRENT_TEST map
  Copying PACKAGES to CURRENT_TEST map
*** Check for extra overrides in test config file...

Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
RPX: skip_init 2
debug_level=NORMAL
(INFO:ACV_100) [ACV general] ACV context: design_type='rtl'
(INFO:ACV_100) [ACV general] ACV context: clock_mode='jtag_bypass'
(INFO:ACV_100) [ACV general] ACV context: sub_clock_modes=''
(INFO:ACV_100) [ACV general] Reading in spec data for ip_type '__TOP__' from './../jtag/sr01_spec_rtl.yml'
(INFO:ACV_100) [ACV general] pkginfo_file='./../jtag/sr01_pkginfo_rtl.tn'
(INFO:ACV_110) [ACV always-on] init_clock_programming_config_r initializing acvConfig for design top "__TOP__"
(INFO:ACV_100) [ACV general] clock_programming_config file is './../jtag/clock_programming_config_rtl.yml'
(INFO:ACV_100) [ACV general] clock_inst_config file is './../jtag/clock_inst_config_rtl.yml'
(INFO:ACV_100) [ACV general] clock_module_config file is './../jtag/clock_module_config_rtl.yml'
(INFO:ACV_100) [ACV general] Expected ACV files './../jtag/clock_programming_config_rtl.yml, ./../jtag/clock_inst_config_rtl.yml, ./../jtag/clock_module_config_rtl.yml' exist.
(INFO:ACV_100) [ACV general] Loading from ./../jtag/clock_programming_config_rtl.yml
(WARN:ACV_101) [ACV general] ./../jtag/clock_programming_config_rtl.yml does not contain a map under clock_programming_config/jtag_bypass
(INFO:ACV_180) [ACV cross-scope] Disabled ACV cross scope
(INFO:ACV_100) [ACV general] Loading ACV inst info from ./../jtag/clock_inst_config_rtl.yml (scope=__TOP__)
(INFO:ACV_100) [ACV general] Loading ACV module info from from ./../jtag/clock_module_config_rtl.yml (scope=__TOP__)
(INFO:ACV_110) [ACV always-on] Calling config_apply_sub_clock_mode
(WARN:ACV_101) [ACV general] -pll_mode_override is currently not supported by your test_config.yml file
(INFO:ACV_100) [ACV general] 
(INFO:ACV_100) [ACV general] ================================================================================
(INFO:ACV_100) [ACV general] Processing ACV inst='1'b0', domain='1'b0', module='_SOURCE_', type='source'
(INFO:ACV_110) [ACV always-on] Processing ACV instance '1'b0'
(INFO:ACV_110) [ACV always-on] Successfully processed ACV instance '1'b0' (domain=1'b0, module=_SOURCE_).
(INFO:ACV_100) [ACV general] 
(INFO:ACV_100) [ACV general] ================================================================================
(INFO:ACV_100) [ACV general] Processing ACV inst='1'b1', domain='1'b1', module='_SOURCE_', type='source'
(INFO:ACV_110) [ACV always-on] Processing ACV instance '1'b1'
(INFO:ACV_110) [ACV always-on] Successfully processed ACV instance '1'b1' (domain=1'b1, module=_SOURCE_).
(INFO:ACV_100) [ACV general] 
(INFO:ACV_100) [ACV general] ================================================================================
(INFO:ACV_100) [ACV general] Processing ACV inst='clks_dummy_domain', domain='clks_dummy_domain', module='_SOURCE_', type='source'
(INFO:ACV_110) [ACV always-on] Processing ACV instance 'clks_dummy_domain'
(INFO:ACV_110) [ACV always-on] Successfully processed ACV instance 'clks_dummy_domain' (domain=clks_dummy_domain, module=_SOURCE_).
INFO: ACV run time stat (process_inst total): 00h:00m:00s:08ms
(INFO:ACV_210) [PASS acv_init] ACV domain='1'b0' (inst='1'b0', type='source') passed ACV init.
(INFO:ACV_210) [PASS acv_init] ACV domain='1'b1' (inst='1'b1', type='source') passed ACV init.
(INFO:ACV_210) [PASS acv_init] ACV domain='clks_dummy_domain' (inst='clks_dummy_domain', type='source') passed ACV init.

(INFO:ACV_190) [ACV acv_init] Printing finalized clock programming config report (summary table) for design "__TOP__"
Domain             Module    Type    clock_in_source  clock_in_freq  divisor  target_clock_out_freq  clock_out_freq  clock_out_tolerance  clock_out_error
-----------------  --------  ------  ---------------  -------------  -------  ---------------------  --------------  -------------------  ---------------
1'b0               _SOURCE_  source                                           0.0                    0.0             0.0 (NA %)           0.0 (NA %)     
1'b1               _SOURCE_  source                                           0.0                    0.0             0.0 (NA %)           0.0 (NA %)     
clks_dummy_domain  _SOURCE_  source                                           100.0                  100.0           10.0 (10.0 %)        0.0 (0.0 %)    

(INFO:ACV_190) [ACV acv_init] Printing simplified clock programming report (summary tables) for design "__TOP__"

INFO: ACV run time stat (process_acv): 00h:00m:00s:27ms
INFO: ACV run time stat (process_acv_recursive): 00h:00m:00s:27ms

(INFO:ACV_120) [ACV report] ===== BEGIN ACV data dump for design scope='__TOP__', inst=clks_dummy_domain, domain=clks_dummy_domain =====
clock_domain: clks_dummy_domain
clock_inst: clks_dummy_domain
index: 3
is_active: 0
is_endpoint: 1
is_essential: 1
is_processed: 1
is_startpoint: 1
module: _SOURCE_
parameters:
  clock_out_freq: 100
  clock_out_tolerance: 10
  source_freq: 100
  target_clock_out_freq: 100
type: source
(INFO:ACV_120) [ACV report] ===== END ACV data dump for design scope='__TOP__', inst=clks_dummy_domain, domain=clks_dummy_domain =======
INFO: ACV run time stat (init_clock_programming): 00h:00m:00s:39ms
(INFO:ACV_110) [ACV always-on] init_clock_programming_config_r successfully initialized acvConfig for design module "__TOP__"

*** Done updating testConfig object
INFO: $testConfig object content:
ATE_FLOW_CONTROL:
  ATE_PADCTL_YML: ../jtag/ATE_padctl_rtl.yml
CLOCK_MODES:
  TBD: []
  bypass:
  - BYPASS_MODE_SERDESCLOCK
  - BYPASS_MODE_TESTCLOCK
  - p0
  - serdes
  - mbist
  - ram_access_req
  - STA_BYPASS_MODE_SERDESCLOCK
  - STA_INTEST_SSNCLOCK
  jtag_bypass:
  - jtag_mode
  none:
  - BYPASS_MODE_SERDESCLOCK
  - BYPASS_MODE_TESTCLOCK
  - none
  - GDDR5_5G
  - GDDR5_4G
  - SDDR4_1p4G
  - SDDR4_1p6G
  pll:
  - FTM_BYPASS_MODE_SERDESCLOCK
  - FTM_BYPASS_MODE_TESTCLOCK
  - FTM_BYPASS_MODE_TESTCLOCK_1X
  - FTM_BYPASS_MODE_TESTCLOCK_2X
  - TAM_EXTEST_FTM_SERDES
  - nafll_Ftm
  - ISM_CPM
  - p0
  - ist
  - BYPASS_MODE_ISTCLOCK
  - pll_htol
  - vco_spec_maxp
  - vco_spec_minm
  - p8
  - p5
  - HBM2E
  - hbm100
  - hbm1600
  - hbm400
  - GDDR6_3p5G
  - GDDR5_4G
  - GDDR5_4p5G
  - GDDR6_5G
  - GDDR6_5p25G
  - GDDR6_1G
  - GDDR6_p5G
  - GDDR6_5p5G
  - GDDR6_6G
  - GDDR6_6p5G
  - GDDR6_7G
  - GDDR6_8G
  - GDDR6_9G
  - SDDR4_p75G
  - SDDR4_p81G
  - GDDR6_2G
  - GDDR6_p75G
  - GDDR6_p405G
  - GDDR6_2G
  - GDDR6_2p25G
  - FB_HTOL_60M
  - FB_HTOL_40M
  - FB_HTOL_p2G
  - cml
  - eng_1
  - eng_2
  - pexGen2
  - fbClk1333
  - pexGen3
  - pexGen4
  - pexGen5
  - fbClk1066
  - pexGen1
  - jtag_goodn
  - dfd
  - scandebug
  - isd_mode
  - ftm_clip
  - stop_on_evnt
  - check_clock_stop
  - force_pmm_event
  - cg_enable
  - skip_padcal
  - pcie_scan_debug
  - ack_check
  - tmds_225
  - tmds_162
  - tmds_342
  - lvds_135
  - lvds_162
  - dclk_297
  - dclk_162
  - dclk_270
  - dclk_diff_297
  - dclk_diff_162
  - dclk_diff_270
  - pclk_297
  - pclk_342
  - pclk_diff_297
  - pclk_diff_342
  - dclk_diff_297_lvds_135
  - sequential
  - mbist
  - slow
  - nvlink_iobist
  - nvlink_50g
  - nvlink_28p125g
  - nvlink_25p78125g
  - nvlink_25g
  - nvlink_32g
  - nvlink_40g
  - nvlink_pam4_53g
  - nvlink_pam4_100g
  - nvlink_8g
  - nvlink_16g
  - c2c_40g
  - P0
  - ram_access_req
  - ist_clk
  - sppll_100
  - vpll_170
  - vpll_85
  - vpll_125
  - vpll_250
  - vpll_340
  - vpll_300
  - sppll_100
  - setup_tags
  - setup_lfa
  - custom_setup_reset
  - custom_setup_clock
  - custom_setup_chipctl
  - setup_top_constraints
CURRENT_TEST:
  CLOCK_CONFIG:
    jtag_bypass: []
    pll:
    - p0
  CURRENT_SUBTEST:
    TESTAPI_PROPS:
      dc_level_ctrl:
        flag_strict_jtag_setting: 0
        sel_dc_level_mode: flow_control
      execution_ctrl:
        ATE_padctl_init_behavior: flow_control
        chiplet_flow_certified: 0
        default_tck_multiple: 1
        description: Please add description through test API property
        dft_mode: ''
        global_eot_behavior: flow_control
        global_init_behavior: skip_init
        htol_pad_init_mode: htol
        ieee_1149_compliance: none
        ip_flow_certified: 0
        nv_jtag_mode_certified: 0
        pattern_auditor: 0
        preamble_behavior: flow_control
        primary_93kPort: ''
        subtest_eot_behavior: flow_control
        subtest_init_behavior: flow_control
        test_eot_behavior: flow_control
        test_features: secSHA2 noUphyPD J2H
        test_init_behavior: flow_control
        test_type: ''
        tier: 2
      test_mode_ctrl:
        sel_test_mode: mode_UNSET
      timing_ctrl:
        sel_timing_block: ''
    TESTSCRIPT_DEFINED_ARGS:
      ATE_config: ''
      IOCM: ''
      LB_config: ''
      LwATE_tot: ''
      ate_shell_debug: ''
      ate_shell_mode: ''
      check_FTC_config: ''
      check_vector_length: ''
      chiplet: 0
      chiplet_name: ''
      clock_duty: 0.5
      common_mode: ''
      compile_log: ''
      create_custom_port_pattern: ''
      custom_ioctl_mode: ''
      cycle_estimate: ''
      daemon_options: ''
      debug_level: ''
      debug_tag_config: ''
      default_tck_multiple: 01
      dft_mode: ''
      dfttracker_config: ''
      direct_force_mode: USER_CONTROL
      disable_vec_runlog: 0
      dry_run_mode: 0
      dump_FTC_config: ''
      dump_ate_pad_config: 0
      dump_evcd: 0
      dump_fsdb: 1
      dump_hier_reg_fstate: ''
      dump_reg_fstate: ''
      dump_shift_dr_mask: 0
      dump_stil_setup: 0
      dump_stil_setup_filename: ''
      dump_used_test_config: 0
      dump_verse_sequence: ''
      dvs: 0
      enable_custom_tb: 0
      enable_fail_log_gen: 0
      end_label: ''
      err_limit: 10000
      fail_log_config: ''
      fault_sim: 0
      flat: 0
      gen_clock_monitor_report: ''
      gen_debug_pattern: 0
      gen_parallel_load_vec: 0
      init_only: 0
      invoke_ATE: ''
      io_intf: ''
      ip_port_check_severity: ERROR
      jtag_bypass: 1
      jtag_freq: 500
      list_clocks: 0
      loose_func_level: 1
      max_tag_length: 5000
      min_repeat_cnt: ''
      noAtePinMap: 1
      no_auto_dry: 1
      no_autosync_check: 1
      no_compact_stil: 0
      no_dclevel: 0
      no_dotting: 0
      no_init: 0
      nvjtag: 0
      pack_log_name: ''
      parallel_load: user_control
      phaseId: 0
      pkg: ''
      pli_timeout: 86400
      pll: 0
      prog_pwrdwn_htol: 0
      recordFailedTags: ''
      recordSocket: ''
      remove_vec_tag: 0
      report_cycle_estimate: 0
      rtl: 1
      run_shmoo: ''
      save_and_continue: 0
      save_and_stop: 0
      save_sim_image: ''
      save_vcs: ''
      shell: ''
      single_controller_per_shift: 0
      skip_ATE_padctl_init: 1
      skip_USS: 0
      skip_acv_calculation: 0
      skip_ate_tree_label_check: 1
      skip_ateshell_pin_check: 0
      skip_branch_release_check: 0
      skip_clk_monitor_checker: 0
      skip_ip_clock_check: all
      skip_ip_port_check: all
      spec_info: ''
      spec_name: ''
      spf_always_display_signals: ''
      spf_enable_loop: 0
      spf_macro_name: test_setup
      spf_mask_signals: ''
      spf_output_compares: 0
      split_uhcdps: 1
      start_label: ''
      stil_trial: 0
      stub_mode: ''
      sub_clock_mode: ''
      sub_mode: ''
      test: SYS
      test_type: ''
      timing_constraints: ''
      tn_port: /tmp/atesim_rupingx_1673342886_37116
      use_custom_clock_def: ''
      use_local_family_atelib: 0
      use_local_std_atelib: 0
      use_tester_timing: 0
      v93k: 0
      vcs_log: ''
      vec: 0
      vec_file: ''
      vec_type: Agilent
      verbose: 0
      verilog: 1
      x_factor: 1
      x_mode_padding_cycle: ''
    name: SYS
    occ_mode: 0
    sub_modes: ''
  INIT_SEQUENCES:
    DEFAULT:
    - main_init
    - ::ATE::AteFlowUtils::verse_exec
  PACKAGES:
  - jtag_tasks 1.1
  - j2h 5.0
  - jtagtest_tasks 2.0
  - AteCustomUtils 1.0
  - AteChipctlUtils 1.0
  clock_mode: jtag_bypass
  design_scope: FULLCHIP
  design_type: rtl
  die_obj: (Die*)0x24eb850
  dry_run_mode: 0
  fuse_name: ''
  name: jtagtest.j2h
  nv_jtag_mode: 0
  package_obj: (Package*)0x24df9d0
  purpose: verilog
  relative_path:
    ate2jtag: jtag/
    jtag2ate: ../
    test2jtag: ../jtag/
  resume_mode: 0
  save_vcs: 0
  save_vcs_file: ''
  selected_ate_config: ''
  selected_package: package_mid
  vec_type: Agilent
  vector_file: j2h_SYS_rtl_jtag_bypass
CUSTOM_IOCTL_MODE:
  ATE_FUNC:
    DC_LEVEL:
    - Pex_pad: ATE_FUNC
    - Nvhs0_pad: ATE_FUNC
    PAD_PROGRAM:
    - Pex_pad: ATE_PWRDWN
    - Nvhs0_pad: ATE_PWRDWN
  FB_HTOL:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_HTOL
    - Fb*cmd*pad: ATE_HTOL
    - fb_cal*pad: ATE_HTOL
    - Fb*_cdbctrl_pad: ATE_HTOL
  FB_VM1P2:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
  FB_VM1P5:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
  FB_VM1P35:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
DEFAULT_IOCTL_MODES:
  DEFAULT:
    ATE_BOUNDARY:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
    ATE_FUNC:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
    ATE_HTOL:
    - hbm*_pad: OPHBM2E
    ATE_PWRDWN:
    - hbm*_pad: OPHBM2E
    ATE_TM:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
EOT_SEQUENCES:
  TBD: []
  bypass: ''
  jtag_bypass: ''
  none: ''
  pll: ''
INIT_SEQUENCES:
  TBD: []
  bypass:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - setup_lfa
  - main_init
  jtag_bypass:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - main_init
  - setup_lfa
  none: ''
  pll:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - setup_lfa
  - main_init
MISS_UPM_PADS:
- BDGPIOLTL_AFCT6M21L_VD121812NC
- SBD_TXRX_AMBR90M21L
- GPHY_TX_CMBR90M21L180P70B
- BDGPIOLTLOD_AFCT6M21L_VD121812NC
- GPHY_RX_CMBR90M21L180P70B
- HBM_U6_IOX128_A
- HBM_U6_TEST_A
- UPHYDS_PLL1DS6_H5MBM21L180P70B
- SCB_C2C_U1_AR90
- HBM_U6_IOX64_A
- PLL40G_HBM_APESD_A1M21LT6
- UPHYDS_PLL1DS12_JMBR90M21L180P70B
- PLL32G_C2C_APESD_A1R90M21LT6
- BIRSTHD_AFCT6M21L_VD121812
- NBSDMEM_TRIM_IFCR90T6M21L
- BIRST_AFCT6M21L_VD121812
- OSCI27_CFCT6M21L_VD121212
- UPHYDS_PLL1DS24_JMBR90M21L180P70B
PATH_REPL_TABLE:
- /home/nvtools/engr/2023/01/09_04_06_03
- <NVDEV>
- /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01_ate_api
- <TN_NVDEV_ATE_API>
SIM_ENV:
  VCS:
    DENALI: /home/tools/cadence/vipcat_3psi_11.30-s044-24-10-2016/tools.lnx86/denali_64bit
    GCC_PATH: /home/utils/gcc-9.3.0-binutils-2.33.1
    IES_HOME: /home/tools/cadence/INCISIV12.20.009
    KDB: 1
    ROCKETSIM_HOME: /home/tools/rocketick/rocketsim-1.2.6.026.n.017
    VCS_HOME: /home/tools/vcs/2022.06-SP1
    VERDI_HOME: /home/tools/debussy/verdi3_2022.06-SP1
SPEC_ARG:
  ml_strap:
    DBVALUE: 56'h4c0002
    PORTLIST:
    - a
    - b
    - c
    - d
    - e
    - f
    - g
    - h
    STRAPDBPORT:
    - Gpio[12]
    - Gpio[1]
    - Gpio[0]
    STRAPPIN:
    - strap[3]
    - strap[2]
    - rom_sclk
    - strap[1]
    - Rom_so
    - strap[0]
    - strap[4]
    - Rom_si
  tmds:
    ref_sor0: DP_LVDS_DUAL_2PLL_BFC170P89B
    ref_sor1: DP_SINGLE_D3FCR90170P89B
    ref_sor2: DP_SINGLE_D3FCR90170P89B
    ref_sor3: DP_DUAL_2PLL_BFC200P116B
USER_CUSTOM_ARGS:
  1500_reset: 0
  ATERM: ''
  ATERM.arg: specify the different termination value for different usb iobist patterns
  ATPG_FTM_CM0: 0
  ATPG_FTM_CM1: 0
  ATPG_FTM_CM2: 0
  BKV: 0
  BShValue: ''
  BShValue.arg: Barrelshift value for fbiobist tests in strobe mode
  DUT_sense: ''
  DUT_sense.arg: if set "DUT_sense  1", will program DUT sense programming
  EMU_mode: ''
  EMU_mode.arg: To change programming of mbist for emulation setup
  FCV_sim_only_ftm: ''
  FCV_sim_only_ftm.arg: 1 dummy programming for FCV sim only
  FCV_sim_only_mbist: ''
  FCV_sim_only_mbist.arg: 1 dummy programming for FCV mbist sim only
  FCV_sim_only_sa: ''
  FCV_sim_only_sa.arg: 1 dummy programming for FCV sim only
  HS_CUR_LVL: ''
  HS_CUR_LVL.arg: specify the different current value for different usb iobist patterns
  Jtag2AxiEn: 0
  ObsBusDebug: 0
  RPD_CFG: ''
  RPD_CFG.arg: specify the different RPD_CFG for usb2 tests.
  RPD_CTRL: ''
  RPD_CTRL.arg: specify the different pull down value for different usb iobist patterns
  RPU_CFG: ''
  RPU_CFG.arg: specify the different RPU_CFG for usb2 tests
  SQUELCH: ''
  SQUELCH.arg: specify the SQUELCH for usb2 pads
  SerdesSelfTest_Init: 0
  TESTMUXA: ''
  TESTMUXA.arg: Argument to select output voltage(pllA) on the VCM pin of the dp_dual pad
  TESTMUXB: ''
  TESTMUXB.arg: Argument to select output voltage(pllB) on the VCM pin of the dp_dual pad
  VDD_internal: ''
  VDD_internal.arg: For POD verification purporse
  VT_sim_runtime_opt_only: 0
  ac_char_split: ''
  ac_char_split.arg: fb ac char support
  adc_coarse_gain: ''
  adc_coarse_gain.arg: used to specify coarse gain value of NAFLL ADC.
  adc_coarse_offset: ''
  adc_coarse_offset.arg: used to specify coarse offset value of NAFLL ADC.
  adc_coarse_vcm: ''
  adc_coarse_vcm.arg: used to specify coarse vcm value of ISENSE ADC.
  adc_cvdd_sense: ''
  adc_cvdd_sense.arg: used to specify cvdd_sense value of NAFLL/ISENSE ADCs.
  adc_dout: ''
  adc_dout.arg: used to specify dout data of NAFLL ADC.
  adc_gain: ''
  adc_gain.arg: used to specify gain value of NAFLL ADC.
  adc_gain_error: ''
  adc_gain_error.arg: used to specify gain error value of NAFLL/ISENSE ADCs.
  adc_lsb_sel: ''
  adc_lsb_sel.arg: used to specify lsb_sel value of NAFLL ADC.
  adc_nvdd: ''
  adc_nvdd.arg: used to specify input voltage of NAFLL ADC.
  adc_offset: ''
  adc_offset.arg: used to specify offset value of NAFLL ADC.
  adc_vcm: ''
  adc_vcm.arg: used to specify vcm value of ISENSE ADC
  adc_vcm_cal: ''
  adc_vcm_cal.arg: used to specify vcm_cal value of ISENSE ADC.
  adc_vcm_error: ''
  adc_vcm_error.arg: used to specify vcm error value of ISENSE ADC.
  adc_vinm_pi: ''
  adc_vinm_pi.arg: used to specify VINM value of ISENSE ADC.
  adc_vinp_int_error: ''
  adc_vinp_int_error.arg: used to specify vinp_int value of ISENSE ADC.
  adc_vinp_pi: ''
  adc_vinp_pi.arg: used to specify VINP value of ISENSE ADC.
  adc_vref_int: ''
  adc_vref_int.arg: used to specify vref_int value of NAFLL_ADC/ISENSE ADCs.
  add_init_fbio_pwr_on: 0
  ai_dbgRun: ''
  ai_dbgRun.arg: apply debug run of analog and ism tests. Waive some critical errors for temporary.
  ai_regexp: ''
  ai_regexp.arg: regular expression used to control which components should be targeted easily for ANALOG/ISM tests.
  align_cmd: ''
  align_cmd.arg: used in fbiobist
  align_data: ''
  align_data.arg: used in fbiobist
  all_clk: 0
  all_fbp_rpg_enable: 0
  all_fll: 0
  all_gpc_rpg_enable: 0
  all_pll: 0
  all_scan_debug_chain: 0
  all_top_fs: ''
  all_top_fs.arg: 1 to program all top_fs bits to 1 (fs clamps and redundant ports). 0 to not program any TOP_FS bits. 2 to program only FS clamp bits to 1
  all_tpc_rpg_enable: 0
  assertion_off: 0
  bist_tag_debug: 0
  bypass_cdc_macro: 0
  bypass_display_plls: 0
  cap_stagger: 0
  capture_buf_1: 0
  capture_count: ''
  capture_count.arg: capture counter value in internal se mode
  cdc_prgm: 0
  cell_type: ''
  cell_type.arg: ISM_MINI ROSC_COMP VNSENSE TSOSC ROSC_BIN_METAL ROSC_BIN ALL BIN_COMP_BIN_METAL
  change_periodic_eq_time_to_100us: 0
  channel: ''
  channel.arg: channel for fb hbm iobist tests
  channel_list: ''
  channel_list.arg: channel selection for fbiobist tests
  check_procedure: ''
  check_procedure.arg: this argument is used to check procedure when "check_procedure==1"
  chipletId_iobist: ''
  chipletId_iobist.arg: This is the cluster id which needs to be provided for which chiplet you want to run the test
  chiplet_id_bit: ''
  chiplet_id_bit.arg: chiplet id bit need to set 1
  chiplet_inst: ''
  chiplet_inst.arg: with this option , ruuse will call ip proc by chiplet_inst
  chiplet_string: ''
  chiplet_string.arg: chiplet names
  clk_force: 0
  clk_mux_verif: 0
  clk_pbuf: ''
  clk_pbuf.arg: override pattern for rdqs lanes
  clock_bypass_tests_use_fixed_freq: 0
  clock_div: ''
  clock_div.arg: clock division parameter for iobist/iochar clock type tests
  comp_char: ''
  comp_char.arg: comp pad calibration for FB
  concurrent: 0
  cpm_corelation: ''
  cpm_corelation.arg: Selected between Zero MAX MIN for ISM_CPM ISM_CPM_FAIL_PATH_FREQ
  cporft: ''
  cporft.arg: select CP or FT pattern for HBM IOBIST
  cr_security: 0
  cr_unlock: 0
  ctsroot_cov: ''
  ctsroot_cov.arg: 1 to enable the toggle of the tmc2clk_ctsroot_disable_clk_gating to enhance the coverage
  data_type: ''
  data_type.arg: select data or command for fb iobist
  dbg_bus_chiplet_name: ''
  dbg_bus_chiplet_name.arg: chiplet name for which ist debug bus need to enable
  dbg_bus_group: ''
  dbg_bus_group.arg: which group of the dbg bus need to observe
  dc_test: ''
  dc_test.arg: select specific dc test for fb interface
  debug_port_prog: ''
  debug_port_prog.arg: enable ftm_debug_port programming
  debug_port_program: 0
  debug_tag: 0
  dft_switch_force_release: 0
  dft_switch_force_value: ''
  dft_switch_force_value.arg: 0 or 1 or x or z the desired value to force onto the DFT switch force-release list (default x).
  disable_bscan_sample_hold: ''
  disable_bscan_sample_hold.arg: 1 to disable bscan and sample hold programming. default is to enable
  disable_chiplet_list: ''
  disable_chiplet_list.arg: ''
  disable_dieobj: 0
  disable_fan_pwm: ''
  disable_fan_pwm.arg: 1 to disable fan pwm through minitmc programming
  disable_gate_priv_signals: 0
  disable_gpc_all_lsclamps: 0
  disable_lpc_glpc: ''
  disable_lpc_glpc.arg: 1 to disable lpc/glpc setting
  disable_pll: ''
  disable_pll.arg: list the plls name you want to disable, it will override what we have for enable_pll
  disable_rr_group: 0
  disable_skip_repair_load: 0
  disp_pat_type: ''
  disp_pat_type.arg: sim or ate
  display_manual_override: 0
  display_pads_parallel_iobist_programming: 0
  dp_cmode: 0
  dram_edge_mode: 0
  draw_acv_metrics: 0
  dump_fbp: 0
  dump_testConfig_yml: ''
  dump_testConfig_yml.arg: dump acv clock config data to specified file in yml format, and exit
  dump_top: 0
  dvfs_mode: ''
  dvfs_mode.arg: define gpcpll dvfs test mode
  edge_mode: ''
  edge_mode.arg: user define edge_mode that will be run
  emission: 0
  en_bc: 0
  en_dft_pgclamp: 0
  en_func_lsclamp: 0
  en_gpc_all_lsclamps: 0
  en_lsclamp: 0
  en_pgclamp: 0
  en_ram_assist: 0
  en_sleep_en_pgclamp: 0
  en_sram_pgclamp: 0
  enable_all_scandebug_chain: 0
  enable_atpg_EOT: 0
  enable_bscan_sample_hold: ''
  enable_bscan_sample_hold.arg: 1 to enable sample hold of A and EN for all IOs in Padlets
  enable_cal_master: 0
  enable_check_ftm_engine_func_clock: 0
  enable_chiplet_list: ''
  enable_chiplet_list.arg: list the chiplet(instance) name you don't want to bypass
  enable_ddll_training: 0
  enable_debug_bus_all: ''
  enable_debug_bus_all.arg: 1 to enable debug bus GPIO
  enable_debug_bus_obs: ''
  enable_debug_bus_obs.arg: enable debug bus for MATHS
  enable_debug_bus_pin_list: ''
  enable_debug_bus_pin_list.arg: pin list of specific Gpio pads for debug bus
  enable_debug_bus_selection: ''
  enable_debug_bus_selection.arg: 1 to enable debug bus MUX
  enable_debug_bus_thru_bcell: ''
  enable_debug_bus_thru_bcell.arg: 1 to enable debug bus through Boundary Scan Cell
  enable_dp: 0
  enable_fll: ''
  enable_fll.arg: list the flls name you want to enable
  enable_g0_0_all_lsclamps: 0
  enable_g0_0_dft_lsclamps: 0
  enable_g0_1_all_lsclamps: 0
  enable_g0_1_dft_lsclamps: 0
  enable_g0_2_all_lsclamps: 0
  enable_g0_2_dft_lsclamps: 0
  enable_g0_3_all_lsclamps: 0
  enable_g0_3_dft_lsclamps: 0
  enable_g0_4_all_lsclamps: 0
  enable_g0_4_dft_lsclamps: 0
  enable_g0_5_all_lsclamps: 0
  enable_g0_5_dft_lsclamps: 0
  enable_g0_6_all_lsclamps: 0
  enable_g0_6_dft_lsclamps: 0
  enable_g0_7_all_lsclamps: 0
  enable_g0_7_dft_lsclamps: 0
  enable_gate_priv_signals: 0
  enable_glitch_check: 0
  enable_gpc_func_lsclamps: 0
  enable_gphy: 0
  enable_ip: ''
  enable_ip.arg: list the ip which you want to check in XTR
  enable_maths_scope: 0
  enable_nafll: 0
  enable_nmeas_during_ftm: 0
  enable_nvhs_cluster_body: 0
  enable_nvl_uphy: 0
  enable_obs_clk_ftm: ''
  enable_obs_clk_ftm.arg: 1 to observe clock at port level.
  enable_obs_fast_step_wide_en: ''
  enable_obs_fast_step_wide_en.arg: 1 to observe fast_step_wide_en.
  enable_obs_scan_en_ftm: ''
  enable_obs_scan_en_ftm.arg: 1 to enable the scan observation on pad in FTM mode
  enable_obs_scan_en_sa: ''
  enable_obs_scan_en_sa.arg: 1 to enable the scan observation on pad in SA mode
  enable_onehot: 0
  enable_pex_cluster_body: 0
  enable_pex_uphy: 0
  enable_pll: ''
  enable_pll.arg: list the plls name you want to enable
  enable_pll_force: ''
  enable_pll_force.arg: used for pll force
  enable_sample_hold_flush_seq: ''
  enable_sample_hold_flush_seq.arg: 1 to enable the workaround sample & hold flush feature
  enable_sample_hold_or_bscan: ''
  enable_sample_hold_or_bscan.arg: 1 to enable sample hold feature. default is bscan
  enable_scan_debug: ''
  enable_scan_debug.arg: list of scan debug chain
  enable_scandebug_chain: 0
  enable_scandebug_chain_list: ''
  enable_scandebug_chain_list.arg: list of scan debug chain
  enable_second_fuse_load: 0
  enable_t0_level_uphy: 0
  enable_uphy_internal_scope: 0
  enable_usb_uphy: 0
  eom_kill_retrain: ''
  eom_kill_retrain.arg: args to kill retrain enable in eom sequence.
  eom_waittime: ''
  eom_waittime.arg: args to add waittime from command line in us.Min 1 jtag cycle.If arg is null, it assumes 200us
  ext: ''
  ext.arg: setting for fbiobist externalloopback tests
  extra_disable_event_list: ''
  extra_disable_event_list.arg: define fro extra_disable_event_list
  fabric_mode_value: ''
  fabric_mode_value.arg: fabric mode value to generate patterns
  fast_sim_mode: 0
  fb_chiplet: ''
  fb_chiplet.arg: for running chiplet specific instances
  fb_hbm: ''
  fb_hbm.arg: fb_hbm iobist specific custom arguments
  fom_mode: ''
  fom_mode.arg: args to program different fom_modes ARG should be in the below format. STRING.fom_mode.nblks.nerrs
  force_dp: 0
  force_fuse_idle: 0
  force_nvl_uphy: 0
  force_pex_uphy: 0
  force_pll: 0
  force_uphy: 0
  force_usb_uphy: 0
  freerunning_serdes_clock: 0
  fs_en: ''
  fs_en.arg: Floor sweep enable for fbiobist
  fs_rpg_enable: 0
  fs_top_up: ''
  fs_top_up.arg: fs top up argument
  fs_top_up_init: 0
  ftm_dummy_cycle: ''
  ftm_dummy_cycle.arg: number of anticipated ATPG pattern cycles between scan_en negedge to the first testclk capture pulse edge. Default 10
  ftm_mode: ''
  ftm_mode.arg: Default dynamic_ftm. Choose from dynamic_ftm, hybrid_occ, occ
  ftm_phase_length_override: ''
  ftm_phase_length_override.arg: specify pairs of <chiplet_inst>.<field> <value>
  ftm_phase_override: ''
  ftm_phase_override.arg: specify pairs of <chiplet_inst>.<field> <value>
  ftm_sequential: 0
  ftm_stagger_us: ''
  ftm_stagger_us.arg: FTM staggering time between each gpc in microseconds
  full_chip: 0
  fuse_reset: 0
  fuse_valid_force: 1
  gen2_wide_mode: 0
  gen_mode: ''
  gen_mode.arg: PCIE clock run in different gen modes you specify , default run gen3
  gpc_fs_sku: ''
  gpc_fs_sku.arg: enable GPC FS sku. Should be used for only TAM.
  gpc_stagger_yaml: ''
  gpc_stagger_yaml.arg: YAML for broadcast GPC partition stagger config
  gr_rpg_enable: 0
  half_fbp_reverse_rpg_enable: 0
  half_fbp_rpg_enable: 0
  half_gpc_rpg_enable: 0
  half_link_pm: 0
  half_tpc_rpg_enable: 0
  hbm_channel: ''
  hbm_channel.arg: channel for fb hbm iobist tests
  hbm_mode: ''
  hbm_mode.arg: MATHS ATE to select HBM2E or HBM3
  host_reset: 0
  host_reset_1500: 0
  hostclk_div2: 0
  htol_vauxc_1p05: ''
  htol_vauxc_1p05.arg: htol vauxc setting for fb
  hybrid_SFM: ''
  hybrid_SFM.arg: 1 trimbcast programming for single flop mode gate sims
  ignore_vco_spec: ''
  ignore_vco_spec.arg: list of PLL instance names where you want ACV to dynamically extend PLL min/max limits as necessary from their frequency targets.
  imem_file: ''
  imem_file.arg: To provide package file for imem loading
  init_body_split: ''
  init_body_split.arg: init body split for htol
  instance: ''
  instance.arg: used in fbiobist tests
  instance_list: ''
  instance_list.arg: instance setting for fbiobist tests
  interp_sweep: 0
  involve_intertest_seq: 0
  io_program_mode_sel: ''
  io_program_mode_sel.arg: used for scan io prgm select
  iobist_fsim: 0
  iobist_lanewise: ''
  iobist_lanewise.arg: Provide info on lanewise patterns for iobist
  iobist_user_args: ''
  iobist_user_args.arg: to use user args for mbist
  iodfx_over_maths: 0
  ip_list: ''
  ip_list.arg: list of IPs to be programmed
  isense_for_tu117: ''
  isense_for_tu117.arg: switch from tu117/tu117 for isense adc.
  ism_analog_ip_level: ''
  ism_analog_ip_level.arg: flag to tell it is verified in IP level for ISM and analog tests.
  ism_analog_output_gen: ''
  ism_analog_output_gen.arg: switch used to specify if generate output files or not for ISM/ANALOG tests.
  ism_parallel_load: ''
  ism_parallel_load.arg: used to specify if simulation run with parallel load feature.
  ist_lbist_1chain: 0
  ist_lbist_6chain: 0
  ist_mode: 0
  jtag2xve_reset_override: 0
  jtag_broadcast_client_iobist: ''
  jtag_broadcast_client_iobist.arg: To set broadcast mode or not
  jtag_goodn: 0
  keep_byp: 0
  l2_rpg_enable: 0
  lane: ''
  lane.arg: trim selection for fbiobist tests
  lane_list: ''
  lane_list.arg: trim selection for fbiobist tests
  leakage_pin: ''
  leakage_pin.arg: enables a specific pin per brick for leakage measurements
  link_scan_mode: ''
  link_scan_mode.arg: tell link scan mode
  loadadj_dp: ''
  loadadj_dp.arg: program LOADADJ values
  local_TP: ''
  local_TP.arg: Parsing local test plan for ISM/ANALOG tests.
  local_ftm_mode: ''
  local_ftm_mode.arg: if 1,use local_ftm
  low_1687_opt: 1
  lpc_prog_disable: 0
  mask_drv_amp_electrical_parametrs: 0
  mask_electrical_parametrs: 0
  math_j2h: 0
  maths_ate_skip_upm: 0
  maths_init: 0
  maths_scope_domain: ''
  maths_scope_domain.arg: this is to tell which clock domain for maths clock scope. usually not needed as MAS could change the selection by TAG, but in case MAS was not working, and is only for debug
  maths_specific_reset_init: 0
  maths_specific_ssn_init: 0
  mbist_flat_mode: ''
  mbist_flat_mode.arg: By default 0 for rtl verif, 1 for flat-verif and production images
  mbist_un_init: 0
  mbist_user_args: ''
  mbist_user_args.arg: to use user args for mbist
  monitor: 0
  ms_rppg_enable: 0
  ms_rppg_only_enable: 0
  nafll: 0
  nafll_as_clk_src: 0
  nv_jtag_mode: 0
  nvl_link: ''
  nvl_link.arg: nvlink instance to be enabled
  nvl_rx_clk_select: ''
  nvl_rx_clk_select.arg: select rx clk source valid options are l0_rx, l3_rx and lx_tx
  nvlink_fast_phy: ''
  nvlink_fast_phy.arg: arg to use fast phy handshakes for speedup of simulation.
  nvlink_invert_data: ''
  nvlink_invert_data.arg: arg to invert the tx data as inverted by external loopback on loadboard.
  nvlink_refsel: ''
  nvlink_refsel.arg: arg to choose refclk freq for nvlink
  nvlink_setting: ''
  nvlink_setting.arg: arg to choose nvlink programmibng setting for different patterns No value means default setting.
  nvlink_sm: ''
  nvlink_sm.arg: arg to choose statemachine OR jtagsequence for nvlink
  nvlink_use_j2h: ''
  nvlink_use_j2h.arg: arg to use j2h instead of j2pri in nvlink.
  nvlink_vref: ''
  nvlink_vref.arg: arg to choose clock /analog voltage for nvlink/pex pads.
  obs_scan_en_ip: ''
  obs_scan_en_ip.arg: choose the IP that we want to obs its internal scan_en
  off_pex_assert: 0
  offset_nafll: 0
  onehot_mode: ''
  onehot_mode.arg: user define onehot_mode that will be run
  open_loop_for_nafll: 0
  override_dump_disable: 0
  overrige_pll_freq: ''
  overrige_pll_freq.arg: override the pll freq by cmd
  pa_inst: ''
  pa_inst.arg: used in fbiobist
  pad_inst_regexp_list: ''
  pad_inst_regexp_list.arg: list of all pad instance regexp for including for a given module during padcatl verif test
  padcal_vref: 0
  patbuf_data: ''
  patbuf_data.arg: patbuf_data is used for fbiobist if not in prbs mode
  patternBuf: ''
  patternBuf.arg: specify the patternBuf data, replicate the data the number of times patternBuffer width. Use only in binary.
  pattern_gen: ''
  pattern_gen.arg: if set "pattern_gen = 1", will generate STIL pattern
  pbuf1: ''
  pbuf1.arg: used in fbiobist
  pbuf2: ''
  pbuf2.arg: used in fbiobist
  pex_chiplet_name: ''
  pex_chiplet_name.arg: chiplet_name where pex exists
  pex_clk_trim_jtag: ''
  pex_clk_trim_jtag.arg: Enables pex clock trimmer programming through jtag
  pex_config_type: ''
  pex_config_type.arg: Configuring pex electrical parameterseither jtag or j2h
  pex_debug_jtag_force: ''
  pex_debug_jtag_force.arg: Adds debug jtag_forces
  pex_eom: ''
  pex_eom.arg: enable eom RX patterns for EYE height/width readings
  pex_link: ''
  pex_link.arg: pex instance to be enabled
  pex_ltssm_lpbk_wait_time_ms: ''
  pex_ltssm_lpbk_wait_time_ms.arg: Wait cycles needed to reach pex ltssm lpbk state
  pex_num_lanes: ''
  pex_num_lanes.arg: number of lanes in pex_iobist
  pex_pad_electrical: ''
  pex_pad_electrical.arg: Enables pex pad electrical settings programing through jtag
  pex_pad_electrical_j2h: ''
  pex_pad_electrical_j2h.arg: Enables pex pad electrical settings programing through jtag
  pex_pat_type: ''
  pex_pat_type.arg: pattern generation for either ate or sim
  pex_pbuf_data: ''
  pex_pbuf_data.arg: pass pbuf data to be loaded into pattern buffer
  pex_read_back_reg: ''
  pex_read_back_reg.arg: Read back pex cfg registers
  pex_read_back_stat_reg: 0
  pex_secm: ''
  pex_secm.arg: enable TX SE-CM single ended common mode bypass patterns
  pinmux_mode: ''
  pinmux_mode.arg: select the pin mux mode
  pll_target_override: ''
  pll_target_override.arg: for ACV
  pod_Down_TH: ''
  pod_Down_TH.arg: For POD verification purporse
  pod_FF_GATE_Vmin: ''
  pod_FF_GATE_Vmin.arg: For POD verification purporse
  pod_GATE_Vmin: ''
  pod_GATE_Vmin.arg: For POD verification purporse
  pod_Up_TH: ''
  pod_Up_TH.arg: For POD verification purporse
  pod_VDD_internal: ''
  pod_VDD_internal.arg: For POD verification purporse
  pre_set_gpc_power_status: 0
  preload_image: 0
  priv_ring_constraint: 0
  program_agc: ''
  program_agc.arg: args to enable agc programming in pex/nvhs.
  program_fabric_mode: 0
  protocol_bist_ip: ''
  protocol_bist_ip.arg: 1 to enable Protocol bist IP controller test
  protocol_bist_link: ''
  protocol_bist_link.arg: 1 to enable Protocol bist Scanlink test
  protocol_bist_top: ''
  protocol_bist_top.arg: 1 to enable Protocol bist top controller test
  pullu_pulld: ''
  pullu_pulld.arg: To enable pull up and pull dn for GPIO char
  qeye_enable: 0
  qpop_depth: ''
  qpop_depth.arg: fb iobist qpop depth
  read_debug_regs: ''
  read_debug_regs.arg: args to enable reset programming.
  reduced_partition_segments: ''
  reduced_partition_segments.arg: 1 if number of segment is less than 6
  refmpll_mode: 0
  remove_power_pin: 0
  rep_chnl: ''
  rep_chnl.arg: used in fbiobist
  reset_1500: 0
  reset_from_sf: ''
  reset_from_sf.arg: reset_from_sf
  reset_override_for_x: 0
  resync_fstate: ''
  resync_fstate.arg: fstate yml file for the resync_serdes procedure
  resync_serdes: 0
  ribist_compile1_skip: 0
  ribist_compile3_skip: 0
  rpbuf: ''
  rpbuf.arg: used in fbiobist
  rsf_fstate: ''
  rsf_fstate.arg: rsf_fstate
  run_chiplet: ''
  run_chiplet.arg: args to choose which chiplet to run
  rx_sel: ''
  rx_sel.arg: fb_hbm iobist specific custom arguments
  rx_term_mode_1: ''
  rx_term_mode_1.arg: args to select 50_ohm or 100_ohm in rx_termination.
  sa_standalone_clk_config: 0
  sbchar_purpose: ''
  sbchar_purpose.arg: specify the purpose genvec or verilog of jtag override.
  scalejtag: ''
  scalejtag.arg: use this for using modifying set_tck_multiple. Implemented
  scan_freq: ''
  scan_freq.arg: FTM scan frequency (90.1 MHz default in simulation), used to calculate phase and phase_length fields
  se_assert: ''
  se_assert.arg: SE assert counter value in internal se mode
  se_deassert: ''
  se_deassert.arg: SE deassert counter value in internal se mode
  secm_register_update: ''
  secm_register_update.arg: args to enable tx_rate_ctrl register prorgamming.
  secondary_die_init: 0
  self_extra: 0
  serdes_div_ratio: ''
  serdes_div_ratio.arg: choose serdes divider value
  serdes_div_ratio_GPD_F0: ''
  serdes_div_ratio_GPD_F0.arg: choose serdes divider value
  serdes_div_ratio_GPD_G0: ''
  serdes_div_ratio_GPD_G0.arg: choose serdes divider value
  serdes_div_ratio_GPD_M0: ''
  serdes_div_ratio_GPD_M0.arg: choose serdes divider value
  serdes_div_ratio_GPD_N0: ''
  serdes_div_ratio_GPD_N0.arg: choose serdes divider value
  serdes_div_ratio_GPD_S0: ''
  serdes_div_ratio_GPD_S0.arg: choose serdes divider value
  serdes_div_ratio_GPD_X0: ''
  serdes_div_ratio_GPD_X0.arg: choose serdes divider value
  serdes_stagger: 0
  shut_drampll: 0
  shut_testclk: 0
  sim_with_upm: ''
  sim_with_upm.arg: For ISM, specify to run simulation with those settings defined in UPM file.
  simple_test: ''
  simple_test.arg: if add "-simple_test 1", we will just test several SEL values for
  skip_atpg_part: 0
  skip_bypass_cdc_macro: 0
  skip_custom_post_reset: 0
  skip_custom_release_reset: 0
  skip_custom_setup_chipctl: 0
  skip_custom_setup_clock: 0
  skip_custom_setup_pad: 0
  skip_custom_setup_pll_postreset: 0
  skip_custom_setup_pll_prereset: 0
  skip_custom_setup_postclock: 0
  skip_custom_setup_preclock: 0
  skip_custom_setup_reset: 0
  skip_custom_setup_sdiv14: 0
  skip_div_reset: 0
  skip_fuse_reset_override: 0
  skip_hbm_cluster: 0
  skip_init_chip_clock: 0
  skip_init_fbio_pwr_on: 0
  skip_io_program: 0
  skip_ism_analog_module_file: ''
  skip_ism_analog_module_file.arg: turn off importing ISM/ANALOG cell module file.
  skip_jtag_clk_async_rst_ovr: 0
  skip_mbb_cluster: 0
  skip_mbist_body: ''
  skip_mbist_body.arg: 0 run mbist body
  skip_nvhs_cluster: 0
  skip_overall_init: 0
  skip_pad_control_disab: 0
  skip_padcal: 0
  skip_pex: 0
  skip_pex_cluster: 0
  skip_pex_proc: 0
  skip_prgm_com: 0
  skip_scan_en_obs: 0
  skip_second_reset_assertion: 0
  skip_setup_lfa: 0
  skip_setup_top_constraints: 0
  skip_static_fuse_wait: 0
  skip_stub: 0
  skip_ufi_program: 0
  skip_unlock_jtag: 0
  skip_uphy_fsm_force: 0
  special_unlock_stub: 0
  stagger_enable: ''
  stagger_enable.arg: 1 to enable clock staggering
  stagger_yaml: ''
  stagger_yaml.arg: YAML for partition stagger config
  status_link_width: ''
  status_link_width.arg: 1,2,4,8
  strapValue: ''
  strapValue.arg: strapValue setting for jtagtest boundary test. If bsdl file define strap0=1, set strapValue=1, otherwise set strapValue=0
  subtest_mbist: ''
  subtest_mbist.arg: mbist test to be run for MATHS ATE
  syncptr: ''
  syncptr.arg: SYNC_PTR value for fbiobist tests
  tag_iochar_en: 0
  tag_on_all_regs: 0
  tam_forceflow: 0
  tam_ip_broadcast_fast_scanin_default_pipes: ''
  tam_ip_broadcast_fast_scanin_default_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  tam_ip_broadcast_fast_scanin_pipes: ''
  tam_ip_broadcast_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  tam_ip_from_tam_top_fast_scanout_pipes: ''
  tam_ip_from_tam_top_fast_scanout_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  tam_ip_tam_top_fast_scanin_pipes: ''
  tam_ip_tam_top_fast_scanin_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  tam_ip_tam_top_fast_scanout_pipes: ''
  tam_ip_tam_top_fast_scanout_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  tam_ip_to_tam_top_fast_scanin_pipes: ''
  tam_ip_to_tam_top_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  tam_link_fast_scanin_pipes: ''
  tam_link_fast_scanin_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  tam_link_fast_scanout_pipes: ''
  tam_link_fast_scanout_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  tam_maths_backbone: 0
  target_region: ''
  target_region.arg: to use user args for mbist
  test_trigger: 0
  tmax_init: 0
  top_reset_1500: 0
  trim: ''
  trim.arg: trim setting for fbiobist tests
  trimmer_verify: 0
  tsense: 0
  tsense_avss: ''
  tsense_avss.arg: gen tsense_avss pattern
  tsense_fuse: ''
  tsense_fuse.arg: gen tsense_post_cal pattern
  turn_off_eq_waittime: ''
  turn_off_eq_waittime.arg: arg to turn off periodic equalization before running the eom test. Default value is 200us
  tx_amp_val: ''
  tx_amp_val.arg: To parse TX_AMP value for display pads.
  tx_pu_val: ''
  tx_pu_val.arg: To parse TX_PU value for display pads.
  unbpyass_duplicate_gpc: 0
  unique_chiplet: 0
  uphy_1x_2x: ''
  uphy_1x_2x.arg: for uphy
  uphy_clk: ''
  uphy_clk.arg: uphy debug clock on UPHY TERMP pi
  uphy_clk_idle: 0
  uphy_clk_sel_func: 0
  uphy_drv_pre: ''
  uphy_drv_pre.arg: uphy's TX_DRV_PRE value
  uphy_l4_list: ''
  uphy_l4_list.arg: UPHY l4 pad list
  uphy_l8_list: ''
  uphy_l8_list.arg: UPHY l8 pad list
  uphy_l16_byp_data_list: ''
  uphy_l16_byp_data_list.arg: bypass list for the uphy iochar
  uphy_l16_list: ''
  uphy_l16_list.arg: UPHY l16 pad list
  uphy_lane: ''
  uphy_lane.arg: for uphy internal clock scope
  uphy_link: ''
  uphy_link.arg: uphy pad instance for vos/pmu read
  uphy_no_power_down: 0
  uphy_nvhs_lanes: ''
  uphy_nvhs_lanes.arg: UPHY lanes for NVHS
  uphy_partition: ''
  uphy_partition.arg: for uphy internal clock scope
  uphy_secm: ''
  uphy_secm.arg: enable TX SE-CM single ended common mode bypass patterns
  uphy_sub_lane: ''
  uphy_sub_lane.arg: for uphy internal clock scope
  use_imem_load_file: ''
  use_imem_load_file.arg: To take data and address info from package file. Otherwise by default aaaa is written on rams.
  vaux: ''
  vaux.arg: VAUXC/P and VCLAMP settings for fbiobist tests
  vddp: ''
  vddp.arg: VDDP setting for fbiobist tests
  vdect_Down_TH: ''
  vdect_Down_TH.arg: For VDECT verification purporse
  vdect_Up_TH: ''
  vdect_Up_TH.arg: For VDECT verification purporse
  vdect_enable_vdd_change: ''
  vdect_enable_vdd_change.arg: For VDECT verification purpose
  vend_id: 0
  verify_pex_ovrd: ''
  verify_pex_ovrd.arg: verified pex pll/pad ctl vals for override
  vidle_production_mode: 0
  vref_sel: ''
  vref_sel.arg: used in fbiobist
  wbr_injectX: 0
  wr_align_list: ''
  wr_align_list.arg: enables wr align override during fb iobsit iochar tests
  xtr_ip_broadcast_fast_scanin_default_pipes: ''
  xtr_ip_broadcast_fast_scanin_default_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  xtr_ip_broadcast_fast_scanin_pipes: ''
  xtr_ip_broadcast_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  xtr_ip_control_slow_compensatory_default_pipes: ''
  xtr_ip_control_slow_compensatory_default_pipes.arg: Default slow compensatory pipes
  xtr_ip_control_slow_compensatory_pipes: ''
  xtr_ip_control_slow_compensatory_pipes.arg: Controlled using XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel0, XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel1
  xtr_ip_control_slow_default_pipes: ''
  xtr_ip_control_slow_default_pipes.arg: Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
  xtr_ip_control_slow_pipes: ''
  xtr_ip_control_slow_pipes.arg: Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
  xtr_ip_from_tam_top_fast_scanout_pipes: ''
  xtr_ip_from_tam_top_fast_scanout_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  xtr_ip_misr_slow_pipes: ''
  xtr_ip_misr_slow_pipes.arg: Slow Pipes added by Scan Flow between partition on misr_daisy_scan_out path
  xtr_ip_tam_top_fast_scanin_pipes: ''
  xtr_ip_tam_top_fast_scanin_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  xtr_ip_tam_top_fast_scanout_pipes: ''
  xtr_ip_tam_top_fast_scanout_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  xtr_ip_to_tam_top_fast_scanin_pipes: ''
  xtr_ip_to_tam_top_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  xtr_link_fast_scanin_pipes: ''
  xtr_link_fast_scanin_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  xtr_link_fast_scanout_pipes: ''
  xtr_link_fast_scanout_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  xtr_proc_jtag_config_mtc_div_offset: ''
  xtr_proc_jtag_config_mtc_div_offset.arg: Offset between proc_clk_en and data being sent from MTC.
  xtr_proc_jtag_config_mtc_procClk_pipes: ''
  xtr_proc_jtag_config_mtc_procClk_pipes.arg: Number of pipe stages on proc_clk_en
  xtr_proc_jtag_config_mtc_rPipes: ''
  xtr_proc_jtag_config_mtc_rPipes.arg: Number of pipe stages from MTC to IP
  xtr_proc_jtag_config_mtc_scanin_dw: ''
  xtr_proc_jtag_config_mtc_scanin_dw.arg: Number of scanin double words (Rounded to the nearest multiple of 32).
  xtr_proc_jtag_config_mtc_scanout_dw: ''
  xtr_proc_jtag_config_mtc_scanout_dw.arg: Number of scanout double words (Rounded to the nearest mutliple of 32).
  xtr_proc_jtag_config_mtc_seFall2seRise: ''
  xtr_proc_jtag_config_mtc_seFall2seRise.arg: Number of cycles after SE Fall to SE rise (Capture)
  xtr_proc_jtag_config_mtc_seRise2shiftClkEn: ''
  xtr_proc_jtag_config_mtc_seRise2shiftClkEn.arg: Number of cycles after rising of SE to enable shift_clk_en
  xtr_proc_jtag_config_mtc_se_pipes: ''
  xtr_proc_jtag_config_mtc_se_pipes.arg: Number of pipe stages on Scan Enable
  xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall: ''
  xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall.arg: Number of cycles after falling of Shift_clk_en to Scan Enable=0
  xtr_proc_jtag_config_mtc_shiftClkEn_pipes: ''
  xtr_proc_jtag_config_mtc_shiftClkEn_pipes.arg: Number of pipe stages on shift_clk_en
  xtr_proc_jtag_config_mtc_wPipes: ''
  xtr_proc_jtag_config_mtc_wPipes.arg: Number of pipe stages from IP to MTC
  xtr_proc_jtag_config_mtc_wr_fifo_wr_limit: ''
  xtr_proc_jtag_config_mtc_wr_fifo_wr_limit.arg: Number of entries that can be written into MTC Write FIFO (in case a stall occurs).
  xtr_scan_in: ''
  xtr_scan_in.arg: 24, 18, 12, 6
  xtr_target_ip_list: ''
  xtr_target_ip_list.arg: list of IPs for which ufi reset should be deasserted. List the IPs whose XTR codec you want to enable here.
  xtr_ufi_selftest: 0
acv_config_key: __TOP__
(INFO:ATE_105) procedure 'ate_load_testConfig' execute time is: 1 secs
(INFO:AFU_057) In label 'DRY_RUN_INITIALIZATION' dump signature 'V0_0'
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_535) Cycle 0, set TCK multiple to 1.
Checking if custom power overrides are present from dir /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtagtest 
Sourcing ../jtag//custom_power_override_define.tn file
INFO: Adding pins to tn_shell with args: -addInAsIo -useNewGndFilter -onlyAddBalledPins ...
(WARN:VEC_784) pin GND appears to be a ground, but isn't defined in the die.xml voltages section
(WARN:VEC_784) pin syspll_agnd appears to be a ground, but isn't defined in the die.xml voltages section
(INFO:VEC_630A) Removing IO's not connected to balls
(INFO:VEC_630B)     removing pin ->erot_vdd0p8
(INFO:VEC_630B)     removing pin ->GND
(INFO:VEC_630B)     removing pin ->syspll_agnd
INFO: Entering ATE_padctl_initialization at cycle 0
(INFO:ATE_123) UPM status is NA
(WARN:ATE_144) UPM_SPEC map is missing in ../jtag/ATE_padctl_rtl.yml.
INFO: ATE_padctl_initialization is skipped due to command line option
INFO: Leaving ATE_padctl_initialization at cycle 0
No FUSE defined for this project
(INFO:VEC_308) Cycle 0, Pin "nvjtag_sel", WFC changes '0' -> '1'.
INFO: Current clock mode is JTAG_BYPASS
	INFO: clock ap1_qspi_clk mode BYPASS is running with default setting
	Warning: clock xtal_clk_dft mode REF is running with default setting
INFO: -noAtePinMap option specified in cmdline, skip pin table reading...
WARNING: dc level config file does not exist or is empty
INFO: By default, flow will apply custom_IOCM_spec_rtl.tn.
(INFO:VEC_308) Cycle 0, Pin "TB_IOCM_select_None_en", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_clock_mon_error", WFC changes '0' -> 'L'.
(INFO:VEC_308) Cycle 0, Pin "TB_clock_mon_error", WFC changes 'L' -> 'X'.
(INFO:VEC_564) TB_enable_fsdb_dump set_pin_property excluded_from_signature 1
(INFO:VEC_564) TB_enable_evcd_dump set_pin_property excluded_from_signature 1
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_5", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_8", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_13", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_15", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_16", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_17", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_18", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_mult_0", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_package_mid", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "jtag_trst_", WFC changes '1' -> '0'.
(INFO:AFU_033) rename is used in namespace '::struct::tree' - rename ::struct::tree_tcl ::struct::tree.
(INFO:AFU_033) rename is used in namespace '::struct::tree' - rename ::struct::tree::prune_tcl ::struct::tree::prune.
INFO: use ftm clock 'ap1_qspi_clk' with period '2000' to set reference ftm base clock
FUSE INFO : Setting kfuse fuse_size to 192 32 
INFO: dbg find fuse_name 
(INFO:ATE_168) skip_ip_port_check tn arg: all
(INFO:ATE_168) ip_port_check_severity tn arg: ERROR
(INFO:ATE_168) skip all ip fixed port check
(INFO:ATE_168) skip_ip_clock_check: all
(INFO:ATE_168) skip all ip clock port check
INFO: FSDB Dump enabled
(INFO:VEC_308) Cycle 0, Pin "TB_enable_fsdb_dump", WFC changes '0' -> '1'.
INFO: found preamble procedure "::test_preamble_procedure", executing before reset_tap call...
globalize_user_custom_arg: Info: Analyse -verilog
globalize_user_custom_arg: Info: Analyse -rtl
globalize_user_custom_arg: Info: Analyse -tn_port
globalize_user_custom_arg: Info: Analyse -jtag_bypass
globalize_user_custom_arg: Info: Analyse -test
globalize_user_custom_arg: Info: Analyse -verilog
globalize_user_custom_arg: Info: Analyse -rtl
globalize_user_custom_arg: Info: Analyse -no_autosync_check
globalize_user_custom_arg: Info: Analyse -skip_ip_port_check
globalize_user_custom_arg: Info: Analyse -skip_ATE_padctl_init
globalize_user_custom_arg: Info: Analyse -low_1687_opt
globalize_user_custom_arg: Info: Analyse -dump_fsdb
globalize_user_custom_arg: Info: Analyse -fuse_valid_force
globalize_user_custom_arg: Info: Analyse -skip_ate_tree_label_check
globalize_user_custom_arg: Info: Analyse -no_auto_dry
globalize_user_custom_arg: Info: Analyse -max_tag_length
globalize_user_custom_arg: Info: Analyse -noAtePinMap
globalize_user_custom_arg: Info: Analyse -jtag_freq
01/10/2023 01:29:14==============@cycle 0 ENTER procedure: ::test_preamble_procedure==============
test_name is: jtagtest.j2h
subtest_name is: SYS
design_type is: rtl
design_scope is: FULLCHIP
clock_mode is : jtag_bypass
sub_clock_mode is : 
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
sub_modes is: 
ATE_config = 
#######################INFO:PRINT MAP testConfig###########################
 ATE_FLOW_CONTROL (MAP)
	 ATE_PADCTL_YML - ../jtag/ATE_padctl_rtl.yml
 CLOCK_MODES (MAP)
	 TBD (VECTOR) - 
	 bypass (VECTOR) - BYPASS_MODE_SERDESCLOCK BYPASS_MODE_TESTCLOCK p0 serdes mbist ram_access_req STA_BYPASS_MODE_SERDESCLOCK STA_INTEST_SSNCLOCK
	 jtag_bypass (VECTOR) - jtag_mode
	 none (VECTOR) - BYPASS_MODE_SERDESCLOCK BYPASS_MODE_TESTCLOCK none GDDR5_5G GDDR5_4G SDDR4_1p4G SDDR4_1p6G
	 pll (VECTOR) - FTM_BYPASS_MODE_SERDESCLOCK FTM_BYPASS_MODE_TESTCLOCK FTM_BYPASS_MODE_TESTCLOCK_1X FTM_BYPASS_MODE_TESTCLOCK_2X TAM_EXTEST_FTM_SERDES nafll_Ftm ISM_CPM p0 ist BYPASS_MODE_ISTCLOCK pll_htol vco_spec_maxp vco_spec_minm p8 p5 HBM2E hbm100 hbm1600 hbm400 GDDR6_3p5G GDDR5_4G GDDR5_4p5G GDDR6_5G GDDR6_5p25G GDDR6_1G GDDR6_p5G GDDR6_5p5G GDDR6_6G GDDR6_6p5G GDDR6_7G GDDR6_8G GDDR6_9G SDDR4_p75G SDDR4_p81G GDDR6_2G GDDR6_p75G GDDR6_p405G GDDR6_2G GDDR6_2p25G FB_HTOL_60M FB_HTOL_40M FB_HTOL_p2G cml eng_1 eng_2 pexGen2 fbClk1333 pexGen3 pexGen4 pexGen5 fbClk1066 pexGen1 jtag_goodn dfd scandebug isd_mode ftm_clip stop_on_evnt check_clock_stop force_pmm_event cg_enable skip_padcal pcie_scan_debug ack_check tmds_225 tmds_162 tmds_342 lvds_135 lvds_162 dclk_297 dclk_162 dclk_270 dclk_diff_297 dclk_diff_162 dclk_diff_270 pclk_297 pclk_342 pclk_diff_297 pclk_diff_342 dclk_diff_297_lvds_135 sequential mbist slow nvlink_iobist nvlink_50g nvlink_28p125g nvlink_25p78125g nvlink_25g nvlink_32g nvlink_40g nvlink_pam4_53g nvlink_pam4_100g nvlink_8g nvlink_16g c2c_40g P0 ram_access_req ist_clk sppll_100 vpll_170 vpll_85 vpll_125 vpll_250 vpll_340 vpll_300 sppll_100 setup_tags setup_lfa custom_setup_reset custom_setup_clock custom_setup_chipctl setup_top_constraints
 CURRENT_TEST (MAP)
	 ATE_padctl_prerun - 0
	 CLOCK_CONFIG (MAP)
		 jtag_bypass (VECTOR) - 
		 pll (VECTOR) - p0
	 CURRENT_SUBTEST (MAP)
		 TESTAPI_PROPS (MAP)
			 dc_level_ctrl (MAP)
				 flag_strict_jtag_setting - 0
				 sel_dc_level_mode - flow_control
			 execution_ctrl (MAP)
				 ATE_padctl_init_behavior - flow_control
				 chiplet_flow_certified - 0
				 default_tck_multiple - 1
				 description - Please add description through test API property
				 dft_mode - 
				 global_eot_behavior - flow_control
				 global_init_behavior - skip_init
				 htol_pad_init_mode - htol
				 ieee_1149_compliance - none
				 ip_flow_certified - 0
				 nv_jtag_mode_certified - 0
				 pattern_auditor - 0
				 preamble_behavior - flow_control
				 primary_93kPort - 
				 subtest_eot_behavior - flow_control
				 subtest_init_behavior - flow_control
				 test_eot_behavior - flow_control
				 test_features - secSHA2 noUphyPD J2H
				 test_init_behavior - flow_control
				 test_type - 
				 tier - 2
			 test_mode_ctrl (MAP)
				 sel_test_mode - mode_UNSET
			 timing_ctrl (MAP)
				 sel_timing_block - 
		 TESTSCRIPT_DEFINED_ARGS (MAP)
			 ATE_config - 
			 IOCM - 
			 LB_config - 
			 LwATE_tot - 
			 ate_shell_debug - 
			 ate_shell_mode - 
			 check_FTC_config - 
			 check_vector_length - 
			 chiplet - 0
			 chiplet_name - 
			 clock_duty - 0.5
			 common_mode - 
			 compile_log - 
			 create_custom_port_pattern - 
			 custom_ioctl_mode - 
			 cycle_estimate - 
			 daemon_options - 
			 debug_level - 
			 debug_tag_config - 
			 default_tck_multiple - 01
			 dft_mode - 
			 dfttracker_config - 
			 direct_force_mode - USER_CONTROL
			 disable_vec_runlog - 0
			 dry_run_mode - 0
			 dump_FTC_config - 
			 dump_ate_pad_config - 0
			 dump_evcd - 0
			 dump_fsdb - 1
			 dump_hier_reg_fstate - 
			 dump_reg_fstate - 
			 dump_shift_dr_mask - 0
			 dump_stil_setup - 0
			 dump_stil_setup_filename - 
			 dump_used_test_config - 0
			 dump_verse_sequence - 
			 dvs - 0
			 enable_custom_tb - 0
			 enable_fail_log_gen - 0
			 end_label - 
			 err_limit - 10000
			 fail_log_config - 
			 fault_sim - 0
			 flat - 0
			 gen_clock_monitor_report - 
			 gen_debug_pattern - 0
			 gen_parallel_load_vec - 0
			 init_only - 0
			 invoke_ATE - 
			 io_intf - 
			 ip_port_check_severity - ERROR
			 jtag_bypass - 1
			 jtag_freq - 500
			 list_clocks - 0
			 loose_func_level - 1
			 max_tag_length - 5000
			 min_repeat_cnt - 
			 noAtePinMap - 1
			 no_auto_dry - 1
			 no_autosync_check - 1
			 no_compact_stil - 0
			 no_dclevel - 0
			 no_dotting - 0
			 no_init - 0
			 nvjtag - 0
			 pack_log_name - 
			 parallel_load - user_control
			 phaseId - 0
			 pkg - 
			 pli_timeout - 86400
			 pll - 0
			 prog_pwrdwn_htol - 0
			 recordFailedTags - 
			 recordSocket - 
			 remove_vec_tag - 0
			 report_cycle_estimate - 0
			 rtl - 1
			 run_shmoo - 
			 save_and_continue - 0
			 save_and_stop - 0
			 save_sim_image - 
			 save_vcs - 
			 shell - 
			 single_controller_per_shift - 0
			 skip_ATE_padctl_init - 1
			 skip_USS - 0
			 skip_acv_calculation - 0
			 skip_ate_tree_label_check - 1
			 skip_ateshell_pin_check - 0
			 skip_branch_release_check - 0
			 skip_clk_monitor_checker - 0
			 skip_ip_clock_check - all
			 skip_ip_port_check - all
			 spec_info - 
			 spec_name - 
			 spf_always_display_signals - 
			 spf_enable_loop - 0
			 spf_macro_name - test_setup
			 spf_mask_signals - 
			 spf_output_compares - 0
			 split_uhcdps - 1
			 start_label - 
			 stil_trial - 0
			 stub_mode - 
			 sub_clock_mode - 
			 sub_mode - 
			 test - SYS
			 test_type - 
			 timing_constraints - 
			 tn_port - /tmp/atesim_rupingx_1673342886_37116
			 use_custom_clock_def - 
			 use_local_family_atelib - 0
			 use_local_std_atelib - 0
			 use_tester_timing - 0
			 v93k - 0
			 vcs_log - 
			 vec - 0
			 vec_file - 
			 vec_type - Agilent
			 verbose - 0
			 verilog - 1
			 x_factor - 1
			 x_mode_padding_cycle - 
		 name - SYS
		 occ_mode - 0
		 sub_modes - 
	 INIT_SEQUENCES (MAP)
		 DEFAULT (VECTOR) - main_init ::ATE::AteFlowUtils::verse_exec
	 PACKAGES (VECTOR) - {jtag_tasks 1.1} {j2h 5.0} {jtagtest_tasks 2.0} {AteCustomUtils 1.0} {AteChipctlUtils 1.0}
	 clock_mode - jtag_bypass
	 design_scope - FULLCHIP
	 design_type - rtl
	 die_obj - (Die*)0x24eb850
	 dry_run_mode - 0
	 fuse_name - 
	 name - jtagtest.j2h
	 nv_jtag_mode - 0
	 package_obj - (Package*)0x24df9d0
	 purpose - verilog
	 relative_path (MAP)
		 ate2jtag - jtag/
		 jtag2ate - ../
		 test2jtag - ../jtag/
	 resume_mode - 0
	 save_vcs - 0
	 save_vcs_file - 
	 selected_ate_config - 
	 selected_package - package_mid
	 vec_type - Agilent
	 vector_file - j2h_SYS_rtl_jtag_bypass
 CUSTOM_IOCTL_MODE (MAP)
	 ATE_FUNC (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP}
	 FB_HTOL (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P2 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P5 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P35 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
 DEFAULT_IOCTL_MODES (MAP)
	 DEFAULT (MAP)
		 ATE_BOUNDARY (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 ATE_FUNC (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 ATE_HTOL (VECTOR) - {Config MAP}
		 ATE_PWRDWN (VECTOR) - {Config MAP}
		 ATE_TM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
 EOT_SEQUENCES (MAP)
	 TBD (VECTOR) - 
	 bypass - 
	 jtag_bypass - 
	 none - 
	 pll - 
 FlowReserved (MAP)
	 dummy_pin_table_mode - 0
 INIT_SEQUENCES (MAP)
	 TBD (VECTOR) - 
	 bypass (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper setup_lfa main_init
	 jtag_bypass (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper main_init setup_lfa
	 none - 
	 pll (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper setup_lfa main_init
 MISS_UPM_PADS (VECTOR) - BDGPIOLTL_AFCT6M21L_VD121812NC SBD_TXRX_AMBR90M21L GPHY_TX_CMBR90M21L180P70B BDGPIOLTLOD_AFCT6M21L_VD121812NC GPHY_RX_CMBR90M21L180P70B HBM_U6_IOX128_A HBM_U6_TEST_A UPHYDS_PLL1DS6_H5MBM21L180P70B SCB_C2C_U1_AR90 HBM_U6_IOX64_A PLL40G_HBM_APESD_A1M21LT6 UPHYDS_PLL1DS12_JMBR90M21L180P70B PLL32G_C2C_APESD_A1R90M21LT6 BIRSTHD_AFCT6M21L_VD121812 NBSDMEM_TRIM_IFCR90T6M21L BIRST_AFCT6M21L_VD121812 OSCI27_CFCT6M21L_VD121212 UPHYDS_PLL1DS24_JMBR90M21L180P70B
 PATH_REPL_TABLE (VECTOR) - /home/nvtools/engr/2023/01/09_04_06_03 <NVDEV> /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01_ate_api <TN_NVDEV_ATE_API>
 SIM_ENV (MAP)
	 VCS (MAP)
		 DENALI - /home/tools/cadence/vipcat_3psi_11.30-s044-24-10-2016/tools.lnx86/denali_64bit
		 GCC_PATH - /home/utils/gcc-9.3.0-binutils-2.33.1
		 IES_HOME - /home/tools/cadence/INCISIV12.20.009
		 KDB - 1
		 ROCKETSIM_HOME - /home/tools/rocketick/rocketsim-1.2.6.026.n.017
		 VCS_HOME - /home/tools/vcs/2022.06-SP1
		 VERDI_HOME - /home/tools/debussy/verdi3_2022.06-SP1
 SPEC_ARG (MAP)
	 ml_strap (MAP)
		 DBVALUE - 56'h4c0002
		 PORTLIST (VECTOR) - a b c d e f g h
		 STRAPDBPORT (VECTOR) - {Gpio[12]} {Gpio[1]} {Gpio[0]}
		 STRAPPIN (VECTOR) - {strap[3]} {strap[2]} rom_sclk {strap[1]} Rom_so {strap[0]} {strap[4]} Rom_si
	 tmds (MAP)
		 ref_sor0 - DP_LVDS_DUAL_2PLL_BFC170P89B
		 ref_sor1 - DP_SINGLE_D3FCR90170P89B
		 ref_sor2 - DP_SINGLE_D3FCR90170P89B
		 ref_sor3 - DP_DUAL_2PLL_BFC200P116B
 USER_CUSTOM_ARGS (MAP)
	 1500_reset - 0
	 ATERM - 
	 ATERM.arg - specify the different termination value for different usb iobist patterns
	 ATPG_FTM_CM0 - 0
	 ATPG_FTM_CM1 - 0
	 ATPG_FTM_CM2 - 0
	 BKV - 0
	 BShValue - 
	 BShValue.arg - Barrelshift value for fbiobist tests in strobe mode
	 DUT_sense - 
	 DUT_sense.arg - if set "DUT_sense  1", will program DUT sense programming
	 EMU_mode - 
	 EMU_mode.arg - To change programming of mbist for emulation setup
	 FCV_sim_only_ftm - 
	 FCV_sim_only_ftm.arg - 1 dummy programming for FCV sim only
	 FCV_sim_only_mbist - 
	 FCV_sim_only_mbist.arg - 1 dummy programming for FCV mbist sim only
	 FCV_sim_only_sa - 
	 FCV_sim_only_sa.arg - 1 dummy programming for FCV sim only
	 HS_CUR_LVL - 
	 HS_CUR_LVL.arg - specify the different current value for different usb iobist patterns
	 Jtag2AxiEn - 0
	 ObsBusDebug - 0
	 RPD_CFG - 
	 RPD_CFG.arg - specify the different RPD_CFG for usb2 tests.
	 RPD_CTRL - 
	 RPD_CTRL.arg - specify the different pull down value for different usb iobist patterns
	 RPU_CFG - 
	 RPU_CFG.arg - specify the different RPU_CFG for usb2 tests
	 SQUELCH - 
	 SQUELCH.arg - specify the SQUELCH for usb2 pads
	 SerdesSelfTest_Init - 0
	 TESTMUXA - 
	 TESTMUXA.arg - Argument to select output voltage(pllA) on the VCM pin of the dp_dual pad
	 TESTMUXB - 
	 TESTMUXB.arg - Argument to select output voltage(pllB) on the VCM pin of the dp_dual pad
	 VDD_internal - 
	 VDD_internal.arg - For POD verification purporse
	 VT_sim_runtime_opt_only - 0
	 ac_char_split - 
	 ac_char_split.arg - fb ac char support
	 adc_coarse_gain - 
	 adc_coarse_gain.arg - used to specify coarse gain value of NAFLL ADC.
	 adc_coarse_offset - 
	 adc_coarse_offset.arg - used to specify coarse offset value of NAFLL ADC.
	 adc_coarse_vcm - 
	 adc_coarse_vcm.arg - used to specify coarse vcm value of ISENSE ADC.
	 adc_cvdd_sense - 
	 adc_cvdd_sense.arg - used to specify cvdd_sense value of NAFLL/ISENSE ADCs.
	 adc_dout - 
	 adc_dout.arg - used to specify dout data of NAFLL ADC.
	 adc_gain - 
	 adc_gain.arg - used to specify gain value of NAFLL ADC.
	 adc_gain_error - 
	 adc_gain_error.arg - used to specify gain error value of NAFLL/ISENSE ADCs.
	 adc_lsb_sel - 
	 adc_lsb_sel.arg - used to specify lsb_sel value of NAFLL ADC.
	 adc_nvdd - 
	 adc_nvdd.arg - used to specify input voltage of NAFLL ADC.
	 adc_offset - 
	 adc_offset.arg - used to specify offset value of NAFLL ADC.
	 adc_vcm - 
	 adc_vcm.arg - used to specify vcm value of ISENSE ADC
	 adc_vcm_cal - 
	 adc_vcm_cal.arg - used to specify vcm_cal value of ISENSE ADC.
	 adc_vcm_error - 
	 adc_vcm_error.arg - used to specify vcm error value of ISENSE ADC.
	 adc_vinm_pi - 
	 adc_vinm_pi.arg - used to specify VINM value of ISENSE ADC.
	 adc_vinp_int_error - 
	 adc_vinp_int_error.arg - used to specify vinp_int value of ISENSE ADC.
	 adc_vinp_pi - 
	 adc_vinp_pi.arg - used to specify VINP value of ISENSE ADC.
	 adc_vref_int - 
	 adc_vref_int.arg - used to specify vref_int value of NAFLL_ADC/ISENSE ADCs.
	 add_init_fbio_pwr_on - 0
	 ai_dbgRun - 
	 ai_dbgRun.arg - apply debug run of analog and ism tests. Waive some critical errors for temporary.
	 ai_regexp - 
	 ai_regexp.arg - regular expression used to control which components should be targeted easily for ANALOG/ISM tests.
	 align_cmd - 
	 align_cmd.arg - used in fbiobist
	 align_data - 
	 align_data.arg - used in fbiobist
	 all_clk - 0
	 all_fbp_rpg_enable - 0
	 all_fll - 0
	 all_gpc_rpg_enable - 0
	 all_pll - 0
	 all_scan_debug_chain - 0
	 all_top_fs - 
	 all_top_fs.arg - 1 to program all top_fs bits to 1 (fs clamps and redundant ports). 0 to not program any TOP_FS bits. 2 to program only FS clamp bits to 1
	 all_tpc_rpg_enable - 0
	 assertion_off - 0
	 bist_tag_debug - 0
	 bypass_cdc_macro - 0
	 bypass_display_plls - 0
	 cap_stagger - 0
	 capture_buf_1 - 0
	 capture_count - 
	 capture_count.arg - capture counter value in internal se mode
	 cdc_prgm - 0
	 cell_type - 
	 cell_type.arg - ISM_MINI ROSC_COMP VNSENSE TSOSC ROSC_BIN_METAL ROSC_BIN ALL BIN_COMP_BIN_METAL
	 change_periodic_eq_time_to_100us - 0
	 channel - 
	 channel.arg - channel for fb hbm iobist tests
	 channel_list - 
	 channel_list.arg - channel selection for fbiobist tests
	 check_procedure - 
	 check_procedure.arg - this argument is used to check procedure when "check_procedure==1"
	 chipletId_iobist - 
	 chipletId_iobist.arg - This is the cluster id which needs to be provided for which chiplet you want to run the test
	 chiplet_id_bit - 
	 chiplet_id_bit.arg - chiplet id bit need to set 1
	 chiplet_inst - 
	 chiplet_inst.arg - with this option , ruuse will call ip proc by chiplet_inst
	 chiplet_string - 
	 chiplet_string.arg - chiplet names
	 clk_force - 0
	 clk_mux_verif - 0
	 clk_pbuf - 
	 clk_pbuf.arg - override pattern for rdqs lanes
	 clock_bypass_tests_use_fixed_freq - 0
	 clock_div - 
	 clock_div.arg - clock division parameter for iobist/iochar clock type tests
	 comp_char - 
	 comp_char.arg - comp pad calibration for FB
	 concurrent - 0
	 cpm_corelation - 
	 cpm_corelation.arg - Selected between Zero MAX MIN for ISM_CPM ISM_CPM_FAIL_PATH_FREQ
	 cporft - 
	 cporft.arg - select CP or FT pattern for HBM IOBIST
	 cr_security - 0
	 cr_unlock - 0
	 ctsroot_cov - 
	 ctsroot_cov.arg - 1 to enable the toggle of the tmc2clk_ctsroot_disable_clk_gating to enhance the coverage
	 data_type - 
	 data_type.arg - select data or command for fb iobist
	 dbg_bus_chiplet_name - 
	 dbg_bus_chiplet_name.arg - chiplet name for which ist debug bus need to enable
	 dbg_bus_group - 
	 dbg_bus_group.arg - which group of the dbg bus need to observe
	 dc_test - 
	 dc_test.arg - select specific dc test for fb interface
	 debug_port_prog - 
	 debug_port_prog.arg - enable ftm_debug_port programming
	 debug_port_program - 0
	 debug_tag - 0
	 dft_switch_force_release - 0
	 dft_switch_force_value - 
	 dft_switch_force_value.arg - 0 or 1 or x or z the desired value to force onto the DFT switch force-release list (default x).
	 disable_bscan_sample_hold - 
	 disable_bscan_sample_hold.arg - 1 to disable bscan and sample hold programming. default is to enable
	 disable_chiplet_list - 
	 disable_chiplet_list.arg - 
	 disable_dieobj - 0
	 disable_fan_pwm - 
	 disable_fan_pwm.arg - 1 to disable fan pwm through minitmc programming
	 disable_gate_priv_signals - 0
	 disable_gpc_all_lsclamps - 0
	 disable_lpc_glpc - 
	 disable_lpc_glpc.arg - 1 to disable lpc/glpc setting
	 disable_pll - 
	 disable_pll.arg - list the plls name you want to disable, it will override what we have for enable_pll
	 disable_rr_group - 0
	 disable_skip_repair_load - 0
	 disp_pat_type - 
	 disp_pat_type.arg - sim or ate
	 display_manual_override - 0
	 display_pads_parallel_iobist_programming - 0
	 dp_cmode - 0
	 dram_edge_mode - 0
	 draw_acv_metrics - 0
	 dump_fbp - 0
	 dump_testConfig_yml - 
	 dump_testConfig_yml.arg - dump acv clock config data to specified file in yml format, and exit
	 dump_top - 0
	 dvfs_mode - 
	 dvfs_mode.arg - define gpcpll dvfs test mode
	 edge_mode - 
	 edge_mode.arg - user define edge_mode that will be run
	 emission - 0
	 en_bc - 0
	 en_dft_pgclamp - 0
	 en_func_lsclamp - 0
	 en_gpc_all_lsclamps - 0
	 en_lsclamp - 0
	 en_pgclamp - 0
	 en_ram_assist - 0
	 en_sleep_en_pgclamp - 0
	 en_sram_pgclamp - 0
	 enable_all_scandebug_chain - 0
	 enable_atpg_EOT - 0
	 enable_bscan_sample_hold - 
	 enable_bscan_sample_hold.arg - 1 to enable sample hold of A and EN for all IOs in Padlets
	 enable_cal_master - 0
	 enable_check_ftm_engine_func_clock - 0
	 enable_chiplet_list - 
	 enable_chiplet_list.arg - list the chiplet(instance) name you don't want to bypass
	 enable_ddll_training - 0
	 enable_debug_bus_all - 
	 enable_debug_bus_all.arg - 1 to enable debug bus GPIO
	 enable_debug_bus_obs - 
	 enable_debug_bus_obs.arg - enable debug bus for MATHS
	 enable_debug_bus_pin_list - 
	 enable_debug_bus_pin_list.arg - pin list of specific Gpio pads for debug bus
	 enable_debug_bus_selection - 
	 enable_debug_bus_selection.arg - 1 to enable debug bus MUX
	 enable_debug_bus_thru_bcell - 
	 enable_debug_bus_thru_bcell.arg - 1 to enable debug bus through Boundary Scan Cell
	 enable_dp - 0
	 enable_fll - 
	 enable_fll.arg - list the flls name you want to enable
	 enable_g0_0_all_lsclamps - 0
	 enable_g0_0_dft_lsclamps - 0
	 enable_g0_1_all_lsclamps - 0
	 enable_g0_1_dft_lsclamps - 0
	 enable_g0_2_all_lsclamps - 0
	 enable_g0_2_dft_lsclamps - 0
	 enable_g0_3_all_lsclamps - 0
	 enable_g0_3_dft_lsclamps - 0
	 enable_g0_4_all_lsclamps - 0
	 enable_g0_4_dft_lsclamps - 0
	 enable_g0_5_all_lsclamps - 0
	 enable_g0_5_dft_lsclamps - 0
	 enable_g0_6_all_lsclamps - 0
	 enable_g0_6_dft_lsclamps - 0
	 enable_g0_7_all_lsclamps - 0
	 enable_g0_7_dft_lsclamps - 0
	 enable_gate_priv_signals - 0
	 enable_glitch_check - 0
	 enable_gpc_func_lsclamps - 0
	 enable_gphy - 0
	 enable_ip - 
	 enable_ip.arg - list the ip which you want to check in XTR
	 enable_maths_scope - 0
	 enable_nafll - 0
	 enable_nmeas_during_ftm - 0
	 enable_nvhs_cluster_body - 0
	 enable_nvl_uphy - 0
	 enable_obs_clk_ftm - 
	 enable_obs_clk_ftm.arg - 1 to observe clock at port level.
	 enable_obs_fast_step_wide_en - 
	 enable_obs_fast_step_wide_en.arg - 1 to observe fast_step_wide_en.
	 enable_obs_scan_en_ftm - 
	 enable_obs_scan_en_ftm.arg - 1 to enable the scan observation on pad in FTM mode
	 enable_obs_scan_en_sa - 
	 enable_obs_scan_en_sa.arg - 1 to enable the scan observation on pad in SA mode
	 enable_onehot - 0
	 enable_pex_cluster_body - 0
	 enable_pex_uphy - 0
	 enable_pll - 
	 enable_pll.arg - list the plls name you want to enable
	 enable_pll_force - 
	 enable_pll_force.arg - used for pll force
	 enable_sample_hold_flush_seq - 
	 enable_sample_hold_flush_seq.arg - 1 to enable the workaround sample & hold flush feature
	 enable_sample_hold_or_bscan - 
	 enable_sample_hold_or_bscan.arg - 1 to enable sample hold feature. default is bscan
	 enable_scan_debug - 
	 enable_scan_debug.arg - list of scan debug chain
	 enable_scandebug_chain - 0
	 enable_scandebug_chain_list - 
	 enable_scandebug_chain_list.arg - list of scan debug chain
	 enable_second_fuse_load - 0
	 enable_t0_level_uphy - 0
	 enable_uphy_internal_scope - 0
	 enable_usb_uphy - 0
	 eom_kill_retrain - 
	 eom_kill_retrain.arg - args to kill retrain enable in eom sequence.
	 eom_waittime - 
	 eom_waittime.arg - args to add waittime from command line in us.Min 1 jtag cycle.If arg is null, it assumes 200us
	 ext - 
	 ext.arg - setting for fbiobist externalloopback tests
	 extra_disable_event_list - 
	 extra_disable_event_list.arg - define fro extra_disable_event_list
	 fabric_mode_value - 
	 fabric_mode_value.arg - fabric mode value to generate patterns
	 fast_sim_mode - 0
	 fb_chiplet - 
	 fb_chiplet.arg - for running chiplet specific instances
	 fb_hbm - 
	 fb_hbm.arg - fb_hbm iobist specific custom arguments
	 fom_mode - 
	 fom_mode.arg - args to program different fom_modes ARG should be in the below format. STRING.fom_mode.nblks.nerrs
	 force_dp - 0
	 force_fuse_idle - 0
	 force_nvl_uphy - 0
	 force_pex_uphy - 0
	 force_pll - 0
	 force_uphy - 0
	 force_usb_uphy - 0
	 freerunning_serdes_clock - 0
	 fs_en - 
	 fs_en.arg - Floor sweep enable for fbiobist
	 fs_rpg_enable - 0
	 fs_top_up - 
	 fs_top_up.arg - fs top up argument
	 fs_top_up_init - 0
	 ftm_dummy_cycle - 
	 ftm_dummy_cycle.arg - number of anticipated ATPG pattern cycles between scan_en negedge to the first testclk capture pulse edge. Default 10
	 ftm_mode - 
	 ftm_mode.arg - Default dynamic_ftm. Choose from dynamic_ftm, hybrid_occ, occ
	 ftm_phase_length_override - 
	 ftm_phase_length_override.arg - specify pairs of <chiplet_inst>.<field> <value>
	 ftm_phase_override - 
	 ftm_phase_override.arg - specify pairs of <chiplet_inst>.<field> <value>
	 ftm_sequential - 0
	 ftm_stagger_us - 
	 ftm_stagger_us.arg - FTM staggering time between each gpc in microseconds
	 full_chip - 0
	 fuse_reset - 0
	 fuse_valid_force - 1
	 gen2_wide_mode - 0
	 gen_mode - 
	 gen_mode.arg - PCIE clock run in different gen modes you specify , default run gen3
	 gpc_fs_sku - 
	 gpc_fs_sku.arg - enable GPC FS sku. Should be used for only TAM.
	 gpc_stagger_yaml - 
	 gpc_stagger_yaml.arg - YAML for broadcast GPC partition stagger config
	 gr_rpg_enable - 0
	 half_fbp_reverse_rpg_enable - 0
	 half_fbp_rpg_enable - 0
	 half_gpc_rpg_enable - 0
	 half_link_pm - 0
	 half_tpc_rpg_enable - 0
	 hbm_channel - 
	 hbm_channel.arg - channel for fb hbm iobist tests
	 hbm_mode - 
	 hbm_mode.arg - MATHS ATE to select HBM2E or HBM3
	 host_reset - 0
	 host_reset_1500 - 0
	 hostclk_div2 - 0
	 htol_vauxc_1p05 - 
	 htol_vauxc_1p05.arg - htol vauxc setting for fb
	 hybrid_SFM - 
	 hybrid_SFM.arg - 1 trimbcast programming for single flop mode gate sims
	 ignore_vco_spec - 
	 ignore_vco_spec.arg - list of PLL instance names where you want ACV to dynamically extend PLL min/max limits as necessary from their frequency targets.
	 imem_file - 
	 imem_file.arg - To provide package file for imem loading
	 init_body_split - 
	 init_body_split.arg - init body split for htol
	 instance - 
	 instance.arg - used in fbiobist tests
	 instance_list - 
	 instance_list.arg - instance setting for fbiobist tests
	 interp_sweep - 0
	 involve_intertest_seq - 0
	 io_program_mode_sel - 
	 io_program_mode_sel.arg - used for scan io prgm select
	 iobist_fsim - 0
	 iobist_lanewise - 
	 iobist_lanewise.arg - Provide info on lanewise patterns for iobist
	 iobist_user_args - 
	 iobist_user_args.arg - to use user args for mbist
	 iodfx_over_maths - 0
	 ip_list - 
	 ip_list.arg - list of IPs to be programmed
	 isense_for_tu117 - 
	 isense_for_tu117.arg - switch from tu117/tu117 for isense adc.
	 ism_analog_ip_level - 
	 ism_analog_ip_level.arg - flag to tell it is verified in IP level for ISM and analog tests.
	 ism_analog_output_gen - 
	 ism_analog_output_gen.arg - switch used to specify if generate output files or not for ISM/ANALOG tests.
	 ism_parallel_load - 
	 ism_parallel_load.arg - used to specify if simulation run with parallel load feature.
	 ist_lbist_1chain - 0
	 ist_lbist_6chain - 0
	 ist_mode - 0
	 jtag2xve_reset_override - 0
	 jtag_broadcast_client_iobist - 
	 jtag_broadcast_client_iobist.arg - To set broadcast mode or not
	 jtag_goodn - 0
	 keep_byp - 0
	 l2_rpg_enable - 0
	 lane - 
	 lane.arg - trim selection for fbiobist tests
	 lane_list - 
	 lane_list.arg - trim selection for fbiobist tests
	 leakage_pin - 
	 leakage_pin.arg - enables a specific pin per brick for leakage measurements
	 link_scan_mode - 
	 link_scan_mode.arg - tell link scan mode
	 loadadj_dp - 
	 loadadj_dp.arg - program LOADADJ values
	 local_TP - 
	 local_TP.arg - Parsing local test plan for ISM/ANALOG tests.
	 local_ftm_mode - 
	 local_ftm_mode.arg - if 1,use local_ftm
	 low_1687_opt - 1
	 lpc_prog_disable - 0
	 mask_drv_amp_electrical_parametrs - 0
	 mask_electrical_parametrs - 0
	 math_j2h - 0
	 maths_ate_skip_upm - 0
	 maths_init - 0
	 maths_scope_domain - 
	 maths_scope_domain.arg - this is to tell which clock domain for maths clock scope. usually not needed as MAS could change the selection by TAG, but in case MAS was not working, and is only for debug
	 maths_specific_reset_init - 0
	 maths_specific_ssn_init - 0
	 mbist_flat_mode - 
	 mbist_flat_mode.arg - By default 0 for rtl verif, 1 for flat-verif and production images
	 mbist_un_init - 0
	 mbist_user_args - 
	 mbist_user_args.arg - to use user args for mbist
	 monitor - 0
	 ms_rppg_enable - 0
	 ms_rppg_only_enable - 0
	 nafll - 0
	 nafll_as_clk_src - 0
	 nv_jtag_mode - 0
	 nvl_link - 
	 nvl_link.arg - nvlink instance to be enabled
	 nvl_rx_clk_select - 
	 nvl_rx_clk_select.arg - select rx clk source valid options are l0_rx, l3_rx and lx_tx
	 nvlink_fast_phy - 
	 nvlink_fast_phy.arg - arg to use fast phy handshakes for speedup of simulation.
	 nvlink_invert_data - 
	 nvlink_invert_data.arg - arg to invert the tx data as inverted by external loopback on loadboard.
	 nvlink_refsel - 
	 nvlink_refsel.arg - arg to choose refclk freq for nvlink
	 nvlink_setting - 
	 nvlink_setting.arg - arg to choose nvlink programmibng setting for different patterns No value means default setting.
	 nvlink_sm - 
	 nvlink_sm.arg - arg to choose statemachine OR jtagsequence for nvlink
	 nvlink_use_j2h - 
	 nvlink_use_j2h.arg - arg to use j2h instead of j2pri in nvlink.
	 nvlink_vref - 
	 nvlink_vref.arg - arg to choose clock /analog voltage for nvlink/pex pads.
	 obs_scan_en_ip - 
	 obs_scan_en_ip.arg - choose the IP that we want to obs its internal scan_en
	 off_pex_assert - 0
	 offset_nafll - 0
	 onehot_mode - 
	 onehot_mode.arg - user define onehot_mode that will be run
	 open_loop_for_nafll - 0
	 override_dump_disable - 0
	 overrige_pll_freq - 
	 overrige_pll_freq.arg - override the pll freq by cmd
	 pa_inst - 
	 pa_inst.arg - used in fbiobist
	 pad_inst_regexp_list - 
	 pad_inst_regexp_list.arg - list of all pad instance regexp for including for a given module during padcatl verif test
	 padcal_vref - 0
	 patbuf_data - 
	 patbuf_data.arg - patbuf_data is used for fbiobist if not in prbs mode
	 patternBuf - 
	 patternBuf.arg - specify the patternBuf data, replicate the data the number of times patternBuffer width. Use only in binary.
	 pattern_gen - 
	 pattern_gen.arg - if set "pattern_gen = 1", will generate STIL pattern
	 pbuf1 - 
	 pbuf1.arg - used in fbiobist
	 pbuf2 - 
	 pbuf2.arg - used in fbiobist
	 pex_chiplet_name - 
	 pex_chiplet_name.arg - chiplet_name where pex exists
	 pex_clk_trim_jtag - 
	 pex_clk_trim_jtag.arg - Enables pex clock trimmer programming through jtag
	 pex_config_type - 
	 pex_config_type.arg - Configuring pex electrical parameterseither jtag or j2h
	 pex_debug_jtag_force - 
	 pex_debug_jtag_force.arg - Adds debug jtag_forces
	 pex_eom - 
	 pex_eom.arg - enable eom RX patterns for EYE height/width readings
	 pex_link - 
	 pex_link.arg - pex instance to be enabled
	 pex_ltssm_lpbk_wait_time_ms - 
	 pex_ltssm_lpbk_wait_time_ms.arg - Wait cycles needed to reach pex ltssm lpbk state
	 pex_num_lanes - 
	 pex_num_lanes.arg - number of lanes in pex_iobist
	 pex_pad_electrical - 
	 pex_pad_electrical.arg - Enables pex pad electrical settings programing through jtag
	 pex_pad_electrical_j2h - 
	 pex_pad_electrical_j2h.arg - Enables pex pad electrical settings programing through jtag
	 pex_pat_type - 
	 pex_pat_type.arg - pattern generation for either ate or sim
	 pex_pbuf_data - 
	 pex_pbuf_data.arg - pass pbuf data to be loaded into pattern buffer
	 pex_read_back_reg - 
	 pex_read_back_reg.arg - Read back pex cfg registers
	 pex_read_back_stat_reg - 0
	 pex_secm - 
	 pex_secm.arg - enable TX SE-CM single ended common mode bypass patterns
	 pinmux_mode - 
	 pinmux_mode.arg - select the pin mux mode
	 pll_target_override - 
	 pll_target_override.arg - for ACV
	 pod_Down_TH - 
	 pod_Down_TH.arg - For POD verification purporse
	 pod_FF_GATE_Vmin - 
	 pod_FF_GATE_Vmin.arg - For POD verification purporse
	 pod_GATE_Vmin - 
	 pod_GATE_Vmin.arg - For POD verification purporse
	 pod_Up_TH - 
	 pod_Up_TH.arg - For POD verification purporse
	 pod_VDD_internal - 
	 pod_VDD_internal.arg - For POD verification purporse
	 pre_set_gpc_power_status - 0
	 preload_image - 0
	 priv_ring_constraint - 0
	 program_agc - 
	 program_agc.arg - args to enable agc programming in pex/nvhs.
	 program_fabric_mode - 0
	 protocol_bist_ip - 
	 protocol_bist_ip.arg - 1 to enable Protocol bist IP controller test
	 protocol_bist_link - 
	 protocol_bist_link.arg - 1 to enable Protocol bist Scanlink test
	 protocol_bist_top - 
	 protocol_bist_top.arg - 1 to enable Protocol bist top controller test
	 pullu_pulld - 
	 pullu_pulld.arg - To enable pull up and pull dn for GPIO char
	 qeye_enable - 0
	 qpop_depth - 
	 qpop_depth.arg - fb iobist qpop depth
	 read_debug_regs - 
	 read_debug_regs.arg - args to enable reset programming.
	 reduced_partition_segments - 
	 reduced_partition_segments.arg - 1 if number of segment is less than 6
	 refmpll_mode - 0
	 remove_power_pin - 0
	 rep_chnl - 
	 rep_chnl.arg - used in fbiobist
	 reset_1500 - 0
	 reset_from_sf - 
	 reset_from_sf.arg - reset_from_sf
	 reset_override_for_x - 0
	 resync_fstate - 
	 resync_fstate.arg - fstate yml file for the resync_serdes procedure
	 resync_serdes - 0
	 ribist_compile1_skip - 0
	 ribist_compile3_skip - 0
	 rpbuf - 
	 rpbuf.arg - used in fbiobist
	 rsf_fstate - 
	 rsf_fstate.arg - rsf_fstate
	 run_chiplet - 
	 run_chiplet.arg - args to choose which chiplet to run
	 rx_sel - 
	 rx_sel.arg - fb_hbm iobist specific custom arguments
	 rx_term_mode_1 - 
	 rx_term_mode_1.arg - args to select 50_ohm or 100_ohm in rx_termination.
	 sa_standalone_clk_config - 0
	 sbchar_purpose - 
	 sbchar_purpose.arg - specify the purpose genvec or verilog of jtag override.
	 scalejtag - 
	 scalejtag.arg - use this for using modifying set_tck_multiple. Implemented
	 scan_freq - 
	 scan_freq.arg - FTM scan frequency (90.1 MHz default in simulation), used to calculate phase and phase_length fields
	 se_assert - 
	 se_assert.arg - SE assert counter value in internal se mode
	 se_deassert - 
	 se_deassert.arg - SE deassert counter value in internal se mode
	 secm_register_update - 
	 secm_register_update.arg - args to enable tx_rate_ctrl register prorgamming.
	 secondary_die_init - 0
	 self_extra - 0
	 serdes_div_ratio - 
	 serdes_div_ratio.arg - choose serdes divider value
	 serdes_div_ratio_GPD_F0 - 
	 serdes_div_ratio_GPD_F0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_G0 - 
	 serdes_div_ratio_GPD_G0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_M0 - 
	 serdes_div_ratio_GPD_M0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_N0 - 
	 serdes_div_ratio_GPD_N0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_S0 - 
	 serdes_div_ratio_GPD_S0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_X0 - 
	 serdes_div_ratio_GPD_X0.arg - choose serdes divider value
	 serdes_stagger - 0
	 shut_drampll - 0
	 shut_testclk - 0
	 sim_with_upm - 
	 sim_with_upm.arg - For ISM, specify to run simulation with those settings defined in UPM file.
	 simple_test - 
	 simple_test.arg - if add "-simple_test 1", we will just test several SEL values for
	 skip_atpg_part - 0
	 skip_bypass_cdc_macro - 0
	 skip_custom_post_reset - 0
	 skip_custom_release_reset - 0
	 skip_custom_setup_chipctl - 0
	 skip_custom_setup_clock - 0
	 skip_custom_setup_pad - 0
	 skip_custom_setup_pll_postreset - 0
	 skip_custom_setup_pll_prereset - 0
	 skip_custom_setup_postclock - 0
	 skip_custom_setup_preclock - 0
	 skip_custom_setup_reset - 0
	 skip_custom_setup_sdiv14 - 0
	 skip_div_reset - 0
	 skip_fuse_reset_override - 0
	 skip_hbm_cluster - 0
	 skip_init_chip_clock - 0
	 skip_init_fbio_pwr_on - 0
	 skip_io_program - 0
	 skip_ism_analog_module_file - 
	 skip_ism_analog_module_file.arg - turn off importing ISM/ANALOG cell module file.
	 skip_jtag_clk_async_rst_ovr - 0
	 skip_mbb_cluster - 0
	 skip_mbist_body - 
	 skip_mbist_body.arg - 0 run mbist body
	 skip_nvhs_cluster - 0
	 skip_overall_init - 0
	 skip_pad_control_disab - 0
	 skip_padcal - 0
	 skip_pex - 0
	 skip_pex_cluster - 0
	 skip_pex_proc - 0
	 skip_prgm_com - 0
	 skip_scan_en_obs - 0
	 skip_second_reset_assertion - 0
	 skip_setup_lfa - 0
	 skip_setup_top_constraints - 0
	 skip_static_fuse_wait - 0
	 skip_stub - 0
	 skip_ufi_program - 0
	 skip_unlock_jtag - 0
	 skip_uphy_fsm_force - 0
	 special_unlock_stub - 0
	 stagger_enable - 
	 stagger_enable.arg - 1 to enable clock staggering
	 stagger_yaml - 
	 stagger_yaml.arg - YAML for partition stagger config
	 status_link_width - 
	 status_link_width.arg - 1,2,4,8
	 strapValue - 
	 strapValue.arg - strapValue setting for jtagtest boundary test. If bsdl file define strap0=1, set strapValue=1, otherwise set strapValue=0
	 subtest_mbist - 
	 subtest_mbist.arg - mbist test to be run for MATHS ATE
	 syncptr - 
	 syncptr.arg - SYNC_PTR value for fbiobist tests
	 tag_iochar_en - 0
	 tag_on_all_regs - 0
	 tam_forceflow - 0
	 tam_ip_broadcast_fast_scanin_default_pipes - 
	 tam_ip_broadcast_fast_scanin_default_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 tam_ip_broadcast_fast_scanin_pipes - 
	 tam_ip_broadcast_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 tam_ip_from_tam_top_fast_scanout_pipes - 
	 tam_ip_from_tam_top_fast_scanout_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 tam_ip_tam_top_fast_scanin_pipes - 
	 tam_ip_tam_top_fast_scanin_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 tam_ip_tam_top_fast_scanout_pipes - 
	 tam_ip_tam_top_fast_scanout_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 tam_ip_to_tam_top_fast_scanin_pipes - 
	 tam_ip_to_tam_top_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 tam_link_fast_scanin_pipes - 
	 tam_link_fast_scanin_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 tam_link_fast_scanout_pipes - 
	 tam_link_fast_scanout_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 tam_maths_backbone - 0
	 target_region - 
	 target_region.arg - to use user args for mbist
	 test_trigger - 0
	 tmax_init - 0
	 top_reset_1500 - 0
	 trim - 
	 trim.arg - trim setting for fbiobist tests
	 trimmer_verify - 0
	 tsense - 0
	 tsense_avss - 
	 tsense_avss.arg - gen tsense_avss pattern
	 tsense_fuse - 
	 tsense_fuse.arg - gen tsense_post_cal pattern
	 turn_off_eq_waittime - 
	 turn_off_eq_waittime.arg - arg to turn off periodic equalization before running the eom test. Default value is 200us
	 tx_amp_val - 
	 tx_amp_val.arg - To parse TX_AMP value for display pads.
	 tx_pu_val - 
	 tx_pu_val.arg - To parse TX_PU value for display pads.
	 unbpyass_duplicate_gpc - 0
	 unique_chiplet - 0
	 uphy_1x_2x - 
	 uphy_1x_2x.arg - for uphy
	 uphy_clk - 
	 uphy_clk.arg - uphy debug clock on UPHY TERMP pi
	 uphy_clk_idle - 0
	 uphy_clk_sel_func - 0
	 uphy_drv_pre - 
	 uphy_drv_pre.arg - uphy's TX_DRV_PRE value
	 uphy_l4_list - 
	 uphy_l4_list.arg - UPHY l4 pad list
	 uphy_l8_list - 
	 uphy_l8_list.arg - UPHY l8 pad list
	 uphy_l16_byp_data_list - 
	 uphy_l16_byp_data_list.arg - bypass list for the uphy iochar
	 uphy_l16_list - 
	 uphy_l16_list.arg - UPHY l16 pad list
	 uphy_lane - 
	 uphy_lane.arg - for uphy internal clock scope
	 uphy_link - 
	 uphy_link.arg - uphy pad instance for vos/pmu read
	 uphy_no_power_down - 0
	 uphy_nvhs_lanes - 
	 uphy_nvhs_lanes.arg - UPHY lanes for NVHS
	 uphy_partition - 
	 uphy_partition.arg - for uphy internal clock scope
	 uphy_secm - 
	 uphy_secm.arg - enable TX SE-CM single ended common mode bypass patterns
	 uphy_sub_lane - 
	 uphy_sub_lane.arg - for uphy internal clock scope
	 use_imem_load_file - 
	 use_imem_load_file.arg - To take data and address info from package file. Otherwise by default aaaa is written on rams.
	 vaux - 
	 vaux.arg - VAUXC/P and VCLAMP settings for fbiobist tests
	 vddp - 
	 vddp.arg - VDDP setting for fbiobist tests
	 vdect_Down_TH - 
	 vdect_Down_TH.arg - For VDECT verification purporse
	 vdect_Up_TH - 
	 vdect_Up_TH.arg - For VDECT verification purporse
	 vdect_enable_vdd_change - 
	 vdect_enable_vdd_change.arg - For VDECT verification purpose
	 vend_id - 0
	 verify_pex_ovrd - 
	 verify_pex_ovrd.arg - verified pex pll/pad ctl vals for override
	 vidle_production_mode - 0
	 vref_sel - 
	 vref_sel.arg - used in fbiobist
	 wbr_injectX - 0
	 wr_align_list - 
	 wr_align_list.arg - enables wr align override during fb iobsit iochar tests
	 xtr_ip_broadcast_fast_scanin_default_pipes - 
	 xtr_ip_broadcast_fast_scanin_default_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 xtr_ip_broadcast_fast_scanin_pipes - 
	 xtr_ip_broadcast_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 xtr_ip_control_slow_compensatory_default_pipes - 
	 xtr_ip_control_slow_compensatory_default_pipes.arg - Default slow compensatory pipes
	 xtr_ip_control_slow_compensatory_pipes - 
	 xtr_ip_control_slow_compensatory_pipes.arg - Controlled using XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel0, XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel1
	 xtr_ip_control_slow_default_pipes - 
	 xtr_ip_control_slow_default_pipes.arg - Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
	 xtr_ip_control_slow_pipes - 
	 xtr_ip_control_slow_pipes.arg - Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
	 xtr_ip_from_tam_top_fast_scanout_pipes - 
	 xtr_ip_from_tam_top_fast_scanout_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 xtr_ip_misr_slow_pipes - 
	 xtr_ip_misr_slow_pipes.arg - Slow Pipes added by Scan Flow between partition on misr_daisy_scan_out path
	 xtr_ip_tam_top_fast_scanin_pipes - 
	 xtr_ip_tam_top_fast_scanin_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 xtr_ip_tam_top_fast_scanout_pipes - 
	 xtr_ip_tam_top_fast_scanout_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 xtr_ip_to_tam_top_fast_scanin_pipes - 
	 xtr_ip_to_tam_top_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 xtr_link_fast_scanin_pipes - 
	 xtr_link_fast_scanin_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 xtr_link_fast_scanout_pipes - 
	 xtr_link_fast_scanout_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 xtr_proc_jtag_config_mtc_div_offset - 
	 xtr_proc_jtag_config_mtc_div_offset.arg - Offset between proc_clk_en and data being sent from MTC.
	 xtr_proc_jtag_config_mtc_procClk_pipes - 
	 xtr_proc_jtag_config_mtc_procClk_pipes.arg - Number of pipe stages on proc_clk_en
	 xtr_proc_jtag_config_mtc_rPipes - 
	 xtr_proc_jtag_config_mtc_rPipes.arg - Number of pipe stages from MTC to IP
	 xtr_proc_jtag_config_mtc_scanin_dw - 
	 xtr_proc_jtag_config_mtc_scanin_dw.arg - Number of scanin double words (Rounded to the nearest multiple of 32).
	 xtr_proc_jtag_config_mtc_scanout_dw - 
	 xtr_proc_jtag_config_mtc_scanout_dw.arg - Number of scanout double words (Rounded to the nearest mutliple of 32).
	 xtr_proc_jtag_config_mtc_seFall2seRise - 
	 xtr_proc_jtag_config_mtc_seFall2seRise.arg - Number of cycles after SE Fall to SE rise (Capture)
	 xtr_proc_jtag_config_mtc_seRise2shiftClkEn - 
	 xtr_proc_jtag_config_mtc_seRise2shiftClkEn.arg - Number of cycles after rising of SE to enable shift_clk_en
	 xtr_proc_jtag_config_mtc_se_pipes - 
	 xtr_proc_jtag_config_mtc_se_pipes.arg - Number of pipe stages on Scan Enable
	 xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall - 
	 xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall.arg - Number of cycles after falling of Shift_clk_en to Scan Enable=0
	 xtr_proc_jtag_config_mtc_shiftClkEn_pipes - 
	 xtr_proc_jtag_config_mtc_shiftClkEn_pipes.arg - Number of pipe stages on shift_clk_en
	 xtr_proc_jtag_config_mtc_wPipes - 
	 xtr_proc_jtag_config_mtc_wPipes.arg - Number of pipe stages from IP to MTC
	 xtr_proc_jtag_config_mtc_wr_fifo_wr_limit - 
	 xtr_proc_jtag_config_mtc_wr_fifo_wr_limit.arg - Number of entries that can be written into MTC Write FIFO (in case a stall occurs).
	 xtr_scan_in - 
	 xtr_scan_in.arg - 24, 18, 12, 6
	 xtr_target_ip_list - 
	 xtr_target_ip_list.arg - list of IPs for which ufi reset should be deasserted. List the IPs whose XTR codec you want to enable here.
	 xtr_ufi_selftest - 0
 acv_config_key - __TOP__
#############################PRINT END####################################
INFO: Call API to set property for JET on i1687 design
test_name is: jtagtest.j2h
INFO: set_property i1687_astar_optimization_level Low (Suggested added in Bug 3544628 to avoid long dryrun time, detail usage in Bug 3505332)
INFO: Reset pins are : erot_reset_n jtag_trst_
NFO: Assert chip reset pin: erot_reset_n...
(INFO:VEC_308) Cycle 0, Pin "erot_reset_n", WFC changes '1' -> '0'.
NFO: Assert chip reset pin: jtag_trst_...
INFO : gh100 pkid is 593
INFO: force fuse sense done , so we won't need to wait for fuse loading
01/10/2023 01:29:14==============@cycle 0 ENTER procedure: ::ATE::AteChipctlUtils::get_power_pin_from_die==============
INFO: power pins {syspll_agnd syspll_avdd fuse_src vddp_misc1_int mram_vreg_ext vddp_ap0_int GND vddp_ap1_int vclamp_ap0_int vclamp_ap1_int mram_vddio erot_vdd0p8 vddp_misc0_int vddp_vrefro_int mram_test_ana1 mram_test_ana2 mram_test_ana3}
01/10/2023 01:29:14==============@cycle 0 LEAVE procedure: ::ATE::AteChipctlUtils::get_power_pin_from_die==============
INFO: The current run dir is : /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtagtest
INFO: The current chip_ctl.tn version is : //ate/sr01/a01/jtag/chip_ctl.tn#2 - /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtag/chip_ctl.tn
(INFO:VEC_308) Cycle 0, Pin "fuse_en", WFC changes '0' -> '1'.
API_INFO: Setting $ACTIVE_REG_LIST to following: total 0 registers
01/10/2023 01:29:14==============@cycle 0 LEAVE procedure: ::test_preamble_procedure==============
(INFO:VEC_548) begin of reset_tap
TB_IOCM_select_None_en
TB_IOCM_select_htol_en
TB_clock_byp_mon_active
TB_clock_glitch_mon_active
TB_clock_mon_active
TB_clock_mon_error
TB_clock_mon_heartBeat_active
TB_clock_mon_mode_0
TB_clock_mon_mode_1
TB_clock_mon_mode_2
TB_clock_pll_mon_active
TB_clock_scandebug_stage1
TB_clock_scandebug_stage2
TB_clock_scandebug_stage3
TB_enable_custom_tb
TB_enable_evcd_dump
TB_enable_fsdb_dump
TB_package_d
TB_package_mid
TB_save_vcs_session
TB_sd_partition_aware_enable
TB_sd_sim_final_chk
TB_tck_freq_0
TB_tck_freq_1
TB_tck_freq_10
TB_tck_freq_11
TB_tck_freq_12
TB_tck_freq_13
TB_tck_freq_14
TB_tck_freq_15
TB_tck_freq_16
TB_tck_freq_17
TB_tck_freq_18
TB_tck_freq_19
TB_tck_freq_2
TB_tck_freq_20
TB_tck_freq_3
TB_tck_freq_4
TB_tck_freq_5
TB_tck_freq_6
TB_tck_freq_7
TB_tck_freq_8
TB_tck_freq_9
TB_tck_mult_0
TB_tck_mult_1
TB_tck_mult_2
TB_tck_mult_3
TB_tck_mult_4
ap0_boot_ctrl_0_n_gp01
ap0_boot_ctrl_1_n_gp02
ap0_fw_intr_n_gp05
ap0_i3c_scl
ap0_i3c_sda
ap0_mux_ctrl_n_gp06
ap0_pgood_gp07
ap0_qspi_clk
ap0_qspi_cs0_n
ap0_qspi_cs1_n
ap0_qspi_erot_cs_n
ap0_qspi_io0
ap0_qspi_io1
ap0_qspi_io2
ap0_qspi_io3
ap0_reset_ind_n_gp09
ap0_reset_mon_n_gp10
ap0_reset_n_gp08
ap0_spi_pwr_kill_gp11
ap1_boot_ctrl_0_n_gp12
ap1_boot_ctrl_1_n_gp13
ap1_fw_intr_n_gp16
ap1_i3c_scl
ap1_i3c_sda
ap1_mux_ctrl_n_gp17
ap1_pgood_gp18
ap1_qspi_clk
ap1_qspi_cs0_n
ap1_qspi_cs1_n
ap1_qspi_erot_cs_n
ap1_qspi_io0
ap1_qspi_io1
ap1_qspi_io2
ap1_qspi_io3
ap1_reset_ind_n_gp20
ap1_reset_mon_n_gp21
ap1_reset_n_gp19
ap1_spi_pwr_kill_gp22
boot_qspi_clk
boot_qspi_cs_n
boot_qspi_io0
boot_qspi_io1
boot_qspi_io2
boot_qspi_io3
erot_error_n
erot_gnt_ap0_n_gp04
erot_gnt_ap1_n_gp15
erot_led_gp23
erot_oob_dspi_clk
erot_oob_dspi_cs_n
erot_oob_dspi_intr_n
erot_oob_dspi_io0
erot_oob_dspi_io1
erot_oob_i3c_scl
erot_oob_i3c_sda
erot_qspi0_clk
erot_qspi0_cs0_n
erot_qspi0_cs1_n
erot_qspi0_io0
erot_qspi0_io1
erot_qspi0_io2
erot_qspi0_io3
erot_qspi1_clk
erot_qspi1_cs0_n
erot_qspi1_cs1_n
erot_qspi1_io0
erot_qspi1_io1
erot_qspi1_io2
erot_qspi1_io3
erot_recovery_n
erot_req_ap0_n_gp03
erot_req_ap1_n_gp14
erot_reset_n
erot_vdd1p8_1
erot_vdd_good
fuse_en
fuse_src
jtag_tck
jtag_tdi
jtag_tdo
jtag_tms
jtag_trst_
misc_i2c_scl_gp24
misc_i2c_sda_gp25
mram_vddio
mram_vreg_ext
mram_wp_n
nvjtag_sel
obs0_gp26
obs1_gp27
tsense_vref_dbg
uart_rx
uart_tx
vclamp_ap0_int
vclamp_ap1_int
vddp_ap0_int
vddp_ap1_int
vddp_misc0_int
vddp_misc1_int
vddp_vrefro_int
xtal_clk_dft
<end_header>
(INFO:VEC_313) TN->PLI: force tb.ftm_mode 0 0 0
(INFO:VEC_313) TN->PLI: force tb.htol_mode 0 0 0
(INFO:VEC_313) TN->PLI: s3_ucli_cmd force tb.ftm_ref_clk 1, 0 1000ps -repeat 2000ps
(INFO:VEC_313) TN->PLI: force tb.TB_fuse_valid_force 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.syspll_agnd 0 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.syspll_avdd 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.fuse_src 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_misc1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_vreg_ext 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_ap0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.GND 0 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_ap1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vclamp_ap0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vclamp_ap1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_vddio 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.erot_vdd0p8 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_misc0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_vrefro_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana1 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana2 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana3 1 0 0
(INFO:VEC_590) Jtag 1149 compliance mode is on
    cycle 13  shift_ir 10 018
        shift_ir_binary 0000011000
(INFO:VEC_301) Cycle 18 ChainIndex=0 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 18 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 19 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 20 ChainIndex=2 Programming value 8'h05 --> 8'h06 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/TEST_MASTER_CTRL
    cycle 30  shift_dr 19 00000
        expected XXXXXXXXXXXXXXXXXXX
        shift_dr_binary 0000000000000000000
        shift_dr_mask U111111111111111111
(INFO:VEC_301) Cycle 33 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/TEST_MASTER_CTRL"
(INFO:VEC_569A) Cycle 33 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="host_sel"
(INFO:VEC_569A) Cycle 34 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="mtc_sel"
(INFO:VEC_569A) Cycle 35 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="host_active"
(INFO:VEC_569A) Cycle 36 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="mtc_active"
(INFO:VEC_569A) Cycle 37 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="host_active_error"
(INFO:VEC_569A) Cycle 38 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="nvjtag_sel_soft_dis"
(INFO:VEC_569A) Cycle 39 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="clear_host_fuse_active_error"
(INFO:VEC_569A) Cycle 40 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="non_bypass_wsc_pipeline"
(INFO:VEC_569A) Cycle 41 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="force_nvjtag_tdo"
(INFO:VEC_569A) Cycle 42 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="jtag_req"
(INFO:VEC_569A) Cycle 43 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="ist_sel"
(INFO:VEC_569A) Cycle 44 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="isfi_sel"
(INFO:VEC_569A) Cycle 45 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="ist_active"
(INFO:VEC_569A) Cycle 46 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="isfi_active"
(INFO:VEC_569A) Cycle 47 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="ist_active_error"
(INFO:VEC_569A) Cycle 48 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="isfi_active_error"
(INFO:VEC_569A) Cycle 49 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="allow_insystem_mode"
(INFO:VEC_569A) Cycle 50 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="tap_ir_path_select"
(INFO:VEC_300A) Cycle 51 ChainIndex=18 Programming value 1'h1 --> 1'h0 for field="jtag_compliance_en"
(INFO:VEC_590) Jtag 1149 compliance mode is off
(INFO:VEC_549) end of reset_tap
INFO: test api force skip all init

INFO: executing Global INIT Sequence ...
(INFO:AFU_057) In label 'INIT_BEGIN' dump signature 'V0_24128'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:132.000ns test_cycle:66 tck_cycle:66
(INFO:VEC_378) Cycle Info: wait_cycles (start@54, end@119) = 66 cycles. Accumulated 66 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@120, end@120) = 1 cycles. Accumulated 67 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_057) In label 'GLOBAL_INIT_END' dump signature 'V0_27537'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@121, end@239) = 119 cycles. Accumulated 186 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@240, end@240) = 1 cycles. Accumulated 187 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing Test INIT Sequence ...
(INFO:ATE_110) 01/10/2023 01:29:17 starting test specific init sequence 'main_init' @cycle 241
01/10/2023 01:29:17==============@cycle 241 ENTER procedure: ::main_init==============
01/10/2023 01:29:17==============@cycle 241 ENTER procedure: ::ATE::AteChipctlUtils::chipctl_main_init==============
test_name is: jtagtest.j2h
test_group is: jtagtest
sub_test_group is: j2h
clock_mode is : jtag_bypass
INFO: read /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/overall_init.yml
(INFO:VEC_352) VERSE: define_event: Got event "ANCHOR_event__pre_prgm_before_pll".
(INFO:VEC_352) VERSE: define_event: Got event "ANCHOR_event__post_prgm_after_all".
INFO: check reuse key for atelib, custom__fullchip_chipctl_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/custom/custom__fullchip_chipctl_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fullchip_custom_event".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/custom/custom__fullchip_chipctl_setup.atelib".
INFO: check reuse key for atelib, custom__ip_chipctl_setup.atelib
INFO: not found reuse keyword, skip atelib: custom__ip_chipctl_setup.atelib
INFO: check reuse key for atelib, std__DFT_AO_REGS_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__DFT_AO_REGS_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "common_DFT_AO_REG_test_mode_clamp".
(INFO:VEC_352) VERSE: define_event: Got event "common_DFT_AO_REG_enableDFTmode_async".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__DFT_AO_REGS_setup.atelib".
INFO: event list,common_DFT_AO_REG_test_mode_clamp common_DFT_AO_REG_enableDFTmode_async
INFO: check reuse key for atelib, std__IST_DBG_CONFIG_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__IST_DBG_CONFIG_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "IST_DBG_CONFIG_setup".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__IST_DBG_CONFIG_setup.atelib".
INFO: event list,IST_DBG_CONFIG_setup
INFO: check reuse key for atelib, std__assert_chip_reset.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__assert_chip_reset.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "assert_reset".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__assert_chip_reset.atelib".
INFO: event list,assert_reset
INFO: check reuse key for atelib, std__bypass_cluster.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__bypass_cluster.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "bypass_cluster".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__bypass_cluster.atelib".
INFO: event list,bypass_cluster
INFO: check reuse key for atelib, std__clock_logic_common_override.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_logic_common_override.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "clock_logic_common_override".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_logic_common_override.atelib".
INFO: event list,clock_logic_common_override
INFO: check reuse key for atelib, std__clock_seq.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_seq.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_disable_clock_gating".
(INFO:VEC_352) VERSE: define_event: Got event "Step_2_cdc_reset_override".
(INFO:VEC_352) VERSE: define_event: Got event "Step_3_enable_ssn_bus_clk_by_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "Step_4_bypass_divider_after_ftmsm".
(INFO:VEC_352) VERSE: define_event: Got event "Step_5_ssn_bus_clk_config".
(INFO:VEC_352) VERSE: define_event: Got event "Step_6_disable_ssn_bus_clk_by_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "Step_7_clk_pccm_ctl_program".
(INFO:VEC_352) VERSE: define_event: Got event "Step_8_program_before_ftmsm".
(INFO:VEC_352) VERSE: define_event: Got event "Step_9_clk_ctl_program".
(INFO:VEC_352) VERSE: define_event: Got event "Step_10_program_hbmpll_clkout_mux2nd".
(INFO:VEC_352) VERSE: define_event: Got event "Step_11_program_ftm_sel_clk".
(INFO:VEC_352) VERSE: define_event: Got event "Step_12_release_xtr_part_reset".
(INFO:VEC_352) VERSE: define_event: Got event "Step_13_general_programming_for_lbist_test".
(INFO:VEC_352) VERSE: define_event: Got event "Step_14_assert_test_mode".
(INFO:VEC_352) VERSE: define_event: Got event "Step_15_xclk_ftm_ate_override".
(INFO:VEC_352) VERSE: define_event: Got event "Step_16_ftmsm_setting_for_mbist".
(INFO:VEC_352) VERSE: define_event: Got event "Step_17_switch_to_jtag_reg_clk_for_mbist".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_seq.atelib".
INFO: event list,Step_1_disable_clock_gating Step_2_cdc_reset_override Step_3_enable_ssn_bus_clk_by_jtag Step_4_bypass_divider_after_ftmsm Step_5_ssn_bus_clk_config Step_6_disable_ssn_bus_clk_by_jtag Step_7_clk_pccm_ctl_program Step_8_program_before_ftmsm Step_9_clk_ctl_program Step_10_program_hbmpll_clkout_mux2nd Step_11_program_ftm_sel_clk Step_12_release_xtr_part_reset Step_13_general_programming_for_lbist_test Step_14_assert_test_mode Step_15_xclk_ftm_ate_override Step_16_ftmsm_setting_for_mbist Step_17_switch_to_jtag_reg_clk_for_mbist
INFO: check reuse key for atelib, std__clock_trimmer_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_trimmer_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "bypass_clock_trimmer_1".
(INFO:VEC_352) VERSE: define_event: Got event "bypass_clock_trimmer_0".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_trimmer_setup.atelib".
INFO: event list,bypass_clock_trimmer_1 bypass_clock_trimmer_0
INFO: check reuse key for atelib, std__common_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__common_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "ssn_common_init/Step_1_ssn_scan_clk_config".
(INFO:VEC_352) VERSE: define_event: Got event "ssn_common_init/Step_2_ssn_control_setup".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__common_ssn_init.atelib".
INFO: event list,Step_1_ssn_scan_clk_config Step_2_ssn_control_setup
INFO: check reuse key for atelib, std__deassert_chip_reset.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__deassert_chip_reset.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "deassert_reset".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__deassert_chip_reset.atelib".
INFO: event list,deassert_reset
INFO: check reuse key for atelib, std__dft_switch_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dft_switch_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step1".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step2".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step3".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step4".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dft_switch_setup.atelib".
INFO: event list,dft_switch_setup_Step1 dft_switch_setup_Step2 dft_switch_setup_Step3 dft_switch_setup_Step4
INFO: check reuse key for atelib, std__disable_POD_SCPM.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_POD_SCPM.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "disable_POD_SCPM".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_POD_SCPM.atelib".
INFO: event list,disable_POD_SCPM
INFO: check reuse key for atelib, std__disable_clock_gating.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_clock_gating.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "disable_clock_gating_ATPG_CTL".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_clock_gating.atelib".
INFO: event list,disable_clock_gating_ATPG_CTL
INFO: check reuse key for atelib, std__dummy_ATE_padctl_initialization.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dummy_ATE_padctl_initialization.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "ATE_padctl_initialization/ATE_padctl_initialization_dummy".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dummy_ATE_padctl_initialization.atelib".
INFO: check reuse key for atelib, std__enable_cluster_body.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__enable_cluster_body.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "enable_cluster_body".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__enable_cluster_body.atelib".
INFO: check reuse key for atelib, std__force_release_dft_switch.atelib
INFO: check reuse key for atelib, std__fuse_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuse_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuse_wait".
(INFO:VEC_352) VERSE: define_event: Got event "check_fuse_valid".
(INFO:VEC_352) VERSE: define_event: Got event "fuse_reset_override_val".
(INFO:VEC_352) VERSE: define_event: Got event "fuse_reset_override_mask".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuse_setup.atelib".
INFO: event list,fuse_wait check_fuse_valid fuse_reset_override_val fuse_reset_override_mask
INFO: check reuse key for atelib, std__fuseless_fuse_jtag_override.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuseless_fuse_jtag_override.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuseless_fuse_jtag_override".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuseless_fuse_jtag_override.atelib".
INFO: event list,fuseless_fuse_jtag_override
INFO: check reuse key for atelib, std__gate_priv_signals.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__gate_priv_signals.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "gate_priv_signals".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__gate_priv_signals.atelib".
INFO: check reuse key for atelib, std__io_upm_custom_program.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__io_upm_custom_program.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "io_upm_custom_program".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__io_upm_custom_program.atelib".
INFO: event list,io_upm_custom_program
INFO: check reuse key for atelib, std__jtag_global_fuse_mask.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__jtag_global_fuse_mask.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuse_jtag_global_fuse_mask".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__jtag_global_fuse_mask.atelib".
INFO: event list,fuse_jtag_global_fuse_mask
INFO: check reuse key for atelib, std__math_ist_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__math_ist_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_ssn_maths_ist_config".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__math_ist_ssn_init.atelib".
INFO: check reuse key for atelib, std__nonsecure_programming.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__nonsecure_programming.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "nonsecure_programming".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__nonsecure_programming.atelib".
INFO: event list,nonsecure_programming
INFO: check reuse key for atelib, std__nontestmaster_unlock_jtag.atelib
INFO: not found reuse keyword, skip atelib: std__nontestmaster_unlock_jtag.atelib
INFO: check reuse key for atelib, std__pad_control_disable.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pad_control_disable.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "pad_control_disable".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pad_control_disable.atelib".
INFO: event list,pad_control_disable
INFO: check reuse key for atelib, std__pin_based_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pin_based_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_ssn_pin_based_config".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pin_based_ssn_init.atelib".
INFO: event list,Step_1_ssn_pin_based_config
INFO: check reuse key for atelib, std__progm_power_lsclamp.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_lsclamp.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_lsclamp/lsclamp_mask_programming_non_gpc".
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_lsclamp.atelib".
INFO: event list,lsclamp_mask_programming_non_gpc lsclamp_val_deassert_programming_non_gpc
INFO: check reuse key for atelib, std__progm_power_pgclamp.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_pgclamp.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_pgclamp/setup_sram_sleep_en_mask".
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_pgclamp/lpc_mbist_programming".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_pgclamp.atelib".
INFO: event list,setup_sram_sleep_en_mask lpc_mbist_programming
INFO: check reuse key for atelib, std__second_fuse_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__second_fuse_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "jtag_fuse_reset_override_mask_second".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__second_fuse_setup.atelib".
INFO: event list,jtag_fuse_reset_override_mask_second
INFO: check reuse key for atelib, std__set_group.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_group.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/set_maths_backbone".
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/set_backbone_group".
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/bypass_maths_backbone".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_group.atelib".
INFO: check reuse key for atelib, std__set_pattern_block.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_pattern_block.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "maths_end_pattern_block".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_pattern_block.atelib".
INFO: check reuse key for atelib, std__toggle_gpu_func_reset_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__toggle_gpu_func_reset_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "assert_functional_reset_init".
(INFO:VEC_352) VERSE: define_event: Got event "deassert_functional_reset_init".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__toggle_gpu_func_reset_init.atelib".
INFO: event list,assert_functional_reset_init deassert_functional_reset_init
INFO: check reuse key for atelib, std__unlock_jtag.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__unlock_jtag.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "unlock_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "check_unlock".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__unlock_jtag.atelib".
INFO: event list,unlock_jtag check_unlock
INFO: check reuse key for atelib, std__uphy_chain_program.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__uphy_chain_program.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "uphy_mgmt_clk_override".
(INFO:VEC_352) VERSE: define_event: Got event "uphy_reg_program".
(INFO:VEC_352) VERSE: define_event: Got event "override_uphy_upm_clamp_en".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__uphy_chain_program.atelib".
INFO: event list,uphy_mgmt_clk_override uphy_reg_program override_uphy_upm_clamp_en
INFO: Disable event Step_.*_ftmsm_setting_for_mbist
INFO: Disable event Step_.*_switch_to_jtag_reg_clk_for_mbist
INFO: set fullchip constraint
INFO: set_constraint assert_reset -> nonsecure_programming -> deassert_reset -> fuse_wait -> check_fuse_valid -> bypass_cluster -> unlock_jtag -> maths_backbone_program/.* -> progm_power_lsclamp/.* -> check_unlock -> gate_priv_signals -> fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask -> disable_POD_SCPM -> fuse_reset_override_val -> fuse_reset_override_mask -> progm_power_pgclamp/.* -> assert_functional_reset_init -> IST_DBG_CONFIG_setup -> clock_logic_common_override -> pad_control_disable -> ATE_padctl_initialization/.* -> io_upm_custom_program -> Step_.*_disable_clock_gating -> disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1 -> Step_.*_cdc_reset_override -> bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async
INFO: set_constraint bypass_clock_trimmer_0 -> deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2
INFO: set_constraint uphy_mgmt_clk_override -> uphy_reg_program -> override_uphy_upm_clamp_en -> deassert_functional_reset_init
INFO: set_constraint deassert_functional_reset_init -> Step_.*_enable_ssn_bus_clk_by_jtag
INFO: set_constraint ssn_common_init/.* -> Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config -> enable_cluster_body -> maths_end_pattern_block
INFO: set_constraint dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2
INFO: set _BEFORE_OTHERS_ assert_reset
(INFO:VEC_499) VERSE: define_group: Group "_BEFORE_OTHERS_" is defined.
INFO: set _BEFORE_OTHERS_ assert_functional_reset_init
INFO: set _BEFORE_OTHERS_ Step_.*_disable_clock_gating
INFO: set _BEFORE_OTHERS_ Step_.*_cdc_reset_override
INFO: set _BEFORE_OTHERS_ nonsecure_programming
INFO: set _BEFORE_OTHERS_ gate_priv_signals
INFO: set _BEFORE_OTHERS_ deassert_reset
INFO: set _BEFORE_OTHERS_ fuse_wait
INFO: set _BEFORE_OTHERS_ check_fuse_valid
INFO: set _BEFORE_OTHERS_ unlock_jtag
INFO: set _BEFORE_OTHERS_ check_unlock
INFO: set _BEFORE_OTHERS_ fuseless_fuse_jtag_override
INFO: set _BEFORE_OTHERS_ fuse_jtag_global_fuse_mask
INFO: set _BEFORE_OTHERS_ fuse_reset_override_val
INFO: set _BEFORE_OTHERS_ fuse_reset_override_mask
INFO: set _BEFORE_OTHERS_ clock_logic_common_override
INFO: set _BEFORE_OTHERS_ bypass_clock_trimmer_1
INFO: set _BEFORE_OTHERS_ bypass_clock_trimmer_0
INFO: set _BEFORE_OTHERS_ disable_clock_gating_ATPG_CTL
INFO: set _BEFORE_OTHERS_ common_DFT_AO_REG_test_mode_clamp
INFO: set _BEFORE_OTHERS_ common_DFT_AO_REG_enableDFTmode_async
INFO: set _BEFORE_OTHERS_ IST_DBG_CONFIG_setup
INFO: set _BEFORE_OTHERS_ bypass_cluster
INFO: set _BEFORE_OTHERS_ progm_power_lsclamp/.*
INFO: set _BEFORE_OTHERS_ disable_POD_SCPM
INFO: set _BEFORE_OTHERS_ progm_power_pgclamp/.*
INFO: set _BEFORE_OTHERS_ io_upm_custom_program
INFO: set _BEFORE_OTHERS_ pad_control_disable
INFO: set _BEFORE_OTHERS_ ATE_padctl_initialization/.*
INFO: set _BEFORE_OTHERS_ maths_backbone_program/.*
INFO: set _AFTER_OTHERS_ ssn_common_init/.*
(INFO:VEC_499) VERSE: define_group: Group "_AFTER_OTHERS_" is defined.
INFO: set _AFTER_OTHERS_ Step_1_ssn_pin_based_config
INFO: set _AFTER_OTHERS_ Step_1_ssn_maths_ist_config
INFO: set _AFTER_OTHERS_ maths_end_pattern_block
INFO: set _AFTER_OTHERS_ enable_cluster_body
INFO: read /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/jtagtest__init.yml
subtest_name is: SYS
clock_mode is : jtag_bypass
sub_clock_mode is : 
ATE_config is 
sub_modes is: 
INFO: check key: testgroup
INFO: check key: subtestgroup
INFO: skip key: j2h
INFO: check key: clockmode
INFO: skip key: jtag_bypass
INFO: check key: subtest
INFO: check reuse key for atelib, init_pmc_enable.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/init_pmc_enable.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "init_pmc_enable".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/init_pmc_enable.atelib".
INFO: Disable event progm_power_lsclamp/.*
INFO: Disable event progm_power_pgclamp/.*
INFO: Disable event disable_POD_SCPM
INFO: Disable event IST_DBG_CONFIG_setup
INFO: Disable event clock_logic_common_override
INFO: Disable event pad_control_disable
INFO: Disable event io_upm_custom_program
INFO: Disable event disable_clock_gating_.*
INFO: Disable event bypass_clock_trimmer_1
INFO: Disable event bypass_clock_trimmer_0
INFO: Disable event common_DFT_AO_REG_test_mode_clamp
INFO: Disable event common_DFT_AO_REG_enableDFTmode_async
INFO: Disable event uphy_mgmt_clk_override
INFO: Disable event dft_switch_setup/.*
INFO: Disable event uphy_reg_program
INFO: Disable event override_uphy_upm_clamp_en
INFO: Disable event jtag_fuse_reset_override_mask_second
INFO: Disable event Step_.*
INFO: set _AFTER_OTHERS_ init_pmc_enable
INFO: check key: submode
INFO: skip key: 
INFO: check key: subclockmode
INFO: skip key: 
01/10/2023 01:29:17==============@cycle 241 LEAVE procedure: ::ATE::AteChipctlUtils::chipctl_main_init==============
(INFO:ATE_105) procedure '::main_init' execute time is: 1 secs
(INFO:ATE_110) 01/10/2023 01:29:17 starting test specific init sequence '::ATE::AteFlowUtils::verse_exec' @cycle 241
disableEventEnd in set_disable_event_count_index: 42
(INFO:ATE_105) -cycle_estimate is not set
(INFO:AFU_061) Start_of_VERSE_EXEC_1111111111
(INFO:AFU_071) VERSE group '_AFTER_OTHERS_' has member 'ssn_common_init/Step_1_ssn_scan_clk_config ssn_common_init/Step_2_ssn_control_setup Step_1_ssn_pin_based_config Step_1_ssn_maths_ist_config maths_end_pattern_block enable_cluster_body init_pmc_enable'
(INFO:AFU_061) Property 'constraint' of group '_AFTER_OTHERS_' is ''
(INFO:AFU_061) Property 'soft_constraint' of group '_AFTER_OTHERS_' is ''
(INFO:AFU_071) VERSE group '_BEFORE_OTHERS_' has member 'assert_reset assert_functional_reset_init Step_1_disable_clock_gating Step_2_cdc_reset_override nonsecure_programming gate_priv_signals deassert_reset fuse_wait check_fuse_valid unlock_jtag check_unlock fuseless_fuse_jtag_override fuse_jtag_global_fuse_mask fuse_reset_override_val fuse_reset_override_mask clock_logic_common_override bypass_clock_trimmer_1 bypass_clock_trimmer_0 disable_clock_gating_ATPG_CTL common_DFT_AO_REG_test_mode_clamp common_DFT_AO_REG_enableDFTmode_async IST_DBG_CONFIG_setup bypass_cluster progm_power_lsclamp/lsclamp_mask_programming_non_gpc progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc disable_POD_SCPM progm_power_pgclamp/lpc_mbist_programming progm_power_pgclamp/setup_sram_sleep_en_mask io_upm_custom_program pad_control_disable ATE_padctl_initialization/ATE_padctl_initialization_dummy maths_backbone_program/bypass_maths_backbone maths_backbone_program/set_backbone_group maths_backbone_program/set_maths_backbone'
(INFO:AFU_061) Property 'constraint' of group '_BEFORE_OTHERS_' is ''
(INFO:AFU_061) Property 'soft_constraint' of group '_BEFORE_OTHERS_' is ''
(INFO:AFU_061) Property 'enable' of event 'ANCHOR_event__post_prgm_after_all' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ANCHOR_event__post_prgm_after_all' is '1'
(INFO:AFU_061) Property 'wait' of event 'ANCHOR_event__post_prgm_after_all' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ANCHOR_event__post_prgm_after_all' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'constraint' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'sequential' of event 'ANCHOR_event__post_prgm_after_all' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'break_point' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'enable' of event 'ANCHOR_event__pre_prgm_before_pll' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ANCHOR_event__pre_prgm_before_pll' is '1'
(INFO:AFU_061) Property 'wait' of event 'ANCHOR_event__pre_prgm_before_pll' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ANCHOR_event__pre_prgm_before_pll' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'constraint' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'sequential' of event 'ANCHOR_event__pre_prgm_before_pll' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'break_point' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'enable' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '1'
(INFO:AFU_061) Property 'wait' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'constraint' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '{pad_control_disable -> ATE_padctl_initialization/ATE_padctl_initialization_dummy} {ATE_padctl_initialization/ATE_padctl_initialization_dummy -> io_upm_custom_program}'
(INFO:AFU_061) Property 'modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'sequential' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'break_point' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'enable' of event 'IST_DBG_CONFIG_setup' is '0'
(INFO:AFU_061) Property 'is_active' of event 'IST_DBG_CONFIG_setup' is '0'
(INFO:AFU_061) Property 'wait' of event 'IST_DBG_CONFIG_setup' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'IST_DBG_CONFIG_setup' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'constraint' of event 'IST_DBG_CONFIG_setup' is '{assert_functional_reset_init -> IST_DBG_CONFIG_setup} {IST_DBG_CONFIG_setup -> clock_logic_common_override}'
(INFO:AFU_061) Property 'modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'support_modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'default_modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'sequential' of event 'IST_DBG_CONFIG_setup' is '0'
(INFO:AFU_061) Property 'program_args' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'break_point' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'top_replica' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_10_program_hbmpll_clkout_mux2nd' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '{Step_9_clk_ctl_program -> Step_10_program_hbmpll_clkout_mux2nd} {Step_10_program_hbmpll_clkout_mux2nd -> Step_11_program_ftm_sel_clk}'
(INFO:AFU_061) Property 'modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_11_program_ftm_sel_clk' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_11_program_ftm_sel_clk' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_11_program_ftm_sel_clk' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_11_program_ftm_sel_clk' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_11_program_ftm_sel_clk' is '{Step_10_program_hbmpll_clkout_mux2nd -> Step_11_program_ftm_sel_clk} {Step_11_program_ftm_sel_clk -> Step_12_release_xtr_part_reset}'
(INFO:AFU_061) Property 'modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_11_program_ftm_sel_clk' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_12_release_xtr_part_reset' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_12_release_xtr_part_reset' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_12_release_xtr_part_reset' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_12_release_xtr_part_reset' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_12_release_xtr_part_reset' is '{Step_11_program_ftm_sel_clk -> Step_12_release_xtr_part_reset} {Step_12_release_xtr_part_reset -> Step_13_general_programming_for_lbist_test}'
(INFO:AFU_061) Property 'modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_12_release_xtr_part_reset' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_13_general_programming_for_lbist_test' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_13_general_programming_for_lbist_test' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_13_general_programming_for_lbist_test' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_13_general_programming_for_lbist_test' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_13_general_programming_for_lbist_test' is '{Step_12_release_xtr_part_reset -> Step_13_general_programming_for_lbist_test} {Step_13_general_programming_for_lbist_test -> Step_14_assert_test_mode}'
(INFO:AFU_061) Property 'modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_13_general_programming_for_lbist_test' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_14_assert_test_mode' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_14_assert_test_mode' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_14_assert_test_mode' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_14_assert_test_mode' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_14_assert_test_mode' is '{Step_13_general_programming_for_lbist_test -> Step_14_assert_test_mode} {Step_14_assert_test_mode -> Step_15_xclk_ftm_ate_override}'
(INFO:AFU_061) Property 'modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_14_assert_test_mode' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_15_xclk_ftm_ate_override' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_15_xclk_ftm_ate_override' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_15_xclk_ftm_ate_override' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_15_xclk_ftm_ate_override' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_15_xclk_ftm_ate_override' is '{Step_14_assert_test_mode -> Step_15_xclk_ftm_ate_override} {Step_15_xclk_ftm_ate_override -> Step_16_ftmsm_setting_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_15_xclk_ftm_ate_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_16_ftmsm_setting_for_mbist' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_16_ftmsm_setting_for_mbist' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_16_ftmsm_setting_for_mbist' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_16_ftmsm_setting_for_mbist' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_16_ftmsm_setting_for_mbist' is '{Step_15_xclk_ftm_ate_override -> Step_16_ftmsm_setting_for_mbist} {Step_16_ftmsm_setting_for_mbist -> Step_17_switch_to_jtag_reg_clk_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_16_ftmsm_setting_for_mbist' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '{Step_16_ftmsm_setting_for_mbist -> Step_17_switch_to_jtag_reg_clk_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_disable_clock_gating' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_disable_clock_gating' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_1_disable_clock_gating' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_1_disable_clock_gating' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_disable_clock_gating' is '{Step_1_disable_clock_gating -> Step_2_cdc_reset_override} {io_upm_custom_program -> Step_1_disable_clock_gating} {Step_1_disable_clock_gating -> disable_clock_gating_ATPG_CTL}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_disable_clock_gating' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_ssn_maths_ist_config' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_ssn_maths_ist_config' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_1_ssn_maths_ist_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'Step_1_ssn_maths_ist_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_ssn_maths_ist_config' is '{Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config} {Step_1_ssn_maths_ist_config -> enable_cluster_body}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_ssn_maths_ist_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_ssn_pin_based_config' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_ssn_pin_based_config' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_1_ssn_pin_based_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'Step_1_ssn_pin_based_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_ssn_pin_based_config' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> Step_1_ssn_pin_based_config} {ssn_common_init/Step_2_ssn_control_setup -> Step_1_ssn_pin_based_config} {Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_ssn_pin_based_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_2_cdc_reset_override' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_2_cdc_reset_override' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_2_cdc_reset_override' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_2_cdc_reset_override' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_2_cdc_reset_override' is '{Step_1_disable_clock_gating -> Step_2_cdc_reset_override} {Step_2_cdc_reset_override -> Step_3_enable_ssn_bus_clk_by_jtag} {bypass_clock_trimmer_1 -> Step_2_cdc_reset_override} {Step_2_cdc_reset_override -> bypass_clock_trimmer_0}'
(INFO:AFU_061) Property 'modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_2_cdc_reset_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '{Step_2_cdc_reset_override -> Step_3_enable_ssn_bus_clk_by_jtag} {Step_3_enable_ssn_bus_clk_by_jtag -> Step_4_bypass_divider_after_ftmsm} {deassert_functional_reset_init -> Step_3_enable_ssn_bus_clk_by_jtag}'
(INFO:AFU_061) Property 'modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_4_bypass_divider_after_ftmsm' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_4_bypass_divider_after_ftmsm' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_4_bypass_divider_after_ftmsm' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_4_bypass_divider_after_ftmsm' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_4_bypass_divider_after_ftmsm' is '{Step_3_enable_ssn_bus_clk_by_jtag -> Step_4_bypass_divider_after_ftmsm} {Step_4_bypass_divider_after_ftmsm -> Step_5_ssn_bus_clk_config}'
(INFO:AFU_061) Property 'modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_4_bypass_divider_after_ftmsm' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_5_ssn_bus_clk_config' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_5_ssn_bus_clk_config' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_5_ssn_bus_clk_config' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_5_ssn_bus_clk_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_5_ssn_bus_clk_config' is '{Step_4_bypass_divider_after_ftmsm -> Step_5_ssn_bus_clk_config} {Step_5_ssn_bus_clk_config -> Step_6_disable_ssn_bus_clk_by_jtag}'
(INFO:AFU_061) Property 'modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_5_ssn_bus_clk_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '{Step_5_ssn_bus_clk_config -> Step_6_disable_ssn_bus_clk_by_jtag} {Step_6_disable_ssn_bus_clk_by_jtag -> Step_7_clk_pccm_ctl_program}'
(INFO:AFU_061) Property 'modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_7_clk_pccm_ctl_program' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_7_clk_pccm_ctl_program' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_7_clk_pccm_ctl_program' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_7_clk_pccm_ctl_program' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_7_clk_pccm_ctl_program' is '{Step_6_disable_ssn_bus_clk_by_jtag -> Step_7_clk_pccm_ctl_program} {Step_7_clk_pccm_ctl_program -> Step_8_program_before_ftmsm}'
(INFO:AFU_061) Property 'modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_7_clk_pccm_ctl_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_8_program_before_ftmsm' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_8_program_before_ftmsm' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_8_program_before_ftmsm' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_8_program_before_ftmsm' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_8_program_before_ftmsm' is '{Step_7_clk_pccm_ctl_program -> Step_8_program_before_ftmsm} {Step_8_program_before_ftmsm -> Step_9_clk_ctl_program}'
(INFO:AFU_061) Property 'modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_8_program_before_ftmsm' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_9_clk_ctl_program' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_9_clk_ctl_program' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_9_clk_ctl_program' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_9_clk_ctl_program' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_9_clk_ctl_program' is '{Step_8_program_before_ftmsm -> Step_9_clk_ctl_program} {Step_9_clk_ctl_program -> Step_10_program_hbmpll_clkout_mux2nd}'
(INFO:AFU_061) Property 'modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_9_clk_ctl_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'enable' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'is_active' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'wait' of event 'assert_functional_reset_init' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'assert_functional_reset_init' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'constraint' of event 'assert_functional_reset_init' is '{assert_functional_reset_init -> deassert_functional_reset_init} {progm_power_pgclamp/lpc_mbist_programming -> assert_functional_reset_init} {progm_power_pgclamp/setup_sram_sleep_en_mask -> assert_functional_reset_init} {assert_functional_reset_init -> IST_DBG_CONFIG_setup}'
(INFO:AFU_061) Property 'modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'support_modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'default_modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'sequential' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'program_args' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'break_point' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'top_replica' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'enable' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'assert_reset' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'assert_reset' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'assert_reset' is '{assert_reset -> nonsecure_programming}'
(INFO:AFU_061) Property 'modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'program_args' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_clock_trimmer_0' is '0'
(INFO:AFU_061) Property 'is_active' of event 'bypass_clock_trimmer_0' is '0'
(INFO:AFU_061) Property 'wait' of event 'bypass_clock_trimmer_0' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_clock_trimmer_0' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_clock_trimmer_0' is '{bypass_clock_trimmer_1 -> bypass_clock_trimmer_0} {Step_2_cdc_reset_override -> bypass_clock_trimmer_0} {bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp} {bypass_clock_trimmer_0 -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_clock_trimmer_0' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_clock_trimmer_1' is '0'
(INFO:AFU_061) Property 'is_active' of event 'bypass_clock_trimmer_1' is '0'
(INFO:AFU_061) Property 'wait' of event 'bypass_clock_trimmer_1' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_clock_trimmer_1' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_clock_trimmer_1' is '{bypass_clock_trimmer_1 -> bypass_clock_trimmer_0} {disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1} {bypass_clock_trimmer_1 -> Step_2_cdc_reset_override}'
(INFO:AFU_061) Property 'modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_clock_trimmer_1' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_cluster' is '1'
(INFO:AFU_061) Property 'is_active' of event 'bypass_cluster' is '1'
(INFO:AFU_061) Property 'wait' of event 'bypass_cluster' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_cluster' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_cluster' is '{check_fuse_valid -> bypass_cluster} {bypass_cluster -> unlock_jtag}'
(INFO:AFU_061) Property 'modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_cluster' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'enable' of event 'check_fuse_valid' is '1'
(INFO:AFU_061) Property 'is_active' of event 'check_fuse_valid' is '1'
(INFO:AFU_061) Property 'wait' of event 'check_fuse_valid' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'check_fuse_valid' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'constraint' of event 'check_fuse_valid' is '{fuse_wait -> check_fuse_valid} {check_fuse_valid -> bypass_cluster}'
(INFO:AFU_061) Property 'modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'support_modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'default_modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'sequential' of event 'check_fuse_valid' is '0'
(INFO:AFU_061) Property 'program_args' of event 'check_fuse_valid' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'top_replica' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'enable' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'is_active' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'wait' of event 'check_unlock' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'check_unlock' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'constraint' of event 'check_unlock' is '{unlock_jtag -> check_unlock} {progm_power_lsclamp/lsclamp_mask_programming_non_gpc -> check_unlock} {progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> check_unlock} {check_unlock -> gate_priv_signals}'
(INFO:AFU_061) Property 'modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'support_modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'default_modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'sequential' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'program_args' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'break_point' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'top_replica' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'enable' of event 'clock_logic_common_override' is '0'
(INFO:AFU_061) Property 'is_active' of event 'clock_logic_common_override' is '0'
(INFO:AFU_061) Property 'wait' of event 'clock_logic_common_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'clock_logic_common_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'clock_logic_common_override' is '{IST_DBG_CONFIG_setup -> clock_logic_common_override} {clock_logic_common_override -> pad_control_disable}'
(INFO:AFU_061) Property 'modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'clock_logic_common_override' is '1'
(INFO:AFU_061) Property 'program_args' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'enable' of event 'common_DFT_AO_REG_enableDFTmode_async' is '0'
(INFO:AFU_061) Property 'is_active' of event 'common_DFT_AO_REG_enableDFTmode_async' is '0'
(INFO:AFU_061) Property 'wait' of event 'common_DFT_AO_REG_enableDFTmode_async' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'common_DFT_AO_REG_enableDFTmode_async' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'constraint' of event 'common_DFT_AO_REG_enableDFTmode_async' is '{common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async} {common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async}'
(INFO:AFU_061) Property 'modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'support_modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'default_modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'sequential' of event 'common_DFT_AO_REG_enableDFTmode_async' is '0'
(INFO:AFU_061) Property 'program_args' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'break_point' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'top_replica' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'enable' of event 'common_DFT_AO_REG_test_mode_clamp' is '0'
(INFO:AFU_061) Property 'is_active' of event 'common_DFT_AO_REG_test_mode_clamp' is '0'
(INFO:AFU_061) Property 'wait' of event 'common_DFT_AO_REG_test_mode_clamp' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'common_DFT_AO_REG_test_mode_clamp' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'constraint' of event 'common_DFT_AO_REG_test_mode_clamp' is '{common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async} {bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp} {common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async}'
(INFO:AFU_061) Property 'modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'support_modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'default_modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'sequential' of event 'common_DFT_AO_REG_test_mode_clamp' is '0'
(INFO:AFU_061) Property 'program_args' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'break_point' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'top_replica' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'enable' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'is_active' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'wait' of event 'deassert_functional_reset_init' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'deassert_functional_reset_init' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'constraint' of event 'deassert_functional_reset_init' is '{assert_functional_reset_init -> deassert_functional_reset_init} {bypass_clock_trimmer_0 -> deassert_functional_reset_init} {deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second} {override_uphy_upm_clamp_en -> deassert_functional_reset_init} {deassert_functional_reset_init -> Step_3_enable_ssn_bus_clk_by_jtag} {dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init} {deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'support_modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'default_modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'sequential' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'program_args' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'break_point' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'top_replica' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'enable' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'deassert_reset' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'deassert_reset' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'deassert_reset' is '{nonsecure_programming -> deassert_reset} {deassert_reset -> fuse_wait}'
(INFO:AFU_061) Property 'modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'program_args' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step1' is '0'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step1' is '0'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step1' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step1' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step1' is '{dft_switch_setup/dft_switch_setup_Step1 -> dft_switch_setup/dft_switch_setup_Step2} {dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step1' is '1'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step2' is '0'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step2' is '0'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step2' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step2' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step2' is '{dft_switch_setup/dft_switch_setup_Step1 -> dft_switch_setup/dft_switch_setup_Step2} {dft_switch_setup/dft_switch_setup_Step2 -> dft_switch_setup/dft_switch_setup_Step3} {jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2} {deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step2' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step3' is '0'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step3' is '0'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step3' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step3' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step3' is '{dft_switch_setup/dft_switch_setup_Step2 -> dft_switch_setup/dft_switch_setup_Step3} {dft_switch_setup/dft_switch_setup_Step3 -> dft_switch_setup/dft_switch_setup_Step4}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step3' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step4' is '0'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step4' is '0'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step4' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step4' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step4' is '{dft_switch_setup/dft_switch_setup_Step3 -> dft_switch_setup/dft_switch_setup_Step4}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step4' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'enable' of event 'disable_POD_SCPM' is '0'
(INFO:AFU_061) Property 'is_active' of event 'disable_POD_SCPM' is '0'
(INFO:AFU_061) Property 'wait' of event 'disable_POD_SCPM' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'disable_POD_SCPM' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'constraint' of event 'disable_POD_SCPM' is '{fuse_jtag_global_fuse_mask -> disable_POD_SCPM} {disable_POD_SCPM -> fuse_reset_override_val}'
(INFO:AFU_061) Property 'modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'support_modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'default_modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'sequential' of event 'disable_POD_SCPM' is '0'
(INFO:AFU_061) Property 'program_args' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'break_point' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'top_replica' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'enable' of event 'disable_clock_gating_ATPG_CTL' is '0'
(INFO:AFU_061) Property 'is_active' of event 'disable_clock_gating_ATPG_CTL' is '0'
(INFO:AFU_061) Property 'wait' of event 'disable_clock_gating_ATPG_CTL' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'disable_clock_gating_ATPG_CTL' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'constraint' of event 'disable_clock_gating_ATPG_CTL' is '{Step_1_disable_clock_gating -> disable_clock_gating_ATPG_CTL} {disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1}'
(INFO:AFU_061) Property 'modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'support_modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'default_modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'sequential' of event 'disable_clock_gating_ATPG_CTL' is '0'
(INFO:AFU_061) Property 'program_args' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'break_point' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'top_replica' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'enable' of event 'enable_cluster_body' is '1'
(INFO:AFU_061) Property 'is_active' of event 'enable_cluster_body' is '1'
(INFO:AFU_061) Property 'wait' of event 'enable_cluster_body' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'enable_cluster_body' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'constraint' of event 'enable_cluster_body' is '{Step_1_ssn_maths_ist_config -> enable_cluster_body} {enable_cluster_body -> maths_end_pattern_block}'
(INFO:AFU_061) Property 'modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'support_modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'default_modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'sequential' of event 'enable_cluster_body' is '0'
(INFO:AFU_061) Property 'program_args' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'break_point' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'top_replica' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'enable' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'wait' of event 'fullchip_custom_event' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fullchip_custom_event' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'constraint' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'sequential' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'program_args' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'break_point' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_jtag_global_fuse_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_jtag_global_fuse_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_jtag_global_fuse_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_jtag_global_fuse_mask' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_jtag_global_fuse_mask' is '{fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask} {fuse_jtag_global_fuse_mask -> disable_POD_SCPM}'
(INFO:AFU_061) Property 'modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_jtag_global_fuse_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_reset_override_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_reset_override_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_reset_override_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_reset_override_mask' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_reset_override_mask' is '{fuse_reset_override_val -> fuse_reset_override_mask} {fuse_reset_override_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/setup_sram_sleep_en_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_reset_override_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_reset_override_val' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_reset_override_val' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_reset_override_val' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_reset_override_val' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_reset_override_val' is '{disable_POD_SCPM -> fuse_reset_override_val} {fuse_reset_override_val -> fuse_reset_override_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_reset_override_val' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_wait' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_wait' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_wait' is '{deassert_reset -> fuse_wait} {fuse_wait -> check_fuse_valid}'
(INFO:AFU_061) Property 'modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'program_args' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'enable' of event 'fuseless_fuse_jtag_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuseless_fuse_jtag_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuseless_fuse_jtag_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuseless_fuse_jtag_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuseless_fuse_jtag_override' is '{gate_priv_signals -> fuseless_fuse_jtag_override} {fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuseless_fuse_jtag_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuseless_fuse_jtag_override' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'enable' of event 'gate_priv_signals' is '1'
(INFO:AFU_061) Property 'is_active' of event 'gate_priv_signals' is '1'
(INFO:AFU_061) Property 'wait' of event 'gate_priv_signals' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'gate_priv_signals' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'constraint' of event 'gate_priv_signals' is '{check_unlock -> gate_priv_signals} {gate_priv_signals -> fuseless_fuse_jtag_override}'
(INFO:AFU_061) Property 'modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'support_modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'default_modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'sequential' of event 'gate_priv_signals' is '0'
(INFO:AFU_061) Property 'program_args' of event 'gate_priv_signals' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'top_replica' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'enable' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'is_active' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'wait' of event 'init_pmc_enable' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'init_pmc_enable' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'constraint' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'support_modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'default_modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'sequential' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'program_args' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'break_point' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'top_replica' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'enable' of event 'io_upm_custom_program' is '0'
(INFO:AFU_061) Property 'is_active' of event 'io_upm_custom_program' is '0'
(INFO:AFU_061) Property 'wait' of event 'io_upm_custom_program' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'io_upm_custom_program' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'io_upm_custom_program' is '{ATE_padctl_initialization/ATE_padctl_initialization_dummy -> io_upm_custom_program} {io_upm_custom_program -> Step_1_disable_clock_gating}'
(INFO:AFU_061) Property 'modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'io_upm_custom_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'enable' of event 'jtag_fuse_reset_override_mask_second' is '0'
(INFO:AFU_061) Property 'is_active' of event 'jtag_fuse_reset_override_mask_second' is '0'
(INFO:AFU_061) Property 'wait' of event 'jtag_fuse_reset_override_mask_second' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'jtag_fuse_reset_override_mask_second' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'constraint' of event 'jtag_fuse_reset_override_mask_second' is '{deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second} {jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'support_modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'default_modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'sequential' of event 'jtag_fuse_reset_override_mask_second' is '1'
(INFO:AFU_061) Property 'program_args' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'break_point' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'top_replica' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/bypass_maths_backbone' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/bypass_maths_backbone' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/bypass_maths_backbone' is '{maths_backbone_program/set_backbone_group -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/bypass_maths_backbone} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/set_backbone_group' is '0'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/set_backbone_group' is '0'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/set_backbone_group' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/set_backbone_group' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/set_backbone_group' is '{maths_backbone_program/set_maths_backbone -> maths_backbone_program/set_backbone_group} {maths_backbone_program/set_backbone_group -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/set_backbone_group} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/set_backbone_group' is '1'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/set_maths_backbone' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/set_maths_backbone' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/set_maths_backbone' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/set_maths_backbone' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/set_maths_backbone' is '{maths_backbone_program/set_maths_backbone -> maths_backbone_program/set_backbone_group} {unlock_jtag -> maths_backbone_program/set_maths_backbone} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/set_maths_backbone' is '0'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_end_pattern_block' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_end_pattern_block' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_end_pattern_block' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_end_pattern_block' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_end_pattern_block' is '{enable_cluster_body -> maths_end_pattern_block}'
(INFO:AFU_061) Property 'modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_end_pattern_block' is '0'
(INFO:AFU_061) Property 'program_args' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'enable' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'is_active' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'wait' of event 'nonsecure_programming' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'nonsecure_programming' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'constraint' of event 'nonsecure_programming' is '{assert_reset -> nonsecure_programming} {nonsecure_programming -> deassert_reset}'
(INFO:AFU_061) Property 'modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'support_modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'default_modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'sequential' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'program_args' of event 'nonsecure_programming' is '-shiftIr -shiftDr -noCompareIrShiftOut'
(INFO:AFU_061) Property 'break_point' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'top_replica' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'enable' of event 'override_uphy_upm_clamp_en' is '0'
(INFO:AFU_061) Property 'is_active' of event 'override_uphy_upm_clamp_en' is '0'
(INFO:AFU_061) Property 'wait' of event 'override_uphy_upm_clamp_en' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'override_uphy_upm_clamp_en' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'constraint' of event 'override_uphy_upm_clamp_en' is '{uphy_reg_program -> override_uphy_upm_clamp_en} {uphy_reg_program -> override_uphy_upm_clamp_en} {override_uphy_upm_clamp_en -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'support_modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'default_modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'sequential' of event 'override_uphy_upm_clamp_en' is '1'
(INFO:AFU_061) Property 'program_args' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'break_point' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'top_replica' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'enable' of event 'pad_control_disable' is '0'
(INFO:AFU_061) Property 'is_active' of event 'pad_control_disable' is '0'
(INFO:AFU_061) Property 'wait' of event 'pad_control_disable' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'pad_control_disable' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'constraint' of event 'pad_control_disable' is '{clock_logic_common_override -> pad_control_disable} {pad_control_disable -> ATE_padctl_initialization/ATE_padctl_initialization_dummy}'
(INFO:AFU_061) Property 'modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'support_modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'default_modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'sequential' of event 'pad_control_disable' is '1'
(INFO:AFU_061) Property 'program_args' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'break_point' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'top_replica' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '0'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '0'
(INFO:AFU_061) Property 'wait' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '{progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {progm_power_lsclamp/lsclamp_mask_programming_non_gpc -> check_unlock}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '0'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '0'
(INFO:AFU_061) Property 'wait' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '{progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> check_unlock}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_pgclamp/lpc_mbist_programming' is '0'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_pgclamp/lpc_mbist_programming' is '0'
(INFO:AFU_061) Property 'wait' of event 'progm_power_pgclamp/lpc_mbist_programming' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_pgclamp/lpc_mbist_programming' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_pgclamp/lpc_mbist_programming' is '{progm_power_pgclamp/setup_sram_sleep_en_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/lpc_mbist_programming} {progm_power_pgclamp/lpc_mbist_programming -> assert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_pgclamp/lpc_mbist_programming' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '0'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '0'
(INFO:AFU_061) Property 'wait' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '{progm_power_pgclamp/setup_sram_sleep_en_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/setup_sram_sleep_en_mask} {progm_power_pgclamp/setup_sram_sleep_en_mask -> assert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> ssn_common_init/Step_2_ssn_control_setup} {ssn_common_init/Step_1_ssn_scan_clk_config -> Step_1_ssn_pin_based_config}'
(INFO:AFU_061) Property 'modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'enable' of event 'ssn_common_init/Step_2_ssn_control_setup' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ssn_common_init/Step_2_ssn_control_setup' is '1'
(INFO:AFU_061) Property 'wait' of event 'ssn_common_init/Step_2_ssn_control_setup' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ssn_common_init/Step_2_ssn_control_setup' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'constraint' of event 'ssn_common_init/Step_2_ssn_control_setup' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> ssn_common_init/Step_2_ssn_control_setup} {ssn_common_init/Step_2_ssn_control_setup -> Step_1_ssn_pin_based_config}'
(INFO:AFU_061) Property 'modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'sequential' of event 'ssn_common_init/Step_2_ssn_control_setup' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'break_point' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'enable' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'is_active' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'wait' of event 'unlock_jtag' is '>=10000000ps'
(INFO:AFU_061) Property 'scope' of event 'unlock_jtag' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'unlock_jtag' is '{unlock_jtag -> check_unlock} {bypass_cluster -> unlock_jtag} {unlock_jtag -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/set_backbone_group} {unlock_jtag -> maths_backbone_program/set_maths_backbone}'
(INFO:AFU_061) Property 'modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'uphy_mgmt_clk_override' is '0'
(INFO:AFU_061) Property 'is_active' of event 'uphy_mgmt_clk_override' is '0'
(INFO:AFU_061) Property 'wait' of event 'uphy_mgmt_clk_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'uphy_mgmt_clk_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'uphy_mgmt_clk_override' is '{uphy_mgmt_clk_override -> uphy_reg_program} {uphy_mgmt_clk_override -> uphy_reg_program}'
(INFO:AFU_061) Property 'modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'uphy_mgmt_clk_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'enable' of event 'uphy_reg_program' is '0'
(INFO:AFU_061) Property 'is_active' of event 'uphy_reg_program' is '0'
(INFO:AFU_061) Property 'wait' of event 'uphy_reg_program' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'uphy_reg_program' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'uphy_reg_program' is '{uphy_mgmt_clk_override -> uphy_reg_program} {uphy_reg_program -> override_uphy_upm_clamp_en} {uphy_mgmt_clk_override -> uphy_reg_program} {uphy_reg_program -> override_uphy_upm_clamp_en}'
(INFO:AFU_061) Property 'modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'uphy_reg_program' is '1'
(INFO:AFU_061) Property 'program_args' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'uphy_reg_program' is ''
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 0
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 241
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "assert_reset"...
INFO: Assert chip reset pin: erot_reset_n...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 0
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 241 (assert_reset)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 0
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 242
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 1
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 242
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "nonsecure_programming"...
INFO: Program gate_priv_signals to 1, to gate X from priv logic
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*gate_priv_signals to CAT3_gate_priv_signals
INFO: set jtag_skip_ram_repair to skip ram repair fuse loading
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*jtag_skip_ram_repair to CAT3_fuse_jtag_skip_ram_repair
INFO: Program jtag_compliance_en to 0,  after release reset
INFO: Program non_bypass_wsc_pipeline to 1 after release reset
INFO: Now set_tag_template .*TEST_MASTER_CTRL  .*non_bypass_wsc_pipeline to CAT3_non_bypass_wsc_pipeline
INFO: Now set_tag_template .*TEST_MASTER_CTRL  .*jtag_compliance_en to CAT3_jtag_compliance_en
(INFO:VEC_613B) Programming for program group ""
    cycle 242  shift_ir 16(12____) 060____
        shift_ir_binary 000001100000____
(INFO:VEC_301) Cycle 250 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 250 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 251 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 251 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 252 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 252 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 253 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 254 ChainIndex=8 Retaining value 8'h06 --> 8'h06 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 264. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/TEST_MASTER_CTRL
    cycle 264  shift_dr 19 00080
        expected XXXXXXXXXXXXXXXXXXX
        shift_dr_binary 0000000000010000000
        shift_dr_mask U1111111111U1111111
(INFO:VEC_301) Cycle 267 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/TEST_MASTER_CTRL"
(INFO:VEC_569A) Cycle 267 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="host_sel"
(INFO:VEC_569A) Cycle 268 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="mtc_sel"
(INFO:VEC_569A) Cycle 269 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="host_active"
(INFO:VEC_569A) Cycle 270 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="mtc_active"
(INFO:VEC_569A) Cycle 271 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="host_active_error"
(INFO:VEC_569A) Cycle 272 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="nvjtag_sel_soft_dis"
(INFO:VEC_569A) Cycle 273 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="clear_host_fuse_active_error"
(INFO:VEC_300A) Cycle 274 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="non_bypass_wsc_pipeline"
(INFO:VEC_569A) Cycle 275 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="force_nvjtag_tdo"
(INFO:VEC_569A) Cycle 276 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="jtag_req"
(INFO:VEC_569A) Cycle 277 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="ist_sel"
(INFO:VEC_569A) Cycle 278 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="isfi_sel"
(INFO:VEC_569A) Cycle 279 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="ist_active"
(INFO:VEC_569A) Cycle 280 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="isfi_active"
(INFO:VEC_569A) Cycle 281 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="ist_active_error"
(INFO:VEC_569A) Cycle 282 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="isfi_active_error"
(INFO:VEC_569A) Cycle 283 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="allow_insystem_mode"
(INFO:VEC_569A) Cycle 284 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="tap_ir_path_select"
(INFO:VEC_569A) Cycle 285 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="jtag_compliance_en"
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 288  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 296 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 296 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 297 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 297 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 298 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 298 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 299 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 300 ChainIndex=8 Programming value 8'h06 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 310  shift_ir 25(21____) 012152____
        shift_ir_binary 000010010000101010010____
(INFO:VEC_301) Cycle 318 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 318 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 319 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 319 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 320 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 320 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 321 ChainIndex=7 Programming value 8'h05 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 329 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 329 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 330 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 331 ChainIndex=17 Programming value 8'h05 --> 8'h09 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 341  shift_dr 11(7____) 4a____
        expected XXXXXXX____
        shift_dr_binary 1001010____
        shift_dr_mask U11U111____
(INFO:VEC_301) Cycle 348 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 348 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 349 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 349 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 350 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 350 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 351 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 351 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 352 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 352 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 353 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 353 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 354 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 354 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 357. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 357  shift_dr 196(192____) 0498000000000000000000000000000000000c000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000001010____
        shift_dr_mask 11111U1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111UU111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 364 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 364 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 365 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 365 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 366 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 366 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 367 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 367 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 368 ChainIndex=8 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 400 ChainIndex=40 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 404 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_569A) Cycle 405 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_300A) Cycle 406 ChainIndex=46 Programming value 1'h0 --> 1'h1 for field="u0/gate_priv_signals"
(INFO:VEC_300A) Cycle 407 ChainIndex=47 Programming value 1'h0 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 408 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/static_chip_option_sense_done_status"
(INFO:VEC_569A) Cycle 409 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 410 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 411 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 412 ChainIndex=52 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 417 ChainIndex=57 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 421 ChainIndex=61 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 428 ChainIndex=68 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 429 ChainIndex=69 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 430 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 431 ChainIndex=71 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 432 ChainIndex=72 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 433 ChainIndex=73 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 434 ChainIndex=74 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 438 ChainIndex=78 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 439 ChainIndex=79 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_4"
(INFO:VEC_569A) Cycle 440 ChainIndex=80 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_5"
(INFO:VEC_569A) Cycle 441 ChainIndex=81 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_6"
(INFO:VEC_569A) Cycle 442 ChainIndex=82 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_7"
(INFO:VEC_569A) Cycle 443 ChainIndex=83 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_8"
(INFO:VEC_569A) Cycle 444 ChainIndex=84 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_9"
(INFO:VEC_569A) Cycle 445 ChainIndex=85 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_10"
(INFO:VEC_569A) Cycle 446 ChainIndex=86 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_11"
(INFO:VEC_569A) Cycle 447 ChainIndex=87 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_12"
(INFO:VEC_569A) Cycle 448 ChainIndex=88 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_13"
(INFO:VEC_569A) Cycle 449 ChainIndex=89 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_14"
(INFO:VEC_569A) Cycle 450 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_15"
(INFO:VEC_569A) Cycle 451 ChainIndex=91 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_16"
(INFO:VEC_569A) Cycle 452 ChainIndex=92 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_17"
(INFO:VEC_569A) Cycle 453 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_18"
(INFO:VEC_569A) Cycle 454 ChainIndex=94 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_19"
(INFO:VEC_569A) Cycle 455 ChainIndex=95 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_20"
(INFO:VEC_569A) Cycle 456 ChainIndex=96 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_21"
(INFO:VEC_569A) Cycle 457 ChainIndex=97 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_22"
(INFO:VEC_569A) Cycle 458 ChainIndex=98 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_23"
(INFO:VEC_569A) Cycle 459 ChainIndex=99 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_24"
(INFO:VEC_569A) Cycle 460 ChainIndex=100 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_25"
(INFO:VEC_569A) Cycle 461 ChainIndex=101 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_26"
(INFO:VEC_569A) Cycle 462 ChainIndex=102 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_27"
(INFO:VEC_569A) Cycle 463 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_28"
(INFO:VEC_569A) Cycle 464 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_29"
(INFO:VEC_569A) Cycle 465 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_30"
(INFO:VEC_569A) Cycle 466 ChainIndex=106 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_31"
(INFO:VEC_569A) Cycle 467 ChainIndex=107 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_32"
(INFO:VEC_569A) Cycle 468 ChainIndex=108 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_33"
(INFO:VEC_569A) Cycle 469 ChainIndex=109 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_34"
(INFO:VEC_569A) Cycle 470 ChainIndex=110 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_35"
(INFO:VEC_569A) Cycle 471 ChainIndex=111 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_36"
(INFO:VEC_569A) Cycle 472 ChainIndex=112 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_37"
(INFO:VEC_569A) Cycle 473 ChainIndex=113 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_38"
(INFO:VEC_569A) Cycle 474 ChainIndex=114 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_39"
(INFO:VEC_569A) Cycle 475 ChainIndex=115 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_40"
(INFO:VEC_569A) Cycle 476 ChainIndex=116 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_41"
(INFO:VEC_569A) Cycle 477 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_42"
(INFO:VEC_569A) Cycle 478 ChainIndex=118 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_43"
(INFO:VEC_569A) Cycle 479 ChainIndex=119 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_44"
(INFO:VEC_569A) Cycle 480 ChainIndex=120 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_45"
(INFO:VEC_569A) Cycle 481 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_46"
(INFO:VEC_569A) Cycle 482 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_47"
(INFO:VEC_569A) Cycle 483 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_48"
(INFO:VEC_569A) Cycle 484 ChainIndex=124 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_49"
(INFO:VEC_569A) Cycle 485 ChainIndex=125 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_50"
(INFO:VEC_569A) Cycle 486 ChainIndex=126 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_58"
(INFO:VEC_569A) Cycle 487 ChainIndex=127 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_59"
(INFO:VEC_569A) Cycle 488 ChainIndex=128 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_60"
(INFO:VEC_569A) Cycle 489 ChainIndex=129 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_61"
(INFO:VEC_569A) Cycle 490 ChainIndex=130 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_62"
(INFO:VEC_569A) Cycle 491 ChainIndex=131 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_63"
(INFO:VEC_569A) Cycle 492 ChainIndex=132 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_64"
(INFO:VEC_569A) Cycle 493 ChainIndex=133 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_65"
(INFO:VEC_569A) Cycle 494 ChainIndex=134 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_66"
(INFO:VEC_569A) Cycle 495 ChainIndex=135 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_67"
(INFO:VEC_569A) Cycle 496 ChainIndex=136 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_68"
(INFO:VEC_569A) Cycle 497 ChainIndex=137 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 507 ChainIndex=147 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 511 ChainIndex=151 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 512 ChainIndex=152 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 516 ChainIndex=156 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h0"
(INFO:VEC_569A) Cycle 519 ChainIndex=159 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h1"
(INFO:VEC_569A) Cycle 522 ChainIndex=162 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h2"
(INFO:VEC_569A) Cycle 525 ChainIndex=165 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h3"
(INFO:VEC_569A) Cycle 528 ChainIndex=168 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h6"
(INFO:VEC_569A) Cycle 531 ChainIndex=171 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 534 ChainIndex=174 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h9"
(INFO:VEC_569A) Cycle 537 ChainIndex=177 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h4"
(INFO:VEC_569A) Cycle 540 ChainIndex=180 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h5"
(INFO:VEC_569A) Cycle 543 ChainIndex=183 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_569A) Cycle 544 ChainIndex=184 Retaining value 1'h1 --> 1'h1 for field="u0/fusegen_shift_status"
(INFO:VEC_301) Cycle 545 ChainIndex=185 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 545 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 546 ChainIndex=186 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 546 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 547 ChainIndex=187 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_569A) Cycle 547 ChainIndex=187 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 548 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 549 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_300A) Cycle 550 ChainIndex=190 Programming value 1'h0 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 551 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 552 ChainIndex=192 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 1
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 562
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 2
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 562
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "deassert_reset"...
INFO: de-assert chip reset pin: erot_reset_n...
(INFO:VEC_308) Cycle 562, Pin "erot_reset_n", WFC changes '0' -> '1'.
INFO: disable glitch checker
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 2
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 562 (deassert_reset)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_313) TN->PLI: force tb.TB_clock_glitch_mon_active 0 0 0
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 2
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 563
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 3
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 563
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_wait"...
INFO: Wait for fuse read
INFO: Force fuse sense done ,so we won't need to wait for fuse loading
(INFO:VEC_313) TN->PLI: force tb.TB_fuse_valid_force 1 0 0
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:400.000ns test_cycle:200 tck_cycle:200
(INFO:VEC_376) Cycle Info: waitRti (start@563, end@762) = 200 cycles. Accumulated 200 cycles (the number of TCK cycles stay on RTI state = 200).
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 3
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 3
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 763
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 4
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 763
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "check_fuse_valid"...
u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE
test_name :jtagtest.j2h
INFO: value of field 'u0/static_chip_option_sense_done_status'
INFO: Reg: u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE; Field: u0/static_chip_option_sense_done_status; prop: jrt_merge_prefix; value: u0
INFO: Reg: u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE; Field: u0/static_chip_option_sense_done_status; prop: original_field_name; value: static_chip_option_sense_done_status
INFO: Reg: u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE; Field: u0/static_chip_option_sense_done_status; prop: unit_hinst_sras0misc0; value: u_l1_cluster/u_NV_fuse
INFO: Prefix = u0
INFO: Check fuse sense status before executing unlock sequence
INFO: Force fuse sense done, then no need to check
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 4
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 763
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 5
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 763
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "bypass_cluster"...
all_chiplet_list  u_sra_sys0/testmaster u_sra_sys0/SRA_SYS0_1500_wrapper u_sra_top0/SRA_TOP0_1500_wrapper
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 5
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 5
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 763
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 6
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 763
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "unlock_jtag"...
(INFO:VEC_764) JKEY (unlock_jtag): unlocking with security type HMAC_C_M440_OEMSIG
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 763  shift_ir 25(21____) 010828____
        shift_ir_binary 000010000100000101000____
(INFO:VEC_301) Cycle 771 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 771 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 772 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 772 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 773 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 773 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 774 ChainIndex=7 Programming value 8'h2a --> 8'h05 for field="wir"
(INFO:VEC_301) Cycle 782 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 782 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 783 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 784 ChainIndex=17 Programming value 8'h09 --> 8'h08 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 794. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CFG, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 794  shift_dr 21(17____) 1ffff____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 11111111111111111____
        shift_dr_mask UUUUUUUUUUUUUUUU1____
(INFO:VEC_301) Cycle 801 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CFG"
(INFO:VEC_300A) Cycle 802 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="en_scan_dump"
(INFO:VEC_300A) Cycle 803 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="en_atpg_scan"
(INFO:VEC_300A) Cycle 804 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="en_ram_dump"
(INFO:VEC_300A) Cycle 805 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="en_hbm"
(INFO:VEC_300A) Cycle 806 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="en_iobist"
(INFO:VEC_300A) Cycle 807 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="en_boundary_scan"
(INFO:VEC_300A) Cycle 808 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="en_wbr"
(INFO:VEC_300A) Cycle 809 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="en_jtag2host"
(INFO:VEC_300A) Cycle 810 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="en_top_fs"
(INFO:VEC_300A) Cycle 811 ChainIndex=14 Programming value 1'h0 --> 1'h1 for field="en_obs_secure"
(INFO:VEC_300A) Cycle 812 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="en_fuse_secure"
(INFO:VEC_300A) Cycle 813 ChainIndex=16 Programming value 1'h0 --> 1'h1 for field="en_sec_mode"
(INFO:VEC_300A) Cycle 814 ChainIndex=17 Programming value 1'h0 --> 1'h1 for field="en_non_critical_regs"
(INFO:VEC_300A) Cycle 815 ChainIndex=18 Programming value 1'h0 --> 1'h1 for field="en_ist_debug"
(INFO:VEC_300A) Cycle 816 ChainIndex=19 Programming value 1'h0 --> 1'h1 for field="reserved"
(INFO:VEC_300A) Cycle 817 ChainIndex=20 Programming value 1'h0 --> 1'h1 for field="global_enable"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_fuse2all_fuse_outputs_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid_inv Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_fuse2all_fuse_outputs_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=jtag_secureId_valid Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_jtag_secureId_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=oem_key_enable Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_oem_key_enable.
(INFO:VEC_613B) Programming for program group ""
    cycle 824  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 832 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 832 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 833 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 834 ChainIndex=6 Programming value 8'h08 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
    cycle 844  shift_ir 16(12____) 8d0____
        shift_ir_binary 100011010000____
(INFO:VEC_301) Cycle 852 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 852 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 853 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 853 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 854 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 854 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 855 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 856 ChainIndex=8 Programming value 8'h05 --> 8'h8d for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 866. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/SYS_STATUS_NONSECURE
    cycle 866  shift_dr 21 000000
        expected XXXXXXXXXXXXXXXXXXXXX
        shift_dr_binary 000000000000000000000
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUU
(INFO:VEC_301) Cycle 869 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE"
(INFO:VEC_569A) Cycle 869 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="earlyl1cold_rstn"
(INFO:VEC_569A) Cycle 870 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="earlyl1warm_rstn"
(INFO:VEC_569A) Cycle 871 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="earlyl2cold_rstn"
(INFO:VEC_569A) Cycle 872 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="prebootl2warm_rstn"
(INFO:VEC_569A) Cycle 873 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="pmc2dfd_reset_detector"
(INFO:VEC_569A) Cycle 874 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="pmc2dfd_reset_detector_shadow_inv"
(INFO:VEC_569A) Cycle 875 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="dft2dfd_reset_detector"
(INFO:VEC_569A) Cycle 876 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dft2dfd_reset_detector_shadow_inv"
(INFO:VEC_569A) Cycle 877 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="production_mode"
(INFO:VEC_569A) Cycle 878 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="production_mode_inv"
(INFO:VEC_569A) Cycle 879 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="fuse2all_fuse_outputs_valid"
(INFO:VEC_569A) Cycle 880 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="fuse2all_fuse_outputs_valid_inv"
(INFO:VEC_569A) Cycle 881 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="global_deviceen"
(INFO:VEC_300A) Cycle 882 ChainIndex=13 Programming value 1'h1 --> 1'h0 for field="global_jtag_enable"
(INFO:VEC_569A) Cycle 883 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="fuse_valid_AON"
(INFO:VEC_569A) Cycle 884 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="jtag_secureId_valid"
(INFO:VEC_569A) Cycle 885 ChainIndex=16 Retaining value 2'h0 --> 2'h0 for field="zeroize_status"
(INFO:VEC_569A) Cycle 887 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="oem_key_enable"
(INFO:VEC_569A) Cycle 888 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="fuse_reshift_status"
(INFO:VEC_569A) Cycle 889 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="enable_cr_jtag_security"
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl1cold_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl1warm_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl2cold_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=prebootl2warm_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=pmc2dfd_reset_detector Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=pmc2dfd_reset_detector_shadow_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=dft2dfd_reset_detector Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=dft2dfd_reset_detector_shadow_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=production_mode Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=production_mode_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=global_deviceen Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=global_jtag_enable Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse_valid_AON Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=jtag_secureId_valid Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=zeroize_status Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=oem_key_enable Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse_reshift_status Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=enable_cr_jtag_security Tag=<EMPTY>.
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "SYS_STATUS_NONSECURE" field "testmaster_cli_inst_jtag_secureId_valid" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:VEC_764) jtag_secureID_valid = 1'b0
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 896  shift_ir 16(12____) 090____
        shift_ir_binary 000010010000____
(INFO:VEC_301) Cycle 904 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 904 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 905 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 905 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 906 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 908 ChainIndex=8 Programming value 8'h8d --> 8'h09 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 918  shift_dr 7(3____) 4____
        expected XXX____
        shift_dr_binary 100____
        shift_dr_mask U11____
(INFO:VEC_301) Cycle 925 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 925 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 926 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 926 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 927 ChainIndex=6 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 927 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 930. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 930  shift_dr 15(11____) 024____
        expected XXXXXXXXXXX____
        shift_dr_binary 00000100100____
        shift_dr_mask 1111111U111____
(INFO:VEC_301) Cycle 937 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 937 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 938 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 938 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 939 ChainIndex=6 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_569A) Cycle 939 ChainIndex=6 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 940 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 941 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_569A) Cycle 942 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 943 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 944 ChainIndex=11 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 954  shift_ir 16(12____) 094____
        shift_ir_binary 000010010100____
(INFO:VEC_301) Cycle 962 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 962 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 963 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 963 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 964 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 964 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 965 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 966 ChainIndex=8 Retaining value 8'h09 --> 8'h09 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 976. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 976  shift_dr 13(9____) 00b____
        expected XXXXXXXXX____
        shift_dr_binary 000001011____
        shift_dr_mask 1111111U1____
(INFO:VEC_301) Cycle 983 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_300A) Cycle 984 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 985 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_569A) Cycle 986 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 987 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 988 ChainIndex=9 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_764) Wait 500 jtag cycles at unlock sequence.
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 1498  shift_ir 14(10____) 025____
        shift_ir_binary 0000100101____
(INFO:VEC_301) Cycle 1506 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1506 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1507 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 1508 ChainIndex=6 Retaining value 8'h09 --> 8'h09 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 1518. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 1518  shift_dr 13(9____) 009____
        expected XXXXXXXXX____
        shift_dr_binary 000001001____
        shift_dr_mask 1111111U1____
(INFO:VEC_301) Cycle 1525 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_300A) Cycle 1526 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 1527 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_569A) Cycle 1528 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 1529 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 1530 ChainIndex=9 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_757) Program value contains client_sib or cluster_sib fields and other fields, client_sib or cluster_sib fields will be ignored.
(INFO:VEC_613B) Programming for program group ""
    cycle 1540  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 1548 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 1548 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1549 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 1550 ChainIndex=6 Programming value 8'h09 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
    cycle 1560  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_301) Cycle 1568 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 1568 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1569 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 1569 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1570 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1570 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1571 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 1572 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 1582  shift_ir 34(30____) 0d8364d9____
        shift_ir_binary 001101100000110110010011011001____
(INFO:VEC_301) Cycle 1590 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1590 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1591 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 1591 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 1592 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 1600 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1600 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1601 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 1601 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 1602 ChainIndex=16 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 1610 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1610 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1611 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 1612 ChainIndex=26 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 1622  shift_dr 13(9____) 1ff____
        expected XXXXXXXXX____
        shift_dr_binary 111111111____
        shift_dr_mask UUU1U1UU1____
(INFO:VEC_301) Cycle 1629 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1629 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1630 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 1630 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 1631 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 1631 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 1632 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1632 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1633 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 1633 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 1634 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1634 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 1635 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 1635 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 1636 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 1636 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 1637 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 1637 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 1640  shift_ir 34(30____) 3e5f97e5____
        shift_ir_binary 111110010111111001011111100101____
(INFO:VEC_301) Cycle 1648 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1648 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1649 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 1649 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 1650 ChainIndex=6 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 1658 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1658 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1659 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 1659 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 1660 ChainIndex=16 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 1668 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 1668 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1669 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 1670 ChainIndex=26 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 1680  shift_ir 14(10____) 3e5____
        shift_ir_binary 1111100101____
(INFO:VEC_301) Cycle 1688 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1688 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 1689 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 1689 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 1689 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 1690 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 1700. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 1700  shift_dr 21(17____) 00000____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000____
        shift_dr_mask UUUUUUUUUUUUUUUUU____
(INFO:VEC_301) Cycle 1707 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS", "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS", "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 1707 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 1708 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 1709 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 1710 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 1711 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 1712 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 1713 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 1714 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 1715 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 1716 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 1717 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 1718 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 1719 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 1720 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 1721 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 1722 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 1723 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_764) JKEY (unlock_jtag): saving sec_cfg to JET internal data.
(INFO:VEC_764) sec_cfg: FFFF
(INFO:VEC_764) en_atpg_scan: 1
(INFO:VEC_764) en_boundary_scan: 1
(INFO:VEC_764) en_fuse_secure: 1
(INFO:VEC_764) en_hbm: 1
(INFO:VEC_764) en_iobist: 1
(INFO:VEC_764) en_ist_debug: 1
(INFO:VEC_764) en_jtag2host: 1
(INFO:VEC_764) en_non_critical_regs: 1
(INFO:VEC_764) en_obs_secure: 1
(INFO:VEC_764) en_ram_dump: 1
(INFO:VEC_764) en_scan_dump: 1
(INFO:VEC_764) en_sec_mode: 1
(INFO:VEC_764) en_top_fs: 1
(INFO:VEC_764) en_wbr: 1
(INFO:VEC_764) global_enable: 1
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 6
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 5000 TCK cycles at cycle 1730 (unlock_jtag)
(INFO:VEC_554) VERSE: 5000 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:10.000us test_cycle:5000 tck_cycle:5000
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 6
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 7
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_backbone_program/set_maths_backbone"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 7
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 7
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 8
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 8
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 8
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 9
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_backbone_program/bypass_maths_backbone"...
::MATHS_ACCESS_START::TEST_INIT::
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 9
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 9
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 10
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 10
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 10
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 11
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 11
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 11
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 12
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6730
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "check_unlock"...
INFO: shift_ir and shift_dr for unlock GPC
INFO: Check unlock status
(INFO:VEC_757) Program value contains client_sib or cluster_sib fields and other fields, client_sib or cluster_sib fields will be ignored.
(INFO:VEC_613B) Programming for program group ""
    cycle 6730  shift_ir 14(10____) 3e5____
        shift_ir_binary 1111100101____
(INFO:VEC_301) Cycle 6738 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6738 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 6739 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 6739 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 6739 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 6740 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 6750. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 6750  shift_dr 21(17____) 00000____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000____
        shift_dr_mask UUUUUUUUUUUUUUUUU____
(INFO:VEC_301) Cycle 6757 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS", "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS", "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 6757 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 6758 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 6759 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 6760 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 6761 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 6762 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 6763 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 6764 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 6765 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 6766 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 6767 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 6768 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 6769 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 6770 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 6771 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 6772 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 6773 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 6780  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 6788 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 6788 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 6789 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 6789 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 6789 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 6790 ChainIndex=6 Programming value 8'hf9 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 6800  shift_ir 16(12____) 360____
        shift_ir_binary 001101100000____
(INFO:VEC_301) Cycle 6808 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6808 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 6809 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6809 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 6810 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6810 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 6811 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 6812 ChainIndex=8 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 6822  shift_dr 7(3____) 7____
        expected XXX____
        shift_dr_binary 111____
        shift_dr_mask UUU____
(INFO:VEC_301) Cycle 6829 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 6829 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6830 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 6830 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6831 ChainIndex=6 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6831 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 6834  shift_ir 34(30____) 3e4f97e5____
        shift_ir_binary 111110010011111001011111100101____
(INFO:VEC_301) Cycle 6842 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6842 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6843 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6843 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 6844 ChainIndex=6 Programming value 8'h05 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 6852 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6852 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6853 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6853 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 6854 ChainIndex=16 Programming value 8'h05 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 6862 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6862 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 6863 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 6864 ChainIndex=26 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 6874. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 6874  shift_dr 57(53____) 00001000040001____
        expected 1111111111111111X1111111111111111XX1111111111111111XX____
        shift_dr_binary 00000000000000001000000000000000001000000000000000001____
        shift_dr_mask 11111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 6881 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6881 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6882 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 6882 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 6883 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 6884 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 6885 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 6886 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 6887 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 6888 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 6889 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 6890 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 6891 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 6892 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 6893 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 6894 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 6895 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 6896 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 6897 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 6898 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_301) Cycle 6899 ChainIndex=22 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6899 ChainIndex=22 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6900 ChainIndex=23 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 6900 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 6901 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 6902 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 6903 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 6904 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 6905 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 6906 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 6907 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 6908 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 6909 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 6910 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 6911 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 6912 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 6913 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 6914 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 6915 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 6916 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_301) Cycle 6917 ChainIndex=40 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 6917 ChainIndex=40 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 6918 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 6919 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 6920 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 6921 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 6922 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 6923 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 6924 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 6925 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 6926 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 6927 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 6928 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 6929 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 6930 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 6931 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 6932 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 6933 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 12
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 12
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6940
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 13
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6940
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "gate_priv_signals"...
INFO: Program gate_priv_signals to 1, to gate X from priv logic
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE Field=u0/gate_priv_signals Range=[0:0] Value=1'b1.
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*gate_priv_signals to CAT3_gate_priv_signals
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 13
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 6940  shift_ir 34(30____) 014f97e4____
        shift_ir_binary 000001010011111001011111100100____
(INFO:VEC_301) Cycle 6948 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 6948 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 6949 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6949 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 6950 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 6958 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6958 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6959 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6959 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 6960 ChainIndex=16 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 6968 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6968 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 6969 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 6970 ChainIndex=26 Programming value 8'hf9 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 6980  shift_ir 25(21____) 00a956____
        shift_ir_binary 000001010100101010110____
(INFO:VEC_301) Cycle 6988 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6988 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 6989 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6989 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6990 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 6990 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 6991 ChainIndex=7 Programming value 8'hf9 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 6999 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 6999 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7000 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7001 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7011. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7011  shift_dr 182(178____) 300000000000000000000000000000000018000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 1100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000001____
        shift_dr_mask 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7018 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 7019 ChainIndex=5 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 7051 ChainIndex=37 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 7055 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_569A) Cycle 7056 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_569A) Cycle 7057 ChainIndex=43 Retaining value 1'h1 --> 1'h1 for field="u0/gate_priv_signals"
(INFO:VEC_569A) Cycle 7058 ChainIndex=44 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 7059 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/static_chip_option_sense_done_status"
(INFO:VEC_569A) Cycle 7060 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 7061 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 7062 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 7063 ChainIndex=49 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 7068 ChainIndex=54 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 7072 ChainIndex=58 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 7079 ChainIndex=65 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 7080 ChainIndex=66 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 7081 ChainIndex=67 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 7082 ChainIndex=68 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 7083 ChainIndex=69 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 7084 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 7085 ChainIndex=71 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 7089 ChainIndex=75 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 7090 ChainIndex=76 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_4"
(INFO:VEC_569A) Cycle 7091 ChainIndex=77 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_5"
(INFO:VEC_569A) Cycle 7092 ChainIndex=78 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_6"
(INFO:VEC_569A) Cycle 7093 ChainIndex=79 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_7"
(INFO:VEC_569A) Cycle 7094 ChainIndex=80 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_8"
(INFO:VEC_569A) Cycle 7095 ChainIndex=81 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_9"
(INFO:VEC_569A) Cycle 7096 ChainIndex=82 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_10"
(INFO:VEC_569A) Cycle 7097 ChainIndex=83 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_11"
(INFO:VEC_569A) Cycle 7098 ChainIndex=84 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_12"
(INFO:VEC_569A) Cycle 7099 ChainIndex=85 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_13"
(INFO:VEC_569A) Cycle 7100 ChainIndex=86 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_14"
(INFO:VEC_569A) Cycle 7101 ChainIndex=87 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_15"
(INFO:VEC_569A) Cycle 7102 ChainIndex=88 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_16"
(INFO:VEC_569A) Cycle 7103 ChainIndex=89 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_17"
(INFO:VEC_569A) Cycle 7104 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_18"
(INFO:VEC_569A) Cycle 7105 ChainIndex=91 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_19"
(INFO:VEC_569A) Cycle 7106 ChainIndex=92 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_20"
(INFO:VEC_569A) Cycle 7107 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_21"
(INFO:VEC_569A) Cycle 7108 ChainIndex=94 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_22"
(INFO:VEC_569A) Cycle 7109 ChainIndex=95 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_23"
(INFO:VEC_569A) Cycle 7110 ChainIndex=96 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_24"
(INFO:VEC_569A) Cycle 7111 ChainIndex=97 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_25"
(INFO:VEC_569A) Cycle 7112 ChainIndex=98 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_26"
(INFO:VEC_569A) Cycle 7113 ChainIndex=99 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_27"
(INFO:VEC_569A) Cycle 7114 ChainIndex=100 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_28"
(INFO:VEC_569A) Cycle 7115 ChainIndex=101 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_29"
(INFO:VEC_569A) Cycle 7116 ChainIndex=102 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_30"
(INFO:VEC_569A) Cycle 7117 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_31"
(INFO:VEC_569A) Cycle 7118 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_32"
(INFO:VEC_569A) Cycle 7119 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_33"
(INFO:VEC_569A) Cycle 7120 ChainIndex=106 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_34"
(INFO:VEC_569A) Cycle 7121 ChainIndex=107 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_35"
(INFO:VEC_569A) Cycle 7122 ChainIndex=108 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_36"
(INFO:VEC_569A) Cycle 7123 ChainIndex=109 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_37"
(INFO:VEC_569A) Cycle 7124 ChainIndex=110 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_38"
(INFO:VEC_569A) Cycle 7125 ChainIndex=111 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_39"
(INFO:VEC_569A) Cycle 7126 ChainIndex=112 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_40"
(INFO:VEC_569A) Cycle 7127 ChainIndex=113 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_41"
(INFO:VEC_569A) Cycle 7128 ChainIndex=114 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_42"
(INFO:VEC_569A) Cycle 7129 ChainIndex=115 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_43"
(INFO:VEC_569A) Cycle 7130 ChainIndex=116 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_44"
(INFO:VEC_569A) Cycle 7131 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_45"
(INFO:VEC_569A) Cycle 7132 ChainIndex=118 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_46"
(INFO:VEC_569A) Cycle 7133 ChainIndex=119 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_47"
(INFO:VEC_569A) Cycle 7134 ChainIndex=120 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_48"
(INFO:VEC_569A) Cycle 7135 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_49"
(INFO:VEC_569A) Cycle 7136 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_50"
(INFO:VEC_569A) Cycle 7137 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_58"
(INFO:VEC_569A) Cycle 7138 ChainIndex=124 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_59"
(INFO:VEC_569A) Cycle 7139 ChainIndex=125 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_60"
(INFO:VEC_569A) Cycle 7140 ChainIndex=126 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_61"
(INFO:VEC_569A) Cycle 7141 ChainIndex=127 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_62"
(INFO:VEC_569A) Cycle 7142 ChainIndex=128 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_63"
(INFO:VEC_569A) Cycle 7143 ChainIndex=129 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_64"
(INFO:VEC_569A) Cycle 7144 ChainIndex=130 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_65"
(INFO:VEC_569A) Cycle 7145 ChainIndex=131 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_66"
(INFO:VEC_569A) Cycle 7146 ChainIndex=132 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_67"
(INFO:VEC_569A) Cycle 7147 ChainIndex=133 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_68"
(INFO:VEC_569A) Cycle 7148 ChainIndex=134 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 7158 ChainIndex=144 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 7162 ChainIndex=148 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 7163 ChainIndex=149 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 7167 ChainIndex=153 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h0"
(INFO:VEC_569A) Cycle 7170 ChainIndex=156 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h1"
(INFO:VEC_569A) Cycle 7173 ChainIndex=159 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h2"
(INFO:VEC_569A) Cycle 7176 ChainIndex=162 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h3"
(INFO:VEC_569A) Cycle 7179 ChainIndex=165 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h6"
(INFO:VEC_569A) Cycle 7182 ChainIndex=168 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 7185 ChainIndex=171 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h9"
(INFO:VEC_569A) Cycle 7188 ChainIndex=174 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h4"
(INFO:VEC_569A) Cycle 7191 ChainIndex=177 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h5"
(INFO:VEC_569A) Cycle 7194 ChainIndex=180 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_569A) Cycle 7195 ChainIndex=181 Retaining value 1'h1 --> 1'h1 for field="u0/fusegen_shift_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 13
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7202
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 14
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7202
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuseless_fuse_jtag_override"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 14
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 14
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7202
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 15
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7202
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_jtag_global_fuse_mask"...
INFO: Confirmed with Jae/Sitara, newly add program for JTAG_FUSE_CTRL/jtag_global_fuse_mask
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_global_fuse_mask Range=[0:0] Value=1'b1.
INFO: ps18_latch setting in JTAG_FUSE_CTRL requested by bug 3120633 ,luole follow michael in bug 3120633
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_select Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_reset Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_set Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 15
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 7202  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 7210 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 7210 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 7211 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 7211 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 7211 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 7212 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 7212 ChainIndex=6 Programming value 8'h2a --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 7222  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 7230 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7230 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7231 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 7231 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7232 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 7232 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7233 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7234 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 7244  shift_ir 25(21____) 00a17a____
        shift_ir_binary 000001010000101111010____
(INFO:VEC_301) Cycle 7252 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7252 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7253 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7253 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7254 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 7254 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 7255 ChainIndex=7 Programming value 8'h05 --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 7263 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 7263 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7264 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7265 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7275  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 7282 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7282 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7283 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7283 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7284 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7284 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7285 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 7285 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 7286 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7286 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7287 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7287 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7288 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 7288 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7291. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7291  shift_dr 281(277____) 0000001e0000000000000000000000080000000000000000000000000000000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 0000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010____
        shift_dr_mask 111111111111111111111111UUUU111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7298 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7298 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7299 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7299 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7300 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7300 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7301 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 7301 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 7302 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 7303 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 7304 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 7305 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 7306 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 7307 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 7308 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 7309 ChainIndex=15 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 7311 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 7312 ChainIndex=18 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 7323 ChainIndex=29 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 7331 ChainIndex=37 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 7339 ChainIndex=45 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 7347 ChainIndex=53 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 7363 ChainIndex=69 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 7371 ChainIndex=77 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 7379 ChainIndex=85 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 7387 ChainIndex=93 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 7395 ChainIndex=101 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 7411 ChainIndex=117 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 7419 ChainIndex=125 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 7427 ChainIndex=133 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 7435 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 7436 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 7437 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 7438 ChainIndex=144 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 7439 ChainIndex=145 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 7447 ChainIndex=153 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 7448 ChainIndex=154 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 7450 ChainIndex=156 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 7452 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 7453 ChainIndex=159 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 7454 ChainIndex=160 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 7455 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 7456 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 7457 ChainIndex=163 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 7458 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 7459 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 7460 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 7461 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 7462 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 7463 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 7464 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 7465 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 7466 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 7467 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 7468 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 7469 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 7470 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 7471 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 7472 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 7473 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 7474 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 7475 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 7476 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 7477 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 7478 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 7479 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 7480 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 7481 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 7482 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 7483 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 7484 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 7485 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 7486 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 7487 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 7488 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 7489 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 7490 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 7491 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 7492 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 7493 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 7494 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 7495 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 7496 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 7497 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 7498 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 7499 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 7500 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 7501 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 7502 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 7503 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 7504 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 7505 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 7506 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 7507 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 7508 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 7509 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 7510 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 7511 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 7512 ChainIndex=218 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 7513 ChainIndex=219 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 7514 ChainIndex=220 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 7515 ChainIndex=221 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 7531 ChainIndex=237 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 7532 ChainIndex=238 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 7533 ChainIndex=239 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 7534 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 7535 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 7536 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 7537 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 7538 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 7539 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 7540 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 7541 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 7542 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 7543 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 7544 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 7545 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 7546 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_300A) Cycle 7547 ChainIndex=253 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_300A) Cycle 7548 ChainIndex=254 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_300A) Cycle 7549 ChainIndex=255 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_300A) Cycle 7550 ChainIndex=256 Programming value 1'h0 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 7551 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 7552 ChainIndex=258 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 7553 ChainIndex=259 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 7554 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 7555 ChainIndex=261 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 7571 ChainIndex=277 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_301) Cycle 7572 ChainIndex=278 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7572 ChainIndex=278 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7573 ChainIndex=279 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7573 ChainIndex=279 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7574 ChainIndex=280 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 7574 ChainIndex=280 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 15
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7581
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 16
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7581
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 16
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 16
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7581
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 17
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7581
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_reset_override_val"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_fuse_reset_override_val Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 17
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 7581  shift_ir 25(21____) 00a97e____
        shift_ir_binary 000001010100101111110____
(INFO:VEC_301) Cycle 7589 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7589 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7590 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7590 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7591 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 7591 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 7592 ChainIndex=7 Retaining value 8'h2f --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 7600 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 7600 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7601 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7602 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7612. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7612  shift_dr 275(271____) 000013c0000000000000000000000100000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 0000000000000000001001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 111111111111111111U111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7619 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 7620 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 7621 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 7622 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 7623 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 7624 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 7625 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 7626 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 7627 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 7629 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 7630 ChainIndex=15 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 7641 ChainIndex=26 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 7649 ChainIndex=34 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 7657 ChainIndex=42 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 7665 ChainIndex=50 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 7681 ChainIndex=66 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 7689 ChainIndex=74 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 7697 ChainIndex=82 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 7705 ChainIndex=90 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 7713 ChainIndex=98 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 7729 ChainIndex=114 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 7737 ChainIndex=122 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 7745 ChainIndex=130 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 7753 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 7754 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 7755 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 7756 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 7757 ChainIndex=142 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 7765 ChainIndex=150 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 7766 ChainIndex=151 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 7768 ChainIndex=153 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 7770 ChainIndex=155 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 7771 ChainIndex=156 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 7772 ChainIndex=157 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 7773 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 7774 ChainIndex=159 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 7775 ChainIndex=160 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 7776 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 7777 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 7778 ChainIndex=163 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 7779 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 7780 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 7781 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 7782 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 7783 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 7784 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 7785 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 7786 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 7787 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 7788 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 7789 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 7790 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 7791 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 7792 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 7793 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 7794 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 7795 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 7796 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 7797 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 7798 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 7799 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 7800 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 7801 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 7802 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 7803 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 7804 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 7805 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 7806 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 7807 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 7808 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 7809 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 7810 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 7811 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 7812 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 7813 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 7814 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 7815 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 7816 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 7817 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 7818 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 7819 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 7820 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 7821 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 7822 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 7823 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 7824 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 7825 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 7826 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 7827 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 7828 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 7829 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 7830 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 7831 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 7832 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 7833 ChainIndex=218 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 7849 ChainIndex=234 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 7850 ChainIndex=235 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 7851 ChainIndex=236 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 7852 ChainIndex=237 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 7853 ChainIndex=238 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 7854 ChainIndex=239 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 7855 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 7856 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 7857 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 7858 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 7859 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 7860 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 7861 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 7862 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 7863 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 7864 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 7865 ChainIndex=250 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 7866 ChainIndex=251 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 7867 ChainIndex=252 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 7868 ChainIndex=253 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 7869 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 7870 ChainIndex=255 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_300A) Cycle 7871 ChainIndex=256 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 7872 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 7873 ChainIndex=258 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 7889 ChainIndex=274 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 17
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7896
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 18
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7896
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_reset_override_mask"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_fuse_reset_override_mask Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 18
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7896. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7896  shift_dr 275(271____) 00001bc0000000000000000000000100000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 0000000000000000001101111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 1111111111111111111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7903 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 7904 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 7905 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 7906 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 7907 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 7908 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 7909 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 7910 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 7911 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 7913 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 7914 ChainIndex=15 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 7925 ChainIndex=26 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 7933 ChainIndex=34 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 7941 ChainIndex=42 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 7949 ChainIndex=50 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 7965 ChainIndex=66 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 7973 ChainIndex=74 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 7981 ChainIndex=82 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 7989 ChainIndex=90 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 7997 ChainIndex=98 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 8013 ChainIndex=114 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 8021 ChainIndex=122 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 8029 ChainIndex=130 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 8037 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 8038 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 8039 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 8040 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 8041 ChainIndex=142 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 8049 ChainIndex=150 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 8050 ChainIndex=151 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 8052 ChainIndex=153 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 8054 ChainIndex=155 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 8055 ChainIndex=156 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 8056 ChainIndex=157 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 8057 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 8058 ChainIndex=159 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 8059 ChainIndex=160 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 8060 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 8061 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 8062 ChainIndex=163 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 8063 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 8064 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 8065 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 8066 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 8067 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 8068 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 8069 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 8070 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 8071 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 8072 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 8073 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 8074 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 8075 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 8076 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 8077 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 8078 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 8079 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 8080 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 8081 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 8082 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 8083 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 8084 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 8085 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 8086 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 8087 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 8088 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 8089 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 8090 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 8091 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 8092 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 8093 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 8094 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 8095 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 8096 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 8097 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 8098 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 8099 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 8100 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 8101 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 8102 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 8103 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 8104 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 8105 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 8106 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 8107 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 8108 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 8109 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 8110 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 8111 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 8112 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 8113 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 8114 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 8115 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 8116 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 8117 ChainIndex=218 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 8133 ChainIndex=234 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 8134 ChainIndex=235 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 8135 ChainIndex=236 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 8136 ChainIndex=237 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 8137 ChainIndex=238 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 8138 ChainIndex=239 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 8139 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 8140 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 8141 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 8142 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 8143 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 8144 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 8145 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 8146 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 8147 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 8148 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 8149 ChainIndex=250 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 8150 ChainIndex=251 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 8151 ChainIndex=252 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 8152 ChainIndex=253 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 8153 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_300A) Cycle 8154 ChainIndex=255 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 8155 ChainIndex=256 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 8156 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 8157 ChainIndex=258 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 8173 ChainIndex=274 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 18
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8180
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 19
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8180
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 19
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 19
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8180
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 20
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8180
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 20
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 20
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8180
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 21
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8180
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "assert_functional_reset_init"...
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_shift_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_func_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*select_leaf_dft_clk.* does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 8180  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 8188 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 8188 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8189 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8189 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8189 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 8190 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8190 ChainIndex=6 Programming value 8'h2f --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 8200  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 8208 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8208 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8209 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 8209 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8210 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8210 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8211 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8212 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 8222  shift_ir 25(21____) 00a1b2____
        shift_ir_binary 000001010000110110010____
(INFO:VEC_301) Cycle 8230 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8230 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8231 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8231 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8232 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 8232 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 8233 ChainIndex=7 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 8241 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8241 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8242 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8243 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8253  shift_dr 11(7____) 3f____
        expected XXXXXXX____
        shift_dr_binary 0111111____
        shift_dr_mask 1UUUU1U____
(INFO:VEC_301) Cycle 8260 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 8260 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8261 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8261 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8262 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8262 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8263 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8263 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8264 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8264 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8265 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8265 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8266 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 8266 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 8269  shift_ir 34(30____) 01561d87____
        shift_ir_binary 000001010101100001110110000111____
(INFO:VEC_301) Cycle 8277 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8277 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8278 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 8278 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 8279 ChainIndex=6 Programming value 8'hf9 --> 8'h61 for field="wir"
(INFO:VEC_301) Cycle 8287 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8287 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8288 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 8288 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 8289 ChainIndex=16 Programming value 8'h36 --> 8'h61 for field="wir"
(INFO:VEC_301) Cycle 8297 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 8297 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8298 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8299 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8309. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/SSN_NV_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/SSN_NV_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8309  shift_dr 63(59____) 000000000000201____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000000000000000000000000000000000001000000001____
        shift_dr_mask 1111111111111111111111111111111111111111111111111UU11111111____
(INFO:VEC_301) Cycle 8316 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL"
(INFO:VEC_569A) Cycle 8317 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Partition_Bypass"
(INFO:VEC_569A) Cycle 8318 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ftm_macro_bypass"
(INFO:VEC_569A) Cycle 8319 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_prestitched_macro_bypass"
(INFO:VEC_569A) Cycle 8320 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Intest"
(INFO:VEC_569A) Cycle 8321 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Extest"
(INFO:VEC_569A) Cycle 8322 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_LOES_en_out"
(INFO:VEC_569A) Cycle 8323 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_GLPC_Value_Select"
(INFO:VEC_569A) Cycle 8324 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dftclk_sel_0"
(INFO:VEC_300A) Cycle 8325 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_dftclk_sel_1"
(INFO:VEC_569A) Cycle 8326 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_glitchless_mode"
(INFO:VEC_569A) Cycle 8327 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_leaf_shiftclk_enable"
(INFO:VEC_569A) Cycle 8328 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_select_leaf_dft_clk"
(INFO:VEC_569A) Cycle 8329 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_func_clk_disable_ovr"
(INFO:VEC_569A) Cycle 8330 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_disable_partition"
(INFO:VEC_569A) Cycle 8331 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 8332 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_mask"
(INFO:VEC_569A) Cycle 8333 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_val"
(INFO:VEC_569A) Cycle 8334 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_unlock_scan_enable"
(INFO:VEC_569A) Cycle 8335 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_flopclear_fsm_se_enable"
(INFO:VEC_569A) Cycle 8336 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_IST_IP_reset"
(INFO:VEC_569A) Cycle 8337 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_maths_mode"
(INFO:VEC_569A) Cycle 8338 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_MATH_Bypass"
(INFO:VEC_569A) Cycle 8339 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_0"
(INFO:VEC_569A) Cycle 8340 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_1"
(INFO:VEC_569A) Cycle 8341 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_2"
(INFO:VEC_569A) Cycle 8342 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_TP_enable"
(INFO:VEC_569A) Cycle 8343 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_obs_bus_select"
(INFO:VEC_569A) Cycle 8344 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_reset_"
(INFO:VEC_569A) Cycle 8345 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_0"
(INFO:VEC_569A) Cycle 8346 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_1"
(INFO:VEC_569A) Cycle 8347 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_2"
(INFO:VEC_569A) Cycle 8348 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_3"
(INFO:VEC_569A) Cycle 8349 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_4"
(INFO:VEC_569A) Cycle 8350 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_disable_clock_gating"
(INFO:VEC_569A) Cycle 8351 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_root_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 8352 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtIntest_SE_Ovr"
(INFO:VEC_569A) Cycle 8353 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtExtest_SE_Ovr"
(INFO:VEC_569A) Cycle 8354 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_single_bypass_chain_enable"
(INFO:VEC_569A) Cycle 8355 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_disable"
(INFO:VEC_569A) Cycle 8356 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_select"
(INFO:VEC_569A) Cycle 8357 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_kist_mode"
(INFO:VEC_569A) Cycle 8358 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_int_bypass"
(INFO:VEC_569A) Cycle 8359 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_ext_bypass"
(INFO:VEC_569A) Cycle 8360 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_bypass"
(INFO:VEC_569A) Cycle 8361 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_0"
(INFO:VEC_569A) Cycle 8362 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_1"
(INFO:VEC_569A) Cycle 8363 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_2"
(INFO:VEC_569A) Cycle 8364 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_3"
(INFO:VEC_569A) Cycle 8365 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_4"
(INFO:VEC_569A) Cycle 8366 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_3"
(INFO:VEC_569A) Cycle 8367 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_4"
(INFO:VEC_569A) Cycle 8368 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_5"
(INFO:VEC_569A) Cycle 8369 ChainIndex=57 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_0"
(INFO:VEC_569A) Cycle 8370 ChainIndex=58 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_1"
(INFO:VEC_569A) Cycle 8371 ChainIndex=59 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_2"
(INFO:VEC_569A) Cycle 8372 ChainIndex=60 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_3"
(INFO:VEC_569A) Cycle 8373 ChainIndex=61 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_4"
(INFO:VEC_569A) Cycle 8374 ChainIndex=62 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_5"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_shift_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_func_clk_disable_ovr does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_value does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_select does not exist
INFO: filter func_rst erot_reset_n
INFO: func reset
INFO: filter func_rst jtag_trst_
INFO: func reset
WARNING: .*TOP_RESET_1500_OVERRIDE .* does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 21
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 21
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 22
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 22
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 22
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 23
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 23
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 23
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 24
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 24
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 24
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 25
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ATE_padctl_initialization/ATE_padctl_initialization_dummy"...
INFO: Add a dummy event when using skip_ATE_padctl_init
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 25
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 25
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 26
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 26
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 26
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 27
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 27
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 27
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 28
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 28
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 28
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 29
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 29
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 29
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 30
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 30
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 30
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 31
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 31
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 31
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 32
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 32
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 32
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 33
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 33
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 33
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 34
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fullchip_custom_event"...
 bypass tb.chip.l0_0.clks.gbal0mvbnvhs1.nctsense_lnk.TS_CLK__div_clk_divide_nctsense_lnk tb.chip.l0_0.clks.gbal0mvbnvhs1.nctsense_lnk.TS_CLK__div_clk_divide_nctsense_lnk
WARNING: .*/CORE_CLK_CTL .*GBA_LNK0_nvlink_tsense_clk_div_sel_ts_clk_lnk_shift does not exist
tb.chip.t0_0.clks.gbbpad0hbmb0.nchbmpll1.hbmpll_clkout_mux_nchbmpll slect clk1
WARNING: .*/CLK_CTL .*tmc2clk_sel_hbmpll_clkout_fbio.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 34
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 34
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 35
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ANCHOR_event__pre_prgm_before_pll"...
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ANCHOR_event__post_prgm_after_all"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 35
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 35
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 36
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 36
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 36
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 37
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8381
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "deassert_functional_reset_init"...
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .* does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_value does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_select does not exist
INFO: filter clk_rst erot_reset_n
INFO: filter clk_rst jtag_trst_
INFO: filter func_rst erot_reset_n
INFO: func reset
INFO: filter func_rst jtag_trst_
INFO: func reset
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:200.000ns test_cycle:100 tck_cycle:100
(INFO:VEC_376) Cycle Info: waitRti (start@8381, end@8480) = 100 cycles. Accumulated 300 cycles (the number of TCK cycles stay on RTI state = 100).
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 8481  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 8489 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8489 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8490 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 8490 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8490 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 8491 ChainIndex=6 Programming value 8'h05 --> 8'h11 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8491 ChainIndex=6 Programming value 8'h61 --> 8'h11 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8501. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8501  shift_dr 27(23____) 004801____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000100100000000001____
        shift_dr_mask 11111111U11U11111111111____
(INFO:VEC_301) Cycle 8508 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 8509 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_569A) Cycle 8510 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 8511 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 8512 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_569A) Cycle 8513 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 8514 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 8515 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 8516 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 8517 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 8518 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_300A) Cycle 8519 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 8520 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 8521 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_300A) Cycle 8522 ChainIndex=18 Programming value 1'h0 --> 1'h1 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 8523 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 8524 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 8525 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 8526 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 8527 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 8528 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 8529 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 8530 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
WARNING: .*/UPHY_CLK_CTL .*tmc2clk_rsync_dft_override_noscan does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 8537  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 8545 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8545 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8546 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8546 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8546 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 8547 ChainIndex=6 Retaining value 8'h11 --> 8'h11 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8557. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8557  shift_dr 27(23____) 004805____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000100100000000101____
        shift_dr_mask 11111111111111111111U11____
(INFO:VEC_301) Cycle 8564 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 8565 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_300A) Cycle 8566 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 8567 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 8568 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_569A) Cycle 8569 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 8570 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 8571 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 8572 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 8573 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 8574 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_569A) Cycle 8575 ChainIndex=15 Retaining value 1'h1 --> 1'h1 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 8576 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 8577 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_569A) Cycle 8578 ChainIndex=18 Retaining value 1'h1 --> 1'h1 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 8579 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 8580 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 8581 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 8582 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 8583 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 8584 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 8585 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 8586 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
INFO: disable glitch checker
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 37
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 37
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 38
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 38
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 38
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 39
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 39
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 39
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 40
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 40
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 41
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 41
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 41
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 42
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 42
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 42
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 43
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 43
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 43
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 44
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 44
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 44
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 45
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 45
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 45
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 46
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 46
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 46
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 47
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 47
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 47
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 48
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 48
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 48
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 49
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 49
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 49
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 50
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 50
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 50
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 51
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 51
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 51
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 52
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 52
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 52
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 53
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8593
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "init_pmc_enable"...
------------------------ENTER init pmc enable------------------------
YAL DBG: Programming TOP_RESET_1500_OVERRIDE register to assert reset
YAL DBG: Programming TOP_RESET_1500_OVERRIDE register to deassert reset
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 8593  shift_ir 14(10____) 0e3____
        shift_ir_binary 0011100011____
(INFO:VEC_313) TN->PLI: force tb.TB_clock_glitch_mon_active 0 0 0
(INFO:VEC_301) Cycle 8601 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8601 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8602 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8602 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8602 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 8603 ChainIndex=6 Programming value 8'h11 --> 8'h38 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8613. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/DFT_AO_REGS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/DFT_AO_REGS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8613  shift_dr 31(27____) 0000103____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000100000011____
        shift_dr_mask 1111111111111111111111111U1____
(INFO:VEC_301) Cycle 8620 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS"
(INFO:VEC_300A) Cycle 8621 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="u0/test_mode"
(INFO:VEC_569A) Cycle 8622 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/core_power_disable"
(INFO:VEC_569A) Cycle 8623 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/spare0"
(INFO:VEC_569A) Cycle 8624 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/spare1"
(INFO:VEC_569A) Cycle 8625 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/scan_en_ext_protect_override"
(INFO:VEC_569A) Cycle 8626 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/test_mode_clamp"
(INFO:VEC_569A) Cycle 8627 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_dft_pgclamp_mask"
(INFO:VEC_569A) Cycle 8628 ChainIndex=12 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_dft_pgclamp_value"
(INFO:VEC_569A) Cycle 8629 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/enableDFTmode_async"
(INFO:VEC_569A) Cycle 8630 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/dft_replication_x_clamp"
(INFO:VEC_569A) Cycle 8631 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/eco_path_xclamp_enable"
(INFO:VEC_569A) Cycle 8632 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/hold_xclamp_enable"
(INFO:VEC_569A) Cycle 8633 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/setup_xclamp_enable"
(INFO:VEC_569A) Cycle 8634 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/static_xclamp_enable"
(INFO:VEC_569A) Cycle 8635 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/asyncfifo_xclamp_enable"
(INFO:VEC_569A) Cycle 8636 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/cdc_xclamp_enable"
(INFO:VEC_569A) Cycle 8637 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/cgte_xclamp_enable"
(INFO:VEC_569A) Cycle 8638 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_ist_mode"
(INFO:VEC_569A) Cycle 8639 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_spare01"
(INFO:VEC_569A) Cycle 8640 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_spare02"
(INFO:VEC_569A) Cycle 8641 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/dft_tp_control"
(INFO:VEC_569A) Cycle 8642 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/onehot_xclamp_enable"
(INFO:VEC_569A) Cycle 8643 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/maths_ist_isolation_val"
(INFO:VEC_569A) Cycle 8644 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/maths_ist_isolation_mask"
(INFO:VEC_569A) Cycle 8645 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/istclamp_ctl_sig0"
(INFO:VEC_569A) Cycle 8646 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/istclamp_ctl_sig1"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000ns test_cycle:20 tck_cycle:20
(INFO:VEC_376) Cycle Info: waitRti (start@8653, end@8672) = 20 cycles. Accumulated 320 cycles (the number of TCK cycles stay on RTI state = 20).
------------------------LEAVE init pmc enable------------------------
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 53
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 53
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 54
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ssn_common_init/Step_1_ssn_scan_clk_config"...
ssn_scan_clk_config
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 54
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 54
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 55
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ssn_common_init/Step_2_ssn_control_setup"...
ssn_control setup
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 55
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 55
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 56
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 56
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 56
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 57
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 57
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 57
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 58
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "enable_cluster_body"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 58
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 58
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 59
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_end_pattern_block"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 59
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 59
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8673
(INFO:AFU_062) Disable event 'ANCHOR_event__post_prgm_after_all' after VERSE exec.
(INFO:AFU_062) Disable event 'ANCHOR_event__pre_prgm_before_pll' after VERSE exec.
(INFO:AFU_062) Disable event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' after VERSE exec.
(INFO:AFU_062) Disable event 'assert_functional_reset_init' after VERSE exec.
(INFO:AFU_062) Disable event 'assert_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'bypass_cluster' after VERSE exec.
(INFO:AFU_062) Disable event 'check_fuse_valid' after VERSE exec.
(INFO:AFU_062) Disable event 'check_unlock' after VERSE exec.
(INFO:AFU_062) Disable event 'deassert_functional_reset_init' after VERSE exec.
(INFO:AFU_062) Disable event 'deassert_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'enable_cluster_body' after VERSE exec.
(INFO:AFU_062) Disable event 'fullchip_custom_event' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_jtag_global_fuse_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_reset_override_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_reset_override_val' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_wait' after VERSE exec.
(INFO:AFU_062) Disable event 'fuseless_fuse_jtag_override' after VERSE exec.
(INFO:AFU_062) Disable event 'gate_priv_signals' after VERSE exec.
(INFO:AFU_062) Disable event 'init_pmc_enable' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_backbone_program/bypass_maths_backbone' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_backbone_program/set_maths_backbone' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_end_pattern_block' after VERSE exec.
(INFO:AFU_062) Disable event 'nonsecure_programming' after VERSE exec.
(INFO:AFU_062) Disable event 'ssn_common_init/Step_1_ssn_scan_clk_config' after VERSE exec.
(INFO:AFU_062) Disable event 'ssn_common_init/Step_2_ssn_control_setup' after VERSE exec.
(INFO:AFU_062) Disable event 'unlock_jtag' after VERSE exec.
(INFO:AFU_063) Total enabled event number is '26'.
(INFO:AFU_061) End_of_VERSE_EXEC_1111111111
(INFO:ATE_105) Dump Verse Sequence file is not set
(INFO:ATE_105) procedure '::ATE::AteFlowUtils::verse_exec' execute time is: 3 secs
disableEventStr in set_disable_event_count_index
(INFO:AFU_057) In label 'TEST_INIT_END' dump signature 'V0_26563'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:174.000ns test_cycle:87 tck_cycle:87
(INFO:VEC_378) Cycle Info: wait_cycles (start@8673, end@8759) = 87 cycles. Accumulated 274 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@8760, end@8760) = 1 cycles. Accumulated 275 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 8761  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 8769 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8769 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8770 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8770 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8770 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 8771 ChainIndex=6 Programming value 8'h38 --> 8'h05 for field="wir"
    cycle 8781  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 8789 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8789 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8790 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8790 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8790 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 8791 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 8801  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 8809 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 8809 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8810 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 8810 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8810 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 8811 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing SubTest INIT Sequence ...
(INFO:AFU_057) In label 'SUBTEST_INIT_END' dump signature 'V0_22657'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:118.000ns test_cycle:59 tck_cycle:59
(INFO:VEC_378) Cycle Info: wait_cycles (start@8821, end@8879) = 59 cycles. Accumulated 334 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@8880, end@8880) = 1 cycles. Accumulated 335 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
INFO: executing API: ::ATE::j2h::SYS -prgmConfig $prgmConfig -testConfig $testConfig 
Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
For j2h SYS test, design_type = rtl
For j2h SYS test, clock_mode = jtag_bypass
sub_modes is: 
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000us test_cycle:1000 tck_cycle:1000
(INFO:VEC_376) Cycle Info: waitRti (start@8881, end@9880) = 1000 cycles. Accumulated 1320 cycles (the number of TCK cycles stay on RTI state = 1000).
j2h test access reg list is : Sysctrl
Current Testing Register is : Sysctrl
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:1.000us test_cycle:500 tck_cycle:500
(INFO:VEC_376) Cycle Info: waitRti (start@9881, end@10380) = 500 cycles. Accumulated 1820 cycles (the number of TCK cycles stay on RTI state = 500).
Write Sysctrl ....byte_enable=4'b1111 address=32'h1080 write_data=32'h5a5a5a5a expect_data=32'h5a5a5a5a j2h_path= bar_sel=
01/10/2023 01:29:22==============@cycle 10381 ENTER procedure: write_to_host==============
hahaha 0000000000001080 addr_width 64 address 32'h1080
kekeke 0000000000001080 addr_range_msb 63
lelele 0000000000000000000000000000000000000000000000000001000010000000
 raghu :Imp:address_bar0 32bit value is 64'b0000000000000000000000000000000000000000000000000001000010000000 
 
 ragghu bar_adrs is u0/bar_adr_bits 
 
 raghu bar addrs bit set 
raghu 001
hahaha 00 bar_adr_width 64 address 32'h1080
kekeke 00 bar_adr_range_msb 7
lelele 00000000
just for debug 8'b00000000
just for debug again
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 10381  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 10389 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10389 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10390 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 10390 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10391 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 10391 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 10392 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 10393 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 10403  shift_ir 25(21____) 00a152____
        shift_ir_binary 000001010000101010010____
(INFO:VEC_301) Cycle 10411 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10411 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10412 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10412 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10413 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 10413 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 10414 ChainIndex=7 Programming value 8'h05 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 10422 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 10422 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 10423 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 10424 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10434  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 10441 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10441 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10442 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10442 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10443 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10443 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10444 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 10444 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10445 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10445 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10446 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10446 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10447 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 10447 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 10450. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10450  shift_dr 188(184____) 180000000000000000000000000000000008000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000001010____
        shift_dr_mask 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 10457 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10457 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10458 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10458 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10459 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10459 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10460 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 10460 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 10461 ChainIndex=8 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 10493 ChainIndex=40 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 10497 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_569A) Cycle 10498 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_300A) Cycle 10499 ChainIndex=46 Programming value 1'h1 --> 1'h0 for field="u0/gate_priv_signals"
(INFO:VEC_569A) Cycle 10500 ChainIndex=47 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 10501 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/static_chip_option_sense_done_status"
(INFO:VEC_569A) Cycle 10502 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 10503 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 10504 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 10505 ChainIndex=52 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 10510 ChainIndex=57 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 10514 ChainIndex=61 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 10521 ChainIndex=68 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 10522 ChainIndex=69 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 10523 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 10524 ChainIndex=71 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 10525 ChainIndex=72 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 10526 ChainIndex=73 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 10527 ChainIndex=74 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 10531 ChainIndex=78 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 10532 ChainIndex=79 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_4"
(INFO:VEC_569A) Cycle 10533 ChainIndex=80 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_5"
(INFO:VEC_569A) Cycle 10534 ChainIndex=81 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_6"
(INFO:VEC_569A) Cycle 10535 ChainIndex=82 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_7"
(INFO:VEC_569A) Cycle 10536 ChainIndex=83 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_8"
(INFO:VEC_569A) Cycle 10537 ChainIndex=84 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_9"
(INFO:VEC_569A) Cycle 10538 ChainIndex=85 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_10"
(INFO:VEC_569A) Cycle 10539 ChainIndex=86 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_11"
(INFO:VEC_569A) Cycle 10540 ChainIndex=87 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_12"
(INFO:VEC_569A) Cycle 10541 ChainIndex=88 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_13"
(INFO:VEC_569A) Cycle 10542 ChainIndex=89 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_14"
(INFO:VEC_569A) Cycle 10543 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_15"
(INFO:VEC_569A) Cycle 10544 ChainIndex=91 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_16"
(INFO:VEC_569A) Cycle 10545 ChainIndex=92 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_17"
(INFO:VEC_569A) Cycle 10546 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_18"
(INFO:VEC_569A) Cycle 10547 ChainIndex=94 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_19"
(INFO:VEC_569A) Cycle 10548 ChainIndex=95 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_20"
(INFO:VEC_569A) Cycle 10549 ChainIndex=96 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_21"
(INFO:VEC_569A) Cycle 10550 ChainIndex=97 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_22"
(INFO:VEC_569A) Cycle 10551 ChainIndex=98 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_23"
(INFO:VEC_569A) Cycle 10552 ChainIndex=99 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_24"
(INFO:VEC_569A) Cycle 10553 ChainIndex=100 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_25"
(INFO:VEC_569A) Cycle 10554 ChainIndex=101 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_26"
(INFO:VEC_569A) Cycle 10555 ChainIndex=102 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_27"
(INFO:VEC_569A) Cycle 10556 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_28"
(INFO:VEC_569A) Cycle 10557 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_29"
(INFO:VEC_569A) Cycle 10558 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_30"
(INFO:VEC_569A) Cycle 10559 ChainIndex=106 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_31"
(INFO:VEC_569A) Cycle 10560 ChainIndex=107 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_32"
(INFO:VEC_569A) Cycle 10561 ChainIndex=108 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_33"
(INFO:VEC_569A) Cycle 10562 ChainIndex=109 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_34"
(INFO:VEC_569A) Cycle 10563 ChainIndex=110 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_35"
(INFO:VEC_569A) Cycle 10564 ChainIndex=111 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_36"
(INFO:VEC_569A) Cycle 10565 ChainIndex=112 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_37"
(INFO:VEC_569A) Cycle 10566 ChainIndex=113 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_38"
(INFO:VEC_569A) Cycle 10567 ChainIndex=114 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_39"
(INFO:VEC_569A) Cycle 10568 ChainIndex=115 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_40"
(INFO:VEC_569A) Cycle 10569 ChainIndex=116 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_41"
(INFO:VEC_569A) Cycle 10570 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_42"
(INFO:VEC_569A) Cycle 10571 ChainIndex=118 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_43"
(INFO:VEC_569A) Cycle 10572 ChainIndex=119 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_44"
(INFO:VEC_569A) Cycle 10573 ChainIndex=120 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_45"
(INFO:VEC_569A) Cycle 10574 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_46"
(INFO:VEC_569A) Cycle 10575 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_47"
(INFO:VEC_569A) Cycle 10576 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_48"
(INFO:VEC_569A) Cycle 10577 ChainIndex=124 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_49"
(INFO:VEC_569A) Cycle 10578 ChainIndex=125 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_50"
(INFO:VEC_569A) Cycle 10579 ChainIndex=126 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_58"
(INFO:VEC_569A) Cycle 10580 ChainIndex=127 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_59"
(INFO:VEC_569A) Cycle 10581 ChainIndex=128 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_60"
(INFO:VEC_569A) Cycle 10582 ChainIndex=129 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_61"
(INFO:VEC_569A) Cycle 10583 ChainIndex=130 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_62"
(INFO:VEC_569A) Cycle 10584 ChainIndex=131 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_63"
(INFO:VEC_569A) Cycle 10585 ChainIndex=132 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_64"
(INFO:VEC_569A) Cycle 10586 ChainIndex=133 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_65"
(INFO:VEC_569A) Cycle 10587 ChainIndex=134 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_66"
(INFO:VEC_569A) Cycle 10588 ChainIndex=135 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_67"
(INFO:VEC_569A) Cycle 10589 ChainIndex=136 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_68"
(INFO:VEC_569A) Cycle 10590 ChainIndex=137 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 10600 ChainIndex=147 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 10604 ChainIndex=151 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 10605 ChainIndex=152 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 10609 ChainIndex=156 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h0"
(INFO:VEC_569A) Cycle 10612 ChainIndex=159 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h1"
(INFO:VEC_569A) Cycle 10615 ChainIndex=162 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h2"
(INFO:VEC_569A) Cycle 10618 ChainIndex=165 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h3"
(INFO:VEC_569A) Cycle 10621 ChainIndex=168 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h6"
(INFO:VEC_569A) Cycle 10624 ChainIndex=171 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 10627 ChainIndex=174 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h9"
(INFO:VEC_569A) Cycle 10630 ChainIndex=177 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h4"
(INFO:VEC_569A) Cycle 10633 ChainIndex=180 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h5"
(INFO:VEC_569A) Cycle 10636 ChainIndex=183 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_569A) Cycle 10637 ChainIndex=184 Retaining value 1'h1 --> 1'h1 for field="u0/fusegen_shift_status"
(INFO:VEC_301) Cycle 10638 ChainIndex=185 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10638 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10639 ChainIndex=186 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10639 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10640 ChainIndex=187 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 10640 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="client_sib"
    cycle 10643  shift_ir 25(21____) 00a10a____
        shift_ir_binary 000001010000100001010____
(INFO:VEC_301) Cycle 10651 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10651 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10652 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10652 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10653 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 10653 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 10654 ChainIndex=7 Programming value 8'h2a --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 10662 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 10662 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 10663 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 10664 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 10674. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10674  shift_dr 124(120____) 15a5a5a5a0000000000000004203ca____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000101011010010110100101101001011010000000000000000000000000000000000000000000000000000000000000010000100000001111001010____
        shift_dr_mask 111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1111111111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU111111____
(INFO:VEC_301) Cycle 10681 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10681 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10682 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10682 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10683 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10683 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10684 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 10684 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 10685 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 10686 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_300A) Cycle 10687 ChainIndex=10 Programming value 4'h0 --> 4'hf for field="u0/byte_enables"
(INFO:VEC_300A) Cycle 10691 ChainIndex=14 Programming value 64'h0000000000000000 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 10755 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 10757 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_300A) Cycle 10765 ChainIndex=88 Programming value 32'h00000000 --> 32'h5a5a5a5a for field="u0/data_bits"
(INFO:VEC_300A) Cycle 10797 ChainIndex=120 Programming value 1'h0 --> 1'h1 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 10798 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10798 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10799 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10799 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10800 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 10800 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000us test_cycle:40000 tck_cycle:40000
(INFO:VEC_376) Cycle Info: waitRti (start@10807, end@50806) = 40000 cycles. Accumulated 41820 cycles (the number of TCK cycles stay on RTI state = 40000).
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000us test_cycle:20000 tck_cycle:20000
(INFO:VEC_376) Cycle Info: waitRti (start@50807, end@70806) = 20000 cycles. Accumulated 61820 cycles (the number of TCK cycles stay on RTI state = 20000).
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 70807  shift_ir 25(21____) 00a90e____
        shift_ir_binary 000001010100100001110____
(INFO:VEC_301) Cycle 70815 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 70815 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 70816 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 70816 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 70817 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 70817 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 70818 ChainIndex=7 Retaining value 8'h21 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 70826 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 70826 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 70827 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 70828 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 70838. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 70838  shift_dr 118(114____) 00000000000000000000000084079____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111001____
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 70845 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 70846 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 70847 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_569A) Cycle 70848 ChainIndex=7 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 70852 ChainIndex=11 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 70916 ChainIndex=75 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 70918 ChainIndex=77 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_300A) Cycle 70926 ChainIndex=85 Programming value 32'h5a5a5a5a --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_300A) Cycle 70958 ChainIndex=117 Programming value 1'h1 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
01/10/2023 01:29:42==============@cycle 70965 LEAVE procedure: write_to_host==============
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:400.000us test_cycle:200000 tck_cycle:200000
(INFO:VEC_376) Cycle Info: waitRti (start@70965, end@270964) = 200000 cycles. Accumulated 261820 cycles (the number of TCK cycles stay on RTI state = 200000).
Read Sysctrl ....byte_enable=4'b1111 address=32'h1080 write_data=32'h5a5a5a5a expect_data=32'h5a5a5a5a
01/10/2023 01:30:51==============@cycle 270965 ENTER procedure: read_from_host==============
 reg namsis u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC 

 addr width is 64 addr_range_msb is 70 addr_range_lsb is 7  
 
Accessing host through u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC...
 bar_adr width is 8 bar_adr_range_msb is 80 bar_adr_range_lsb is 73  
 
 raghu : Imp1: read_host address_bar0 is 64'b0000000000000000000000000000000000000000000000000001000010000000 
 
 ragghu bar_adrs is u0/bar_adr_bits 
 
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 270965  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 270973 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 270973 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 270974 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 270974 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 270974 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 270975 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 270975 ChainIndex=6 Programming value 8'h21 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 270985  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 270993 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 270993 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 270994 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 270994 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 270995 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 270995 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 270996 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 270997 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 271007  shift_ir 25(21____) 00a10a____
        shift_ir_binary 000001010000100001010____
(INFO:VEC_301) Cycle 271015 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 271015 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 271016 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 271016 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 271017 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 271017 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 271018 ChainIndex=7 Programming value 8'h05 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 271026 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 271026 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 271027 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 271028 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 271038  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 271045 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 271045 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 271046 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 271046 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 271047 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 271047 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 271048 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 271048 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 271049 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 271049 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 271050 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 271050 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 271051 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 271051 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 271054. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 271054  shift_dr 124(120____) 1000000000000000000000004203ea____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111101010____
        shift_dr_mask 111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U11111____
(INFO:VEC_301) Cycle 271061 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 271061 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 271062 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 271062 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 271063 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 271063 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 271064 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 271064 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 271065 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_300A) Cycle 271066 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/read_bit"
(INFO:VEC_569A) Cycle 271067 ChainIndex=10 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 271071 ChainIndex=14 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 271135 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 271137 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 271145 ChainIndex=88 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_300A) Cycle 271177 ChainIndex=120 Programming value 1'h0 --> 1'h1 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 271178 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 271178 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 271179 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 271179 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 271180 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 271180 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000us test_cycle:40000 tck_cycle:40000
(INFO:VEC_376) Cycle Info: waitRti (start@271187, end@311186) = 40000 cycles. Accumulated 301820 cycles (the number of TCK cycles stay on RTI state = 40000).
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 311187. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 311187  shift_dr 124(120____) 0000000000000000000000004203ea____
        expected XXX001011010010110100101101001011010XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX1XXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111101010____
        shift_dr_mask 111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 311194 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 311194 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 311195 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 311195 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 311196 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 311196 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 311197 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 311197 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 311198 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 311199 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="u0/read_bit"
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311199 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:u0/valid_bit
(INFO:VEC_569A) Cycle 311200 ChainIndex=10 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 311204 ChainIndex=14 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 311268 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 311270 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 311278 ChainIndex=88 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311280 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_1
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311282 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_3
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311283 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_4
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311285 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_6
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311288 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_9
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311290 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_11
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311291 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_12
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311293 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_14
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311296 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_17
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311298 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_19
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311299 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_20
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311301 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_22
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311304 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_25
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311306 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_27
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311307 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_28
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311309 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_30
(INFO:VEC_300A) Cycle 311310 ChainIndex=120 Programming value 1'h1 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 311311 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 311311 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311311 pin jtag_tdo expected 0 actual 1  tag CAT1_J2H_Sysctrl:Rdout:u0/start_transaction
(INFO:VEC_301) Cycle 311312 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 311312 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 311313 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 311313 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(ERR_CRITICAL:VEC_517A) PrgmConfig: program: Mismatches on register: "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC" ...
(ERR_CRITICAL:VEC_517B) Field="u0/valid_bit" Expected="1'b1" Actual="1'b0"
(ERR_CRITICAL:VEC_517B) Field="u0/data_bits" Expected="32'b01011010010110100101101001011010" Actual="32'b00000000000000000000000000000000"
(ERR_CRITICAL:VEC_517B) Field="u0/start_transaction" Expected="1'b0" Actual="1'b1"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000ns test_cycle:20 tck_cycle:20
(INFO:VEC_376) Cycle Info: waitRti (start@311320, end@311339) = 20 cycles. Accumulated 301840 cycles (the number of TCK cycles stay on RTI state = 20).
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/valid_bit" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
00000000
readback data == 00000000
Shift Out: 32'b00000000000000000000000000000000
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:4.000us test_cycle:2000 tck_cycle:2000
(INFO:VEC_376) Cycle Info: waitRti (start@311340, end@313339) = 2000 cycles. Accumulated 303840 cycles (the number of TCK cycles stay on RTI state = 2000).
 u0/valid_bit reset_value: 1'b0
 u0/read_bit reset_value: 1'b0
 u0/byte_enables reset_value: 4'b0000
 u0/address_bits reset_value: 64'b0000000000000000000000000000000000000000000000000000000000000000
 u0/auto_incr_bits reset_value: 2'b00
 u0/bar_adr_bits reset_value: 8'b00000000
 u0/data_bits reset_value: 32'b00000000000000000000000000000000
 u0/start_transaction reset_value: 1'b0
Clearing J2H register
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 313340  shift_ir 25(21____) 00a90e____
        shift_ir_binary 000001010100100001110____
(INFO:VEC_301) Cycle 313348 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 313348 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 313349 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 313349 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 313350 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 313350 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 313351 ChainIndex=7 Retaining value 8'h21 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 313359 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 313359 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 313360 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 313361 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 313371. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 313371  shift_dr 118(114____) 00000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1____
(INFO:VEC_301) Cycle 313378 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 313379 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_300A) Cycle 313380 ChainIndex=6 Programming value 1'h1 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_300A) Cycle 313381 ChainIndex=7 Programming value 4'hf --> 4'h0 for field="u0/byte_enables"
(INFO:VEC_300A) Cycle 313385 ChainIndex=11 Programming value 64'h0000000000001080 --> 64'h0000000000000000 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 313449 ChainIndex=75 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 313451 ChainIndex=77 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 313459 ChainIndex=85 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_569A) Cycle 313491 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:ATE_105) procedure '::ATE::j2h::SYS' execute time is: 1 min 44 secs

INFO: executing Global EOT Sequence ...
(INFO:AFU_057) In label 'EOT_BEGIN' dump signature 'V0_30784'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:124.000ns test_cycle:62 tck_cycle:62
(INFO:VEC_378) Cycle Info: wait_cycles (start@313498, end@313559) = 62 cycles. Accumulated 397 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@313560, end@313560) = 1 cycles. Accumulated 398 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 313561  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 313569 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 313569 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 313570 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 313570 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 313570 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 313571 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 313571 ChainIndex=6 Programming value 8'h21 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
    cycle 313581  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 313589 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 313589 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 313590 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 313590 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 313590 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 313591 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 313601  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 313609 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 313609 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 313610 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 313610 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 313610 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 313611 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_057) In label 'GLOBAL_EOT_END' dump signature 'V0_4110'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:118.000ns test_cycle:59 tck_cycle:59
(INFO:VEC_378) Cycle Info: wait_cycles (start@313621, end@313679) = 59 cycles. Accumulated 457 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@313680, end@313680) = 1 cycles. Accumulated 458 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing Test EOT Sequence ...
(INFO:AFU_057) In label 'TEST_EOT_END' dump signature 'V0_37467'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@313681, end@313799) = 119 cycles. Accumulated 577 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@313800, end@313800) = 1 cycles. Accumulated 578 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing SubTest EOT Sequence ...
(INFO:AFU_057) In label 'SUBTEST_EOT_END' dump signature 'V0_37079'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@313801, end@313919) = 119 cycles. Accumulated 697 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@313920, end@313920) = 1 cycles. Accumulated 698 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_313) TN->PLI: force tb.TB_sim_run 0 0 0
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@313921, end@313921) = 1 cycles. Accumulated 699 cycles.
(INFO:AFU_057) In label 'END_OF_TEST' dump signature 'V0_30801'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:236.000ns test_cycle:118 tck_cycle:118
(INFO:VEC_378) Cycle Info: wait_cycles (start@313922, end@314039) = 118 cycles. Accumulated 817 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@314040, end@314040) = 1 cycles. Accumulated 818 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_061) Summary Disable Event Num: 42
(INFO:AFU_061) Summary Total Event Num: 68
normalCycleCount: 314041
WARNING: No IP_SPEC from project spec file is found. ::ATE::AteFlowUtils::get_ip_insts will dump for all controllers.
###################################
#  dft programming modes summary  #
###################################
dft programming mode:
    N/A

dft programming common modes:
    u_sra_sys0: N/A
    u_sra_top0: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper: N/A
    u_sra_sys0 testmaster: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper: N/A
    u_sra_sys0 testmaster testmaster_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp0_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper CLUSTER_SIB: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpioa_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp1_cli_inst: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpiob_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc0_cli_inst: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper CLUSTER_SIB: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc1_cli_inst: N/A
(INFO:VEC_637A) ################################
(INFO:VEC_637F) #  Cluster JtagConfig Summary  #
(INFO:VEC_637A) ################################
(INFO:VEC_637B) top header: ./../jtag/jtagreg_rtl/header_sr01.yaml
(INFO:VEC_637C) instruction map: ./../jtag/jtagreg_rtl/instruction_map.yaml
(INFO:VEC_637D) cluster_array(0) = type:testmaster_SRA_SYS0 instance:testmaster header:./../jtag/jtagreg_rtl/header_testmaster_SRA_SYS0.yaml - ./../jtag/jtagreg_rtl/testmaster_SRA_SYS0_cli/{ALL.jrd,BYPASS.jrd,HIGHZ.jrd,IDCODE.jrd,SYS_STATUS_NONSECURE.jrd}
(INFO:VEC_637D) cluster_array(1) = type:SRA_SYS0_clstr instance:SRA_SYS0_1500_wrapper header:./../jtag/jtagreg_rtl/header_SRA_SYS0_clstr.yaml - ./../jtag/jtagreg_rtl/SRAS0FSP0_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0FSP1_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0MISC0_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0MISC1_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/{CLUSTER_CTRL.jrd,CONNECTOR_CTRL.jrd,JTAG_SEC_UNLOCK_STATUS.jrd,WS_BYPASS.jrd}
(INFO:VEC_637D) cluster_array(2) = type:SRA_TOP0_clstr instance:SRA_TOP0_1500_wrapper header:./../jtag/jtagreg_rtl/header_SRA_TOP0_clstr.yaml - ./../jtag/jtagreg_rtl/SRAPAD0GPIOA_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAPAD0GPIOB_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/{CLUSTER_CTRL.jrd,CONNECTOR_CTRL.jrd,JTAG_SEC_UNLOCK_STATUS.jrd,WS_BYPASS.jrd}
(INFO:VEC_637A) ################################
(INFO:VEC_601A) PrgmConfig i1687 auto broadcast summary:
(INFO:VEC_601B) Total cycle count: 314041
(INFO:VEC_601B) Accumulated cycles saved by auto broadcast: 1042
(INFO:VEC_601B) Saved cycle ratio: 0.330707%
(INFO:ATE_105) Tcl Package Loaded Info:
(INFO:ATE_105) Package scan_debug_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/scan_debug_socf.tcl
(INFO:ATE_105) Package ram_access 4.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/ram_access_socf.tcl
(INFO:ATE_105) Package jtagtest_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtagtest_tasks_prgm_2.tcl
(INFO:ATE_105) Package jtag_tasks 1.1 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtag_tasks_prgm.tcl
(INFO:ATE_105) Package j2h 5.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/j2h_test_prgm.tcl
(INFO:ATE_105) Package fuse_tasks2 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/fuse_tasks2_prgm.tcl
(INFO:ATE_105) Package DomainsPMUtil 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/DomainsPMUtil_socf.tcl
(INFO:ATE_105) Package AteStilTemplate 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteStilTemplate.tcl
(INFO:ATE_105) Package AteCustomUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteCustomUtils.tcl
(INFO:ATE_105) Package AteChipctlUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteChipctlUtils.tcl
(INFO:ATE_105) Package upf_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/upf_util.tcl
(INFO:ATE_105) Package trace_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/trace_util.tcl
(INFO:ATE_105) Package tn_util 1.2 is loaded from <NVDEV>/nvtools/tnlib/tn_util.tcl
(INFO:ATE_105) Package tcl_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/tcl_util.tcl
(INFO:ATE_105) Package synthTag 1.0 is loaded from <NVDEV>/nvtools/tnlib/synthTag.tcl
(INFO:ATE_105) Package single_var_solver 1.0 is loaded from <NVDEV>/nvtools/tnlib/single_var_solver.tcl
(INFO:ATE_105) Package power_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/power_util.tcl
(INFO:ATE_105) Package otherProperties 1.0 is loaded from <NVDEV>/nvtools/tnlib/otherProperties.tcl
(INFO:ATE_105) Package netlist_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/netlist_util.tcl
(INFO:ATE_105) Package netlistReader 1.0 is loaded from <NVDEV>/nvtools/tnlib/netlistReader.tcl
(INFO:ATE_105) Package muxutil 1.0 is loaded from <NVDEV>/nvtools/tnlib/muxutil.tcl
(INFO:ATE_105) Package generate_onehot 1.0 is loaded from <NVDEV>/nvtools/tnlib/generate_onehot_props.tcl
(INFO:ATE_105) Package find_contention 1.0 is loaded from <NVDEV>/nvtools/tnlib/find_contention.tcl
(INFO:ATE_105) Package findMSLatch 1.0 is loaded from <NVDEV>/nvtools/tnlib/findMSLatch.tcl
(INFO:ATE_105) Package eval_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/eval_util.tcl
(INFO:ATE_105) Package display 0.5 is loaded from <NVDEV>/nvtools/tnlib/display.tcl
(INFO:ATE_105) Package dft_utils 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_utils.tcl
(INFO:ATE_105) Package dft_flow 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_flow.tcl
(INFO:ATE_105) Package dft_analysis 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_analysis.tcl
(INFO:ATE_105) Package data_structure 1.0 is loaded from <NVDEV>/nvtools/tnlib/data_structure.tcl
(INFO:ATE_105) Package config_partitioning 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_partitioning.tcl
(INFO:ATE_105) Package config_paddata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_paddata.tcl
(INFO:ATE_105) Package config_dftPlandata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_dftPlandata.tcl
(INFO:ATE_105) Package config_atpgdata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_atpgdata.tcl
(INFO:ATE_105) Package config 1.0 is loaded from <NVDEV>/nvtools/tnlib/config.tcl
(INFO:ATE_105) Package clock_init_tasks 3.0 is loaded from <NVDEV>/nvtools/tnlib/clock_init_tasks_ampere.tcl
(INFO:ATE_105) Package VerifReporting 1.0 is loaded from <NVDEV>/nvtools/tnlib/VerifReporting.tcl
(INFO:ATE_105) Package StilUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/StilUtils.tcl
(INFO:ATE_105) Package PackageToolUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/PackageToolUtils.tcl
(INFO:ATE_105) Package NvrailsUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/NvrailsUtils.tcl
(INFO:ATE_105) Package MsgUtil 1.0 is loaded from <NVDEV>/nvtools/tnlib/MsgUtil.tcl
(INFO:ATE_105) Package Models 1.0 is loaded from <NVDEV>/nvtools/tnlib/Models.tcl
(INFO:ATE_105) Package DFTObject 0.1 is loaded from <NVDEV>/nvtools/tnlib/DFTObject.tcl
(INFO:ATE_105) Package AtpgIpIntfc 1.0 is loaded from <NVDEV>/nvtools/tnlib/AtpgIpIntfc.tcl
(INFO:ATE_105) Package VERSE_analyzer 1.0 is loaded from <NVDEV>/nvtools/tnlib/AteVerseAnalyzer.tcl
(INFO:ATE_105) Package AteFlowUtils 1.1 is loaded from <NVDEV>/nvtools/tnlib/AteFlowUtils_prgm.tcl
(INFO:ATE_108) Total test cycle counts: 314041
(INFO:VEC_364) Command "<JtagConfigObj> dump_pattern" is only available for STIL output method. Skip this command.
(INFO:ATE_105) ATE TREE LABEL CHECK Skipped
28 Critical errors detected
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "SYS_STATUS_NONSECURE" field "testmaster_cli_inst_jtag_secureId_valid" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311199 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:u0/valid_bit
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311280 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_1
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311282 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_3
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311283 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_4
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311285 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_6
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311288 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_9
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311290 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_11
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311291 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_12
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311293 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_14
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311296 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_17
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311298 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_19
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311299 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_20
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311301 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_22
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311304 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_25
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311306 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_27
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311307 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_28
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311309 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_30
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 311311 pin jtag_tdo expected 0 actual 1  tag CAT1_J2H_Sysctrl:Rdout:u0/start_transaction
(ERR_CRITICAL:VEC_517A) PrgmConfig: program: Mismatches on register: "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC" ...
(ERR_CRITICAL:VEC_517B) Field="u0/valid_bit" Expected="1'b1" Actual="1'b0"
(ERR_CRITICAL:VEC_517B) Field="u0/data_bits" Expected="32'b01011010010110100101101001011010" Actual="32'b00000000000000000000000000000000"
(ERR_CRITICAL:VEC_517B) Field="u0/start_transaction" Expected="1'b0" Actual="1'b1"
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/valid_bit" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:ATEFLOW_009) For the usage of graph based VERSE debugger, please check wiki https://confluence.nvidia.com/display/DFTATE/VERSE+Debugger.; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_009
Tue Jan 10 01:31:16 2023 : VmSize 686 mB VmRSS 259 mB CPU 0h00m17s Elapsed 0h03m09s

#############################
Now logging the results of this run.
Simulation Memory Limit: 49600Mb
Simulation Max Memory: NA
Remote location detected. Fudged log path to <ate verif path>/from_rno/compile_logs/sr01/.
Log file /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_66080863_20230103_compile.log_rupingx_36539_43307.gz exists.
Will reuse /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_66080863_20230103_compile.log_rupingx_36539_43307.gz
Reusing existing log file /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_66080863_20230103_compile.log_rupingx_36539_43307.gz
Remote location detected. Fudged log path to <ate verif path>/from_rno/vcs_logs/sr01/.
Copied /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtagtest/j2h.0110-01-28_nodump.vcs.log_rupingx_pKmvRdsW9F.gz to /home/ate/verif/from_rno/vcs_logs/sr01/j2h.0110-01-28_nodump.vcs.log_rupingx_3193_59313.gz
Remote location detected. Fudged log path to <ate verif path>/from_rno/logs/sr01/.
Copied /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtagtest/j2h.tn.log.37259.rno2-sim-f15-030.2023_01_10_01h_28m_09s_rupingx_qkqxjMBRBL.gz to /home/ate/verif/from_rno/logs/sr01/j2h.tn.log.37259.rno2-sim-f15-030.2023_01_10_01h_28m_09s_rupingx_11784_11236.gz
Run '/home/nvtools/engr/2023/01/09_04_06_03/nvtools/ate/scripts/extract_info_from_log.pl -i "/home/ate/verif/from_rno/logs/sr01/j2h.tn.log.37259.rno2-sim-f15-030.2023_01_10_01h_28m_09s_rupingx_11784_11236.gz" -o /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtagtest/j2h.tn.log.37259.rno2-sim-f15-030.2023_01_10_01h_28m_09s_rupingx_11784_11236.gz_9NVl51UE53' to extract errs ...
Generated /home/ate/verif/from_rno/logs/sr01/j2h.tn.log.37259.rno2-sim-f15-030.2023_01_10_01h_28m_09s_rupingx_11784_11236_processed.gz


DFT Tracker: 28 Critical errors detected  <---------------------------
Error Summary: VEC_517B:3|VEC_001:18|VEC_249B:2|VEC_452B:4|VEC_517A:1


Checkin content and command are shown below.
########################
checkin_rupingx_sr01_j2h_jtagtest_37259_87782.json: result[chip_name]=sr01&result[test_name]=j2h&result[test_group_name]=jtagtest&result[sub_test_name]=SYS&result[verif_type]=rtl&result[design_scope]=FULLCHIP&result[time_run]=1673343076&result[status]=FAIL&result[run_user]=rupingx&result[run_machine]=rno2-sim-f15-030&result[logs]=/home/ate/verif/from_rno/logs/sr01/j2h.tn.log.37259.rno2-sim-f15-030.2023_01_10_01h_28m_09s_rupingx_11784_11236.gz&result[chip_rev]=a01&result[error_messages]=28 Critical errors detected&result[compile_log]=/home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_66080863_20230103_compile.log_rupingx_36539_43307.gz&result[vcs_log]=/home/ate/verif/from_rno/vcs_logs/sr01/j2h.0110-01-28_nodump.vcs.log_rupingx_3193_59313.gz&result[design_rev]=revG1.0&result[design_view]=RTL&result[milestone]=streamline&result[compile_time]=1673283674&result[clock_mode]=jtag_bypass&result[package]=package_mid&result[comments]=ATE_TREE_LABEL=NA, ATE_TREE_LABEL_ID=NA; Error Summary: VEC_517B:3|VEC_001:18|VEC_249B:2|VEC_452B:4|VEC_517A:1&result[regress_session_id]=ATESIM_RTL_66080863_20230103&result[regress_batch_id]=stand_alone_sim&result[sub_mode]=&result[sub_clock_mode]=&result[iocm_mode]=&result[ate_config]=&result[seed_id]=&result[simulator]=FGP&nvacl_auth=f4739be0-0bde-11e4-9191-0800200c9a66&nvacl_user=rupingx&result[total_compile_time]=153&result[status_updated_by]=rupingx&result[total_sim_time]=187&result[max_vm_size]=702308kB&result[debug]=true&result[peak_mem]=NA&result[requested_mem]=49600Mb
curl -s -k -w " %{http_code}" -d @checkin_rupingx_sr01_j2h_jtagtest_37259_87782.json "https://dfttrackernew-api.nvidia.com/api/results/create"

###############################################
Row id of the inserted result 1463364
https://dfttrackernew.nvidia.com/p/HH_AP/sr01/a01?design_scope=FULLCHIP&milestone=streamline&package=package_mid&verif_type=rtl
###############################################

Done reporting
#############################

WARNING Msgs (if any):


A copy of output is available in /home/scratch.sr01_dft_readonly/ate/sr01_ate_mainline_cl66080863/sr01/a01/jtagtest/j2h.tn.log.37259.rno2-sim-f15-030.2023_01_10_01h_28m_09s

exiting with status 100
