============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  05:43:28 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[2]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[5]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[1]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[3]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[7]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[4]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[0]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[6]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-2686 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1308                  
             Slack:=   -2686                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g3742__1705/Y  
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3820__5115/SO 
     30    4293    28      2    1.0  INVX1_RVT    wptr_full/g3732/Y        
      0    4293     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-2686 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1308                  
             Slack:=   -2686                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g3742__1705/Y  
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3820__5115/SO 
     30    4293    28      2    1.0  INVX1_RVT    wptr_full/g3732/Y        
      0    4293     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-2684 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     160                  
     Required Time:=    1609                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1308                  
             Slack:=   -2684                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g5/Y           
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3816__6131/SO 
     30    4293    28      2    1.0  INVX1_RVT    wptr_full/g3738/Y        
      0    4293     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-2684 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     160                  
     Required Time:=    1609                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1308                  
             Slack:=   -2684                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g5/Y           
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3816__6131/SO 
     30    4293    28      2    1.0  INVX1_RVT    wptr_full/g3738/Y        
      0    4293     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-2682 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1304                  
             Slack:=   -2682                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    31      1    1.0  OR2X1_RVT    wptr_full/g3758__9315/Y  
    104    4257    35      2    1.3  HADDX1_RVT   wptr_full/g3824__4733/SO 
     33    4290    30      2    1.8  INVX1_RVT    wptr_full/g3743/Y        
      0    4290     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-2682 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1304                  
             Slack:=   -2682                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    31      1    1.0  OR2X1_RVT    wptr_full/g3758__9315/Y  
    104    4257    35      2    1.3  HADDX1_RVT   wptr_full/g3824__4733/SO 
     33    4290    30      2    1.8  INVX1_RVT    wptr_full/g3743/Y        
      0    4290     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-2681 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1303                  
             Slack:=   -2681                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g4566/Y        
    103    4256    36      2    1.3  HADDX1_RVT   wptr_full/g3822__7482/SO 
     33    4289    30      2    1.8  INVX1_RVT    wptr_full/g3731/Y        
      0    4289     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-2681 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1303                  
             Slack:=   -2681                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g4566/Y        
    103    4256    36      2    1.3  HADDX1_RVT   wptr_full/g3822__7482/SO 
     33    4289    30      2    1.8  INVX1_RVT    wptr_full/g3731/Y        
      0    4289     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-2624 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     141                  
       Uncertainty:-     160                  
     Required Time:=    1599                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1237                  
             Slack:=   -2624                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     62    4150    25      1    0.6  OR2X1_RVT    wptr_full/g4592/Y        
     73    4223    56      4    2.3  AO22X1_RVT   wptr_full/g4589/Y        
      0    4223     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-2623 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     160                  
     Required Time:=    1640                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2623                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g4563/Y        
    111    4263    43      3    2.3  HADDX1_RVT   wptr_full/g3818__1881/SO 
      0    4263     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-2623 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     160                  
     Required Time:=    1640                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2623                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g4563/Y        
    111    4263    43      3    2.3  HADDX1_RVT   wptr_full/g3818__1881/SO 
      0    4263     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-2623 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     141                  
       Uncertainty:-     160                  
     Required Time:=    1599                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2623                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     84    4132    82      1    0.6  NAND2X0_RVT  wptr_full/g4588/Y        
     90    4222    57      4    2.5  AO22X1_RVT   wptr_full/g4586/Y        
      0    4222     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-2623 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      99                  
       Uncertainty:-     160                  
     Required Time:=    1641                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2623                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g5/Y           
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3816__6131/SO 
      0    4263     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-2623 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      99                  
       Uncertainty:-     160                  
     Required Time:=    1641                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2623                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g5/Y           
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3816__6131/SO 
      0    4263     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-2622 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     139                  
       Uncertainty:-     160                  
     Required Time:=    1601                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1237                  
             Slack:=   -2622                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                    
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT          
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y       
     62    4150    25      1    0.6  OR2X1_RVT    wptr_full/g4592/Y       
     73    4223    56      4    2.3  AO22X1_RVT   wptr_full/g4589/Y       
      0    4223     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-2622 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     141                  
       Uncertainty:-     160                  
     Required Time:=    1599                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1235                  
             Slack:=   -2622                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     84    4132    82      1    0.6  NAND2X0_RVT  wptr_full/g50/Y          
     88    4221    56      4    2.3  AO22X1_RVT   wptr_full/g49/Y          
      0    4221     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-2621 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     139                  
       Uncertainty:-     160                  
     Required Time:=    1601                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2621                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                    
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT          
     84    4132    82      1    0.6  NAND2X0_RVT  wptr_full/g4588/Y       
     90    4222    57      4    2.5  AO22X1_RVT   wptr_full/g4586/Y       
      0    4222     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-2621 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     160                  
     Required Time:=    1643                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2621                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g3742__1705/Y  
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3820__5115/SO 
      0    4263     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-2621 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     160                  
     Required Time:=    1643                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2621                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT    wptr_full/g3742__1705/Y  
    111    4263    43      4    2.3  HADDX1_RVT   wptr_full/g3820__5115/SO 
      0    4263     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-2620 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     139                  
       Uncertainty:-     160                  
     Required Time:=    1601                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1235                  
             Slack:=   -2620                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                    
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT          
     84    4132    82      1    0.6  NAND2X0_RVT  wptr_full/g50/Y         
     88    4221    56      4    2.3  AO22X1_RVT   wptr_full/g49/Y         
      0    4221     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-2613 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     138                  
       Uncertainty:-     160                  
     Required Time:=    1602                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1230                  
             Slack:=   -2613                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                    
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT          
     84    4132    82      1    0.6  NAND2X0_RVT  wptr_full/g52/Y         
     83    4215    51      3    1.6  AO22X1_RVT   wptr_full/g4561/Y       
      0    4215     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-2610 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2610                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
    140    4188    47      4    2.5  AO22X1_RVT   wptr_full/g4586/Y        
     29    4217    28      1    0.5  INVX0_RVT    wptr_full/g3751/Y        
      0    4217     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-2610 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2610                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
    139    4187    46      4    2.3  AO22X1_RVT   wptr_full/g49/Y          
     30    4217    29      2    1.0  INVX1_RVT    wptr_full/g3750/Y        
      0    4217     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-2610 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2610                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
    139    4187    46      4    2.3  AO22X1_RVT   wptr_full/g4589/Y        
     30    4217    29      2    1.0  INVX1_RVT    wptr_full/g3727/Y        
      0    4217     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-2610 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     140                  
       Uncertainty:-     160                  
     Required Time:=    1600                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1224                  
             Slack:=   -2610                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
    122    4210    53      3    2.3  AO221X1_RVT  wptr_full/g75/Y          
      0    4210     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-2610 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     140                  
       Uncertainty:-     160                  
     Required Time:=    1600                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1224                  
             Slack:=   -2610                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
    122    4210    53      3    2.3  AO221X1_RVT  wptr_full/g75/Y          
      0    4210     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-2608 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     160                  
     Required Time:=    1609                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2608                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                    
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT          
    139    4187    46      4    2.3  AO22X1_RVT   wptr_full/g49/Y         
     30    4217    29      2    1.0  INVX1_RVT    wptr_full/g3750/Y       
      0    4217     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-2608 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     160                  
     Required Time:=    1609                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2608                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                    
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT          
    139    4187    46      4    2.3  AO22X1_RVT   wptr_full/g4589/Y       
     30    4217    29      2    1.0  INVX1_RVT    wptr_full/g3727/Y       
      0    4217     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-2605 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1306                  
             Slack:=   -2605                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3542__6417/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3634__6783/SO 
     30    4292    28      2    1.0  INVX1_RVT    rptr_empty/g3532/Y        
      0    4292     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-2603 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     180                  
     Required Time:=    1689                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1306                  
             Slack:=   -2603                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3548__5107/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3636__3680/SO 
     30    4292    28      2    1.0  INVX1_RVT    rptr_empty/g3538/Y        
      0    4292     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-2603 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     180                  
     Required Time:=    1689                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1306                  
             Slack:=   -2603                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3548__5107/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3636__3680/SO 
     30    4292    28      2    1.0  INVX1_RVT    rptr_empty/g3538/Y        
      0    4292     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-2603 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     180                  
     Required Time:=    1689                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1306                  
             Slack:=   -2603                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3542__6417/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3634__6783/SO 
     30    4292    28      2    1.0  INVX1_RVT    rptr_empty/g3532/Y        
      0    4292     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-2601 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1304                  
             Slack:=   -2601                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    33      1    1.0  OR2X1_RVT    rptr_empty/g23/Y          
    105    4256    36      2    1.3  HADDX1_RVT   rptr_empty/g3630__8428/SO 
     33    4289    30      2    1.8  INVX1_RVT    rptr_empty/g3544/Y        
      0    4289     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-2601 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1304                  
             Slack:=   -2601                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    33      1    1.0  OR2X1_RVT    rptr_empty/g23/Y          
    105    4256    36      2    1.3  HADDX1_RVT   rptr_empty/g3630__8428/SO 
     33    4289    30      2    1.8  INVX1_RVT    rptr_empty/g3544/Y        
      0    4289     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-2600 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1223                  
             Slack:=   -2600                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
    133    4181    41      3    1.6  AO22X1_RVT   wptr_full/g4561/Y        
     27    4208    25      1    0.5  INVX0_RVT    wptr_full/g3766/Y        
      0    4208     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-2600 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2600                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3545__5477/Y  
    103    4255    36      2    1.3  HADDX1_RVT   rptr_empty/g3638__1617/SO 
     33    4288    30      2    1.8  INVX1_RVT    rptr_empty/g3533/Y        
      0    4288     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-2600 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2600                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3545__5477/Y  
    103    4255    36      2    1.3  HADDX1_RVT   rptr_empty/g3638__1617/SO 
     33    4288    30      2    1.8  INVX1_RVT    rptr_empty/g3533/Y        
      0    4288     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-2599 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     160                  
     Required Time:=    1643                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1257                  
             Slack:=   -2599                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    winc                     
   1062    4048   168     18   10.4  I1025_NS     io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT    wptr_full/g4568/Y        
     92    4180    22      1    0.6  NOR3X0_RVT   wptr_full/g4571/Y        
     62    4242    37      2    1.4  AO221X1_RVT  wptr_full/g4570/Y        
      0    4242     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-2576 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     130                  
       Uncertainty:-     180                  
     Required Time:=    1690                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1280                  
             Slack:=   -2576                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     70    4157    33      1    1.7  OR2X1_RVT    rptr_empty/g15/Y          
     84    4240    32      2    1.3  XNOR2X2_RVT  rptr_empty/g3627__6260/Y  
     25    4266    23      1    0.9  INVX1_RVT    rptr_empty/g3524/Y        
      0    4266     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-2565 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1267                  
             Slack:=   -2565                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
    113    4161    41      1    0.5  AND3X1_RVT   rptr_empty/g3623__6417/Y  
     63    4224    39      4    2.3  AO21X1_RVT   rptr_empty/g3555__8428/Y  
     28    4253    26      2    1.0  INVX1_RVT    rptr_empty/g3552/Y        
      0    4253     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-2563 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     130                  
       Uncertainty:-     180                  
     Required Time:=    1690                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1267                  
             Slack:=   -2563                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                     
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT           
    113    4161    41      1    0.5  AND3X1_RVT   rptr_empty/g3623__6417/Y 
     63    4224    39      4    2.3  AO21X1_RVT   rptr_empty/g3555__8428/Y 
     28    4253    26      2    1.0  INVX1_RVT    rptr_empty/g3552/Y       
      0    4253     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-2553 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      70                  
       Uncertainty:-     160                  
     Required Time:=    1670                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1237                  
             Slack:=   -2553                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                    
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT          
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y       
     62    4150    25      1    0.6  OR2X1_RVT   wptr_full/g4592/Y       
     73    4223    56      4    2.3  AO22X1_RVT  wptr_full/g4589/Y       
      0    4223     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-2553 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2553                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                    
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT          
     84    4132    82      1    0.6  NAND2X0_RVT wptr_full/g4588/Y       
     90    4222    57      4    2.5  AO22X1_RVT  wptr_full/g4586/Y       
      0    4222     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-2551 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      70                  
       Uncertainty:-     160                  
     Required Time:=    1670                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1235                  
             Slack:=   -2551                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                    
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT          
     84    4132    82      1    0.6  NAND2X0_RVT wptr_full/g50/Y         
     88    4221    56      4    2.3  AO22X1_RVT  wptr_full/g49/Y         
      0    4221     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-2549 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     160                  
     Required Time:=    1714                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2549                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                     
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT   wptr_full/g5/Y           
    111    4263    43      4    2.3  HADDX1_RVT  wptr_full/g3816__6131/SO 
      0    4263     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-2549 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     160                  
     Required Time:=    1714                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2549                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                     
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT   wptr_full/g3742__1705/Y  
    111    4263    43      4    2.3  HADDX1_RVT  wptr_full/g3820__5115/SO 
      0    4263     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-2549 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     160                  
     Required Time:=    1714                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1278                  
             Slack:=   -2549                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                     
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT   wptr_full/g4563/Y        
    111    4263    43      3    2.3  HADDX1_RVT  wptr_full/g3818__1881/SO 
      0    4263     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-2548 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     138                  
       Uncertainty:-     180                  
     Required Time:=    1682                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1244                  
             Slack:=   -2548                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     81    4129    80      1    0.5  NAND2X0_RVT  rptr_empty/g3564__3680/Y  
    101    4230    46      4    2.3  AO21X1_RVT   rptr_empty/g3555__8428/Y  
      0    4230     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-2546 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     136                  
       Uncertainty:-     180                  
     Required Time:=    1684                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1244                  
             Slack:=   -2546                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                     
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT           
     81    4129    80      1    0.5  NAND2X0_RVT  rptr_empty/g3564__3680/Y 
    101    4230    46      4    2.3  AO21X1_RVT   rptr_empty/g3555__8428/Y 
      0    4230     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-2544 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      69                  
       Uncertainty:-     160                  
     Required Time:=    1671                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1230                  
             Slack:=   -2544                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                    
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT          
     84    4132    82      1    0.6  NAND2X0_RVT wptr_full/g52/Y         
     83    4215    51      3    1.6  AO22X1_RVT  wptr_full/g4561/Y       
      0    4215     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-2543 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     141                  
       Uncertainty:-     180                  
     Required Time:=    1679                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2543                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     84    4132    82      1    0.6  NAND2X0_RVT  rptr_empty/g50/Y          
     90    4222    57      4    2.5  AO22X1_RVT   rptr_empty/g49/Y          
      0    4222     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-2543 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     141                  
       Uncertainty:-     180                  
     Required Time:=    1679                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2543                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     62    4148    25      1    0.6  OR2X1_RVT    rptr_empty/g86/Y          
     73    4222    56      4    2.3  AO22X1_RVT   rptr_empty/g85/Y          
      0    4222     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: VIOLATED (-2542 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2542                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3549__6260/Y  
    111    4262    43      3    2.3  HADDX1_RVT   rptr_empty/g3632__5526/SO 
      0    4262     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: VIOLATED (-2542 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2542                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3549__6260/Y  
    111    4262    43      3    2.3  HADDX1_RVT   rptr_empty/g3632__5526/SO 
      0    4262     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: VIOLATED (-2542 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      99                  
       Uncertainty:-     180                  
     Required Time:=    1721                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2542                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3548__5107/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3636__3680/SO 
      0    4262     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: VIOLATED (-2542 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      99                  
       Uncertainty:-     180                  
     Required Time:=    1721                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2542                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3548__5107/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3636__3680/SO 
      0    4262     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: VIOLATED (-2541 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     139                  
       Uncertainty:-     180                  
     Required Time:=    1681                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2541                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                     
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT           
     84    4132    82      1    0.6  NAND2X0_RVT  rptr_empty/g50/Y         
     90    4222    57      4    2.5  AO22X1_RVT   rptr_empty/g49/Y         
      0    4222     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: VIOLATED (-2541 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      99                  
       Uncertainty:-     180                  
     Required Time:=    1721                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2541                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3542__6417/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3634__6783/SO 
      0    4262     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: VIOLATED (-2540 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     139                  
       Uncertainty:-     180                  
     Required Time:=    1681                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2540                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                     
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT           
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y         
     62    4148    25      1    0.6  OR2X1_RVT    rptr_empty/g86/Y         
     73    4222    56      4    2.3  AO22X1_RVT   rptr_empty/g85/Y         
      0    4222     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: VIOLATED (-2540 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     180                  
     Required Time:=    1723                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2540                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT    rptr_empty/g3542__6417/Y  
    111    4262    43      4    2.3  HADDX1_RVT   rptr_empty/g3634__6783/SO 
      0    4262     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: VIOLATED (-2539 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      69                  
       Uncertainty:-     160                  
     Required Time:=    1671                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1224                  
             Slack:=   -2539                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                    
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT          
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y       
    122    4210    53      3    2.3  AO221X1_RVT wptr_full/g75/Y         
      0    4210     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: VIOLATED (-2539 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      22                  
       Uncertainty:-     160                  
     Required Time:=    1718                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1271                  
             Slack:=   -2539                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                     
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y        
     65    4153    31      1    1.0  OR2X1_RVT   wptr_full/g3758__9315/Y  
    104    4257    35      2    1.3  HADDX1_RVT  wptr_full/g3824__4733/SO 
      0    4257     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: VIOLATED (-2538 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      22                  
       Uncertainty:-     160                  
     Required Time:=    1718                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1270                  
             Slack:=   -2538                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                     
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y        
     65    4153    28      1    1.0  OR2X1_RVT   wptr_full/g4566/Y        
    103    4256    36      2    1.3  HADDX1_RVT  wptr_full/g3822__7482/SO 
      0    4256     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: VIOLATED (-2533 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     138                  
       Uncertainty:-     180                  
     Required Time:=    1682                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1230                  
             Slack:=   -2533                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                     
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT           
     84    4132    82      1    0.6  NAND2X0_RVT  rptr_empty/g6/Y          
     83    4215    51      3    1.6  AO22X1_RVT   rptr_empty/g51/Y         
      0    4215     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: VIOLATED (-2530 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2530                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
    140    4188    47      4    2.5  AO22X1_RVT   rptr_empty/g49/Y          
     29    4217    28      1    0.5  INVX0_RVT    rptr_empty/g3551/Y        
      0    4217     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: VIOLATED (-2530 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2530                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
    139    4187    46      4    2.3  AO22X1_RVT   rptr_empty/g85/Y          
     30    4217    29      2    1.0  INVX1_RVT    rptr_empty/g3526/Y        
      0    4217     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: VIOLATED (-2529 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      67                  
       Uncertainty:-     160                  
     Required Time:=    1673                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1216                  
             Slack:=   -2529                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                     
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT           
     40    4088    68      9    5.9  INVX8_RVT   wptr_full/g4568/Y        
    114    4202    45      2    1.4  AO221X1_RVT wptr_full/g4570/Y        
      0    4202     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: VIOLATED (-2528 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     140                  
       Uncertainty:-     180                  
     Required Time:=    1680                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1223                  
             Slack:=   -2528                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
    122    4209    53      3    2.3  AO221X1_RVT  rptr_empty/g75/Y          
      0    4209     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: VIOLATED (-2528 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     140                  
       Uncertainty:-     180                  
     Required Time:=    1680                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1223                  
             Slack:=   -2528                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT    rptr_empty/g25/Y          
    122    4209    53      3    2.3  AO221X1_RVT  rptr_empty/g75/Y          
      0    4209     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: VIOLATED (-2528 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     180                  
     Required Time:=    1689                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1232                  
             Slack:=   -2528                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                     
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT           
    139    4187    46      4    2.3  AO22X1_RVT   rptr_empty/g85/Y         
     30    4217    29      2    1.0  INVX1_RVT    rptr_empty/g3526/Y       
      0    4217     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: VIOLATED (-2520 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1223                  
             Slack:=   -2520                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)    rinc                      
   1062    4048   168     10   10.4  I1025_NS     io_b_rinc/DOUT            
    133    4181    41      3    1.6  AO22X1_RVT   rptr_empty/g51/Y          
     27    4208    25      1    0.5  INVX0_RVT    rptr_empty/g3566/Y        
      0    4208     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: VIOLATED (-2492 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      63                  
       Uncertainty:-     180                  
     Required Time:=    1757                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1264                  
             Slack:=   -2492                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                      
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y          
     70    4157    33      1    1.7  OR2X1_RVT   rptr_empty/g15/Y          
     93    4249    35      2    1.3  XNOR2X2_RVT rptr_empty/g3627__6260/Y  
      0    4249     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: VIOLATED (-2485 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3886     
                                              
             Setup:-      66                  
       Uncertainty:-     160                  
     Required Time:=    1674                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1173                  
             Slack:=   -2485                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   winc                  
   1062    4048   168     18   10.4  I1025_NS    io_b_winc/DOUT        
    111    4159    43      1    0.5  MUX21X1_RVT wptr_full/g4593/Y     
      0    4159     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D 
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 82: VIOLATED (-2477 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      67                  
       Uncertainty:-     180                  
     Required Time:=    1753                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1244                  
             Slack:=   -2477                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                     
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT           
     81    4129    80      1    0.5  NAND2X0_RVT rptr_empty/g3564__3680/Y 
    101    4230    46      4    2.3  AO21X1_RVT  rptr_empty/g3555__8428/Y 
      0    4230     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: VIOLATED (-2473 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2473                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                     
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT           
     84    4132    82      1    0.6  NAND2X0_RVT rptr_empty/g50/Y         
     90    4222    57      4    2.5  AO22X1_RVT  rptr_empty/g49/Y         
      0    4222     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: VIOLATED (-2472 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      70                  
       Uncertainty:-     180                  
     Required Time:=    1750                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1236                  
             Slack:=   -2472                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                     
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT           
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y         
     62    4148    25      1    0.6  OR2X1_RVT   rptr_empty/g86/Y         
     73    4222    56      4    2.3  AO22X1_RVT  rptr_empty/g85/Y         
      0    4222     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: VIOLATED (-2468 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2468                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                      
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT   rptr_empty/g3548__5107/Y  
    111    4262    43      4    2.3  HADDX1_RVT  rptr_empty/g3636__3680/SO 
      0    4262     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: VIOLATED (-2468 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2468                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                      
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT   rptr_empty/g3542__6417/Y  
    111    4262    43      4    2.3  HADDX1_RVT  rptr_empty/g3634__6783/SO 
      0    4262     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: VIOLATED (-2468 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1277                  
             Slack:=   -2468                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                      
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT   rptr_empty/g3549__6260/Y  
    111    4262    43      3    2.3  HADDX1_RVT  rptr_empty/g3632__5526/SO 
      0    4262     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: VIOLATED (-2464 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      69                  
       Uncertainty:-     180                  
     Required Time:=    1751                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1230                  
             Slack:=   -2464                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                     
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT           
     84    4132    82      1    0.6  NAND2X0_RVT rptr_empty/g6/Y          
     83    4215    51      3    1.6  AO22X1_RVT  rptr_empty/g51/Y         
      0    4215     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: VIOLATED (-2458 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      22                  
       Uncertainty:-     180                  
     Required Time:=    1798                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1271                  
             Slack:=   -2458                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                      
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y          
     65    4152    33      1    1.0  OR2X1_RVT   rptr_empty/g23/Y          
    105    4256    36      2    1.3  HADDX1_RVT  rptr_empty/g3630__8428/SO 
      0    4256     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: VIOLATED (-2458 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      69                  
       Uncertainty:-     180                  
     Required Time:=    1751                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1223                  
             Slack:=   -2458                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                     
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT           
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y         
    122    4209    53      3    2.3  AO221X1_RVT rptr_empty/g75/Y         
      0    4209     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: VIOLATED (-2457 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      22                  
       Uncertainty:-     180                  
     Required Time:=    1798                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1269                  
             Slack:=   -2457                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                      
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT            
     39    4087    67      8    5.4  INVX8_RVT   rptr_empty/g25/Y          
     65    4152    28      1    1.0  OR2X1_RVT   rptr_empty/g3545__5477/Y  
    103    4255    36      2    1.3  HADDX1_RVT  rptr_empty/g3638__1617/SO 
      0    4255     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-2405 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      66                  
       Uncertainty:-     180                  
     Required Time:=    1754                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1173                  
             Slack:=   -2405                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   rinc                    
   1062    4048   168     10   10.4  I1025_NS    io_b_rinc/DOUT          
    111    4159    43      1    0.5  MUX21X1_RVT rptr_empty/g66/Y        
      0    4159     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (275 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     160                  
     Required Time:=    2040                  
      Launch Clock:-     100                  
         Data Path:-    1665                  
             Slack:=     275                  

Exceptions/Constraints:
  output_delay             -300            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   400     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    207     307    70      4    4.3  DFFARX1_RVT wptr_full/wfull_reg/QN  
     63     370    71      2   22.8  INVX4_RVT   wptr_full/g4534/Y       
   1394    1765   886      1 1433.8  D8I1025_NS  io_t_wfull/PADIO        
      0    1765     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (312 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1708                  
             Slack:=     312                  

Exceptions/Constraints:
  output_delay             -300            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   400     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    244     344    95      6    5.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     67     411    78      1   21.8  INVX4_RVT   rptr_empty/g4480/Y        
   1397    1808   885      1 1433.8  D8I1025_NS  io_t_rempty/PADIO         
      0    1808     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (483 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del_16_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[0] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_0_/PADIO        
      0    1637     -      -      -  (port)       rdata[0]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (483 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del_15_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[1] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_1_/PADIO        
      0    1637     -      -      -  (port)       rdata[1]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (483 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del_14_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[2] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_2_/PADIO        
      0    1637     -      -      -  (port)       rdata[2]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (483 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del_13_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[3] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_3_/PADIO        
      0    1637     -      -      -  (port)       rdata[3]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (483 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del_12_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[4] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_4_/PADIO        
      0    1637     -      -      -  (port)       rdata[4]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (483 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del_11_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[5] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_5_/PADIO        
      0    1637     -      -      -  (port)       rdata[5]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (483 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del_10_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[6] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_6_/PADIO        
      0    1637     -      -      -  (port)       rdata[6]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (483 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1537                  
             Slack:=     483                  

Exceptions/Constraints:
  output_delay             -300            ou_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[7] 
   1397    1637   885      1 1433.8  D8I1025_NS   io_l_rdata_7_/PADIO        
      0    1637     -      -      -  (port)       rdata[7]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (618 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (618 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (618 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (618 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (618 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (618 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (618 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (618 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     217                  
             Slack:=     618                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1217     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (1162 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      75                  
       Uncertainty:-     160                  
     Required Time:=    1665                  
      Launch Clock:-     100                  
         Data Path:-     403                  
             Slack:=    1162                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g249/Y            
     56     452    53      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     24     475    30      1  0.5  INVX0_RVT    fifomem/g245/Y            
     28     503    42      1  0.0  NAND2X0_RVT  fifomem/g240__6783/Y      
      0     503     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (1162 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     407                  
             Slack:=    1162                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g249/Y            
     57     453    58      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     54     507    23      1  0.0  OR2X1_RVT    fifomem/g237__4319/Y      
      0     507     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (1163 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      70                  
       Uncertainty:-     160                  
     Required Time:=    1670                  
      Launch Clock:-     100                  
         Data Path:-     407                  
             Slack:=    1163                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g249/Y            
     57     453    58      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     54     507    20      1  0.0  OR2X1_RVT    fifomem/g239__5526/Y      
      0     507     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (1165 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     404                  
             Slack:=    1165                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g249/Y            
     56     452    53      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     52     504    23      1  0.0  OR2X1_RVT    fifomem/g238__8428/Y      
      0     504     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (1167 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      75                  
       Uncertainty:-     160                  
     Required Time:=    1665                  
      Launch Clock:-     100                  
         Data Path:-     398                  
             Slack:=    1167                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    264     364    68      7  5.5  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     27     391    38      2  1.0  INVX1_RVT    fifomem/g250/Y            
     52     443    62      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     24     468    33      1  0.5  INVX0_RVT    fifomem/g242/Y            
     30     498    42      1  0.0  NAND2X0_RVT  fifomem/g234__2398/Y      
      0     498     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (1171 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     398                  
             Slack:=    1171                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    264     364    68      7  5.5  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     27     391    38      2  1.0  INVX1_RVT    fifomem/g250/Y            
     52     443    62      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     55     498    23      1  0.0  OR2X1_RVT    fifomem/g236__6260/Y      
      0     498     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (1201 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     368                  
             Slack:=    1201                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    255     355    73     10  6.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     62     417    51      1  0.7  NAND2X0_RVT  fifomem/g247__5122/Y      
     52     468    23      1  0.0  OR2X1_RVT    fifomem/g235__5107/Y      
      0     468     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (1242 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      75                  
       Uncertainty:-     180                  
     Required Time:=    1745                  
      Launch Clock:-     100                  
         Data Path:-     403                  
             Slack:=    1242                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g266/Y             
     56     452    53      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     24     475    30      1  0.5  INVX0_RVT    fifomem/g262/Y             
     28     503    42      1  0.0  NAND2X0_RVT  fifomem/g257__4733/Y       
      0     503     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (1242 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     407                  
             Slack:=    1242                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g266/Y             
     57     453    58      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     54     507    23      1  0.0  OR2X1_RVT    fifomem/g254__1881/Y       
      0     507     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (1243 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      70                  
       Uncertainty:-     180                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-     407                  
             Slack:=    1243                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g266/Y             
     57     453    58      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     54     507    20      1  0.0  OR2X1_RVT    fifomem/g256__7482/Y       
      0     507     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (1245 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     404                  
             Slack:=    1245                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74     10  6.3  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     27     396    40      2  1.0  INVX1_RVT    fifomem/g266/Y             
     56     452    53      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     52     504    23      1  0.0  OR2X1_RVT    fifomem/g255__5115/Y       
      0     504     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (1247 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      75                  
       Uncertainty:-     180                  
     Required Time:=    1745                  
      Launch Clock:-     100                  
         Data Path:-     398                  
             Slack:=    1247                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    264     364    68      7  5.5  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     27     391    38      2  1.0  INVX1_RVT    fifomem/g267/Y             
     52     443    62      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     24     468    33      1  0.5  INVX0_RVT    fifomem/g259/Y             
     30     498    42      1  0.0  NAND2X0_RVT  fifomem/g251__8246/Y       
      0     498     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (1251 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     398                  
             Slack:=    1251                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    264     364    68      7  5.5  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     27     391    38      2  1.0  INVX1_RVT    fifomem/g267/Y             
     52     443    62      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     55     498    23      1  0.0  OR2X1_RVT    fifomem/g253__6131/Y       
      0     498     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (1263 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      75                  
       Uncertainty:-     160                  
     Required Time:=    1665                  
      Launch Clock:-     100                  
         Data Path:-     302                  
             Slack:=    1263                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    255     355    73     10  6.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     47     402    42      1  0.0  NAND3X0_RVT  fifomem/g241__3680/Y      
      0     402     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (1281 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     368                  
             Slack:=    1281                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    255     355    73     10  6.3  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     62     417    51      1  0.7  NAND2X0_RVT  fifomem/g264__2346/Y       
     52     468    23      1  0.0  OR2X1_RVT    fifomem/g252__7098/Y       
      0     468     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (1343 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      75                  
       Uncertainty:-     180                  
     Required Time:=    1745                  
      Launch Clock:-     100                  
         Data Path:-     302                  
             Slack:=    1343                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    255     355    73     10  6.3  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     47     402    42      1  0.0  NAND3X0_RVT  fifomem/g258__6161/Y       
      0     402     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 184: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 185: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 186: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 187: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 188: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 189: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 190: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 191: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 192: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 193: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 194: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 195: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 196: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 197: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 198: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 199: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 200: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 201: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 202: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 203: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 204: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    230     330    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 205: MET (1462 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1462 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1462 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (1462 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1462 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1462 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1462 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1462 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     160                  
     Required Time:=    1822                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    261     361    64     17  4.9  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1468 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1468 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1468 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1468 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1468 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1468 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1468 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1468 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    256     356    58     13  4.1  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1470 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1470 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1470 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1470 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1470 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1470 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1470 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1470 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    255     355    56     14  3.9  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1472 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1472 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1472 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1472 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1472 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1472 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1472 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1472 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     160                  
     Required Time:=    1825                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    254     354    55     13  3.7  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1474 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1474 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1474 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1474 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1474 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1474 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1474 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1474 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    252     352    52     12  3.4  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1479 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1479 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1479 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1479 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1479 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1479 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1479 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1479 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    248     348    49     12  2.9  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1487 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1487 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1487 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1487 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1487 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1487 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1487 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1487 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     160                  
     Required Time:=    1830                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1487                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    243     343    43     12  2.1  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1542 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1542 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1542 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1542 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1542 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1542 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1542 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1542 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    261     361    64     17  4.9  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     361     -     17    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1549 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1549 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1549 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1549 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1549 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1549 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1549 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1549 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1549 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1549 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1549 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1549 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (1549 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (1549 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (1549 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (1549 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1549                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (1550 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (1550 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (1550 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (1550 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (1550 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (1550 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (1550 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (1550 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    255     355    56     14  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (1552 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (1552 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (1552 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (1552 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (1552 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (1552 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (1552 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (1552 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -85                  
       Uncertainty:-     180                  
     Required Time:=    1905                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    254     354    55     13  3.7  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (1559 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (1559 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (1559 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (1559 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (1559 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (1559 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (1559 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (1559 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1559                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    248     348    49     12  2.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     348     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (1567 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (1567 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 311: MET (1567 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 312: MET (1567 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 313: MET (1567 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 314: MET (1567 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (1567 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (1567 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -90                  
       Uncertainty:-     180                  
     Required Time:=    1910                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=    1567                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    243     343    43     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     343     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

