
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -64.95

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.30 source latency fdct_zigzag.dct_mod.ddin[3]$_DFFE_PN0P_/CK ^
  -0.34 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_7.macu.mult_res[7]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.04 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    0.98    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.01    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    1.03    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.01    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    6.85    0.01    0.03    0.44 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.94    0.08    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.56 ^ hold132/A (BUF_X32)
    65  217.68    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.03    0.03    0.61 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.89    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.07    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.01    0.19 ^ clkbuf_6_52_0_clk/A (CLKBUF_X3)
    12   42.96    0.03    0.08    0.27 ^ clkbuf_6_52_0_clk/Z (CLKBUF_X3)
                                         clknet_6_52_0_clk (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_304_clk/A (CLKBUF_X3)
     8    9.73    0.01    0.05    0.32 ^ clkbuf_leaf_304_clk/Z (CLKBUF_X3)
                                         clknet_leaf_304_clk (net)
                  0.01    0.00    0.32 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.23    0.54   library removal time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: qnt_val[7] (input port clocked by clk)
Endpoint: qnr.divider.id[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.35    0.00    0.00    0.28 ^ qnt_val[7] (in)
                                         qnt_val[7] (net)
                  0.00    0.00    0.28 ^ input17/A (BUF_X1)
     1    4.78    0.01    0.03    0.31 ^ input17/Z (BUF_X1)
                                         net24 (net)
                  0.01    0.00    0.31 ^ _128757_/B (MUX2_X1)
     1    1.33    0.01    0.04    0.34 ^ _128757_/Z (MUX2_X1)
                                         _004230_ (net)
                  0.01    0.00    0.34 ^ qnr.divider.id[7]$_DFFE_PP_/D (DFF_X1)
                                  0.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.89    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.07    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.01    0.19 ^ clkbuf_6_59_0_clk/A (CLKBUF_X3)
    18   41.45    0.03    0.08    0.27 ^ clkbuf_6_59_0_clk/Z (CLKBUF_X3)
                                         clknet_6_59_0_clk (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_373_clk/A (CLKBUF_X3)
     8   10.43    0.01    0.05    0.32 ^ clkbuf_leaf_373_clk/Z (CLKBUF_X3)
                                         clknet_leaf_373_clk (net)
                  0.01    0.00    0.32 ^ qnr.divider.id[7]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.01    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    0.98    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.01    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    1.03    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.01    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    6.85    0.01    0.03    0.44 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.94    0.08    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.56 ^ hold132/A (BUF_X32)
    65  217.68    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.05    0.04    0.63 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/RN (DFFR_X2)
                                  0.63   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   36.89    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.49 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   79.28    0.06    0.10    1.59 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    1.59 ^ clkbuf_6_33_0_clk/A (CLKBUF_X3)
     7   28.69    0.02    0.07    1.66 ^ clkbuf_6_33_0_clk/Z (CLKBUF_X3)
                                         clknet_6_33_0_clk (net)
                  0.02    0.00    1.66 ^ clkbuf_leaf_579_clk/A (CLKBUF_X3)
     5    9.57    0.01    0.04    1.70 ^ clkbuf_leaf_579_clk/Z (CLKBUF_X3)
                                         clknet_leaf_579_clk (net)
                  0.01    0.00    1.70 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    1.70   clock reconvergence pessimism
                          0.07    1.77   library recovery time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.89    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.07    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    0.19 ^ clkbuf_6_50_0_clk/A (CLKBUF_X3)
    11   38.61    0.03    0.07    0.26 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_440_clk/A (CLKBUF_X3)
     8   10.27    0.01    0.04    0.31 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
                                         clknet_leaf_440_clk (net)
                  0.01    0.00    0.31 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   29.89    0.02    0.11    0.42 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.43 v _078968_/A (BUF_X16)
     4   35.71    0.01    0.03    0.46 v _078968_/Z (BUF_X16)
                                         _004543_ (net)
                  0.01    0.00    0.47 v _078969_/A (BUF_X32)
     2   24.65    0.00    0.02    0.49 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.00    0.00    0.49 v _078970_/A (BUF_X32)
     3   28.85    0.00    0.02    0.51 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.00    0.00    0.51 v _078971_/A (BUF_X32)
     2   24.86    0.00    0.02    0.53 v _078971_/Z (BUF_X32)
                                         _004546_ (net)
                  0.00    0.00    0.53 v max_length70/A (BUF_X32)
     8  134.72    0.00    0.02    0.56 v max_length70/Z (BUF_X32)
                                         net77 (net)
                  0.05    0.04    0.59 v _078972_/A (BUF_X32)
     5   69.47    0.01    0.04    0.63 v _078972_/Z (BUF_X32)
                                         _004547_ (net)
                  0.02    0.01    0.64 v rebuffer41/A (BUF_X16)
     1   61.89    0.01    0.03    0.67 v rebuffer41/Z (BUF_X16)
                                         net170 (net)
                  0.02    0.02    0.69 v _079016_/A (BUF_X32)
     5  180.97    0.01    0.03    0.72 v _079016_/Z (BUF_X32)
                                         _004558_ (net)
                  0.09    0.07    0.79 v _079017_/A (BUF_X32)
     5   61.17    0.01    0.05    0.85 v _079017_/Z (BUF_X32)
                                         _004559_ (net)
                  0.02    0.02    0.86 v _081637_/A2 (NAND2_X4)
     2    8.30    0.01    0.02    0.89 ^ _081637_/ZN (NAND2_X4)
                                         _005328_ (net)
                  0.01    0.00    0.89 ^ _081638_/A (INV_X4)
     2    6.58    0.00    0.01    0.90 v _081638_/ZN (INV_X4)
                                         _053894_ (net)
                  0.00    0.00    0.90 v _132391_/CI (FA_X1)
     1    3.58    0.01    0.11    1.01 ^ _132391_/S (FA_X1)
                                         _053896_ (net)
                  0.01    0.00    1.01 ^ _081640_/A (INV_X2)
     2    6.36    0.01    0.01    1.02 v _081640_/ZN (INV_X2)
                                         _053899_ (net)
                  0.01    0.00    1.02 v _132393_/B (FA_X1)
     1    3.60    0.02    0.10    1.12 v _132393_/S (FA_X1)
                                         _053902_ (net)
                  0.02    0.00    1.12 v _132394_/CI (FA_X1)
     1    3.43    0.01    0.12    1.23 ^ _132394_/S (FA_X1)
                                         _053905_ (net)
                  0.01    0.00    1.23 ^ _090157_/A (INV_X2)
     1    2.77    0.01    0.01    1.24 v _090157_/ZN (INV_X2)
                                         _053908_ (net)
                  0.01    0.00    1.24 v _132395_/CI (FA_X1)
     1    3.41    0.01    0.11    1.36 ^ _132395_/S (FA_X1)
                                         _053910_ (net)
                  0.01    0.00    1.36 ^ _085734_/A (INV_X2)
     1    3.03    0.01    0.01    1.36 v _085734_/ZN (INV_X2)
                                         _053919_ (net)
                  0.01    0.00    1.36 v _132399_/CI (FA_X1)
     1    3.93    0.02    0.11    1.48 ^ _132399_/S (FA_X1)
                                         _053922_ (net)
                  0.02    0.00    1.48 ^ _132400_/CI (FA_X1)
     1    3.19    0.02    0.09    1.57 v _132400_/S (FA_X1)
                                         _053924_ (net)
                  0.02    0.00    1.57 v _088341_/A (INV_X2)
     1    4.33    0.01    0.02    1.59 ^ _088341_/ZN (INV_X2)
                                         _073814_ (net)
                  0.01    0.00    1.59 ^ _139157_/B (HA_X1)
     1    3.57    0.03    0.05    1.64 ^ _139157_/S (HA_X1)
                                         _073817_ (net)
                  0.03    0.00    1.64 ^ _118512_/A (BUF_X4)
     5   15.44    0.01    0.03    1.68 ^ _118512_/Z (BUF_X4)
                                         _029975_ (net)
                  0.01    0.00    1.68 ^ _118515_/A4 (AND4_X4)
     2   13.69    0.02    0.06    1.74 ^ _118515_/ZN (AND4_X4)
                                         _029977_ (net)
                  0.02    0.00    1.74 ^ _118516_/A3 (NAND3_X4)
     1    6.32    0.01    0.02    1.76 v _118516_/ZN (NAND3_X4)
                                         _029978_ (net)
                  0.01    0.00    1.76 v _118524_/A1 (NAND3_X4)
     2   12.96    0.02    0.02    1.78 ^ _118524_/ZN (NAND3_X4)
                                         _029986_ (net)
                  0.02    0.00    1.78 ^ _118525_/A1 (NAND2_X4)
     1    5.90    0.02    0.01    1.79 v _118525_/ZN (NAND2_X4)
                                         _029987_ (net)
                  0.02    0.00    1.79 v _118526_/A (INV_X4)
     2    8.77    0.01    0.02    1.81 ^ _118526_/ZN (INV_X4)
                                         _029988_ (net)
                  0.01    0.00    1.81 ^ _118543_/B1 (OAI21_X4)
     1    3.29    0.01    0.01    1.82 v _118543_/ZN (OAI21_X4)
                                         _030003_ (net)
                  0.01    0.00    1.82 v _118545_/A2 (NAND2_X2)
     1    4.47    0.01    0.02    1.84 ^ _118545_/ZN (NAND2_X2)
                                         _030005_ (net)
                  0.01    0.00    1.84 ^ _118562_/A (XOR2_X2)
     1   33.94    0.09    0.12    1.96 ^ _118562_/Z (XOR2_X2)
                                         _030022_ (net)
                  0.09    0.01    1.97 ^ _118563_/B1 (AOI21_X2)
     1    1.25    0.02    0.01    1.99 v _118563_/ZN (AOI21_X2)
                                         _002549_ (net)
                  0.02    0.00    1.99 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.99   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   36.89    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    1.49 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.07    0.06    0.10    1.59 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.01    1.59 ^ clkbuf_6_53_0_clk/A (CLKBUF_X3)
    12   38.81    0.03    0.07    1.67 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
                                         clknet_6_53_0_clk (net)
                  0.03    0.00    1.67 ^ clkbuf_leaf_323_clk/A (CLKBUF_X3)
     7    8.93    0.01    0.04    1.71 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
                                         clknet_leaf_323_clk (net)
                  0.01    0.00    1.71 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                          0.00    1.71   clock reconvergence pessimism
                         -0.04    1.67   library setup time
                                  1.67   data required time
-----------------------------------------------------------------------------
                                  1.67   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    0.98    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.01    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    1.03    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.01    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    6.85    0.01    0.03    0.44 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.94    0.08    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.56 ^ hold132/A (BUF_X32)
    65  217.68    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.05    0.04    0.63 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/RN (DFFR_X2)
                                  0.63   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   36.89    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.49 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   79.28    0.06    0.10    1.59 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    1.59 ^ clkbuf_6_33_0_clk/A (CLKBUF_X3)
     7   28.69    0.02    0.07    1.66 ^ clkbuf_6_33_0_clk/Z (CLKBUF_X3)
                                         clknet_6_33_0_clk (net)
                  0.02    0.00    1.66 ^ clkbuf_leaf_579_clk/A (CLKBUF_X3)
     5    9.57    0.01    0.04    1.70 ^ clkbuf_leaf_579_clk/Z (CLKBUF_X3)
                                         clknet_leaf_579_clk (net)
                  0.01    0.00    1.70 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    1.70   clock reconvergence pessimism
                          0.07    1.77   library recovery time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.89    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.07    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    0.19 ^ clkbuf_6_50_0_clk/A (CLKBUF_X3)
    11   38.61    0.03    0.07    0.26 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_440_clk/A (CLKBUF_X3)
     8   10.27    0.01    0.04    0.31 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
                                         clknet_leaf_440_clk (net)
                  0.01    0.00    0.31 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   29.89    0.02    0.11    0.42 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.43 v _078968_/A (BUF_X16)
     4   35.71    0.01    0.03    0.46 v _078968_/Z (BUF_X16)
                                         _004543_ (net)
                  0.01    0.00    0.47 v _078969_/A (BUF_X32)
     2   24.65    0.00    0.02    0.49 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.00    0.00    0.49 v _078970_/A (BUF_X32)
     3   28.85    0.00    0.02    0.51 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.00    0.00    0.51 v _078971_/A (BUF_X32)
     2   24.86    0.00    0.02    0.53 v _078971_/Z (BUF_X32)
                                         _004546_ (net)
                  0.00    0.00    0.53 v max_length70/A (BUF_X32)
     8  134.72    0.00    0.02    0.56 v max_length70/Z (BUF_X32)
                                         net77 (net)
                  0.05    0.04    0.59 v _078972_/A (BUF_X32)
     5   69.47    0.01    0.04    0.63 v _078972_/Z (BUF_X32)
                                         _004547_ (net)
                  0.02    0.01    0.64 v rebuffer41/A (BUF_X16)
     1   61.89    0.01    0.03    0.67 v rebuffer41/Z (BUF_X16)
                                         net170 (net)
                  0.02    0.02    0.69 v _079016_/A (BUF_X32)
     5  180.97    0.01    0.03    0.72 v _079016_/Z (BUF_X32)
                                         _004558_ (net)
                  0.09    0.07    0.79 v _079017_/A (BUF_X32)
     5   61.17    0.01    0.05    0.85 v _079017_/Z (BUF_X32)
                                         _004559_ (net)
                  0.02    0.02    0.86 v _081637_/A2 (NAND2_X4)
     2    8.30    0.01    0.02    0.89 ^ _081637_/ZN (NAND2_X4)
                                         _005328_ (net)
                  0.01    0.00    0.89 ^ _081638_/A (INV_X4)
     2    6.58    0.00    0.01    0.90 v _081638_/ZN (INV_X4)
                                         _053894_ (net)
                  0.00    0.00    0.90 v _132391_/CI (FA_X1)
     1    3.58    0.01    0.11    1.01 ^ _132391_/S (FA_X1)
                                         _053896_ (net)
                  0.01    0.00    1.01 ^ _081640_/A (INV_X2)
     2    6.36    0.01    0.01    1.02 v _081640_/ZN (INV_X2)
                                         _053899_ (net)
                  0.01    0.00    1.02 v _132393_/B (FA_X1)
     1    3.60    0.02    0.10    1.12 v _132393_/S (FA_X1)
                                         _053902_ (net)
                  0.02    0.00    1.12 v _132394_/CI (FA_X1)
     1    3.43    0.01    0.12    1.23 ^ _132394_/S (FA_X1)
                                         _053905_ (net)
                  0.01    0.00    1.23 ^ _090157_/A (INV_X2)
     1    2.77    0.01    0.01    1.24 v _090157_/ZN (INV_X2)
                                         _053908_ (net)
                  0.01    0.00    1.24 v _132395_/CI (FA_X1)
     1    3.41    0.01    0.11    1.36 ^ _132395_/S (FA_X1)
                                         _053910_ (net)
                  0.01    0.00    1.36 ^ _085734_/A (INV_X2)
     1    3.03    0.01    0.01    1.36 v _085734_/ZN (INV_X2)
                                         _053919_ (net)
                  0.01    0.00    1.36 v _132399_/CI (FA_X1)
     1    3.93    0.02    0.11    1.48 ^ _132399_/S (FA_X1)
                                         _053922_ (net)
                  0.02    0.00    1.48 ^ _132400_/CI (FA_X1)
     1    3.19    0.02    0.09    1.57 v _132400_/S (FA_X1)
                                         _053924_ (net)
                  0.02    0.00    1.57 v _088341_/A (INV_X2)
     1    4.33    0.01    0.02    1.59 ^ _088341_/ZN (INV_X2)
                                         _073814_ (net)
                  0.01    0.00    1.59 ^ _139157_/B (HA_X1)
     1    3.57    0.03    0.05    1.64 ^ _139157_/S (HA_X1)
                                         _073817_ (net)
                  0.03    0.00    1.64 ^ _118512_/A (BUF_X4)
     5   15.44    0.01    0.03    1.68 ^ _118512_/Z (BUF_X4)
                                         _029975_ (net)
                  0.01    0.00    1.68 ^ _118515_/A4 (AND4_X4)
     2   13.69    0.02    0.06    1.74 ^ _118515_/ZN (AND4_X4)
                                         _029977_ (net)
                  0.02    0.00    1.74 ^ _118516_/A3 (NAND3_X4)
     1    6.32    0.01    0.02    1.76 v _118516_/ZN (NAND3_X4)
                                         _029978_ (net)
                  0.01    0.00    1.76 v _118524_/A1 (NAND3_X4)
     2   12.96    0.02    0.02    1.78 ^ _118524_/ZN (NAND3_X4)
                                         _029986_ (net)
                  0.02    0.00    1.78 ^ _118525_/A1 (NAND2_X4)
     1    5.90    0.02    0.01    1.79 v _118525_/ZN (NAND2_X4)
                                         _029987_ (net)
                  0.02    0.00    1.79 v _118526_/A (INV_X4)
     2    8.77    0.01    0.02    1.81 ^ _118526_/ZN (INV_X4)
                                         _029988_ (net)
                  0.01    0.00    1.81 ^ _118543_/B1 (OAI21_X4)
     1    3.29    0.01    0.01    1.82 v _118543_/ZN (OAI21_X4)
                                         _030003_ (net)
                  0.01    0.00    1.82 v _118545_/A2 (NAND2_X2)
     1    4.47    0.01    0.02    1.84 ^ _118545_/ZN (NAND2_X2)
                                         _030005_ (net)
                  0.01    0.00    1.84 ^ _118562_/A (XOR2_X2)
     1   33.94    0.09    0.12    1.96 ^ _118562_/Z (XOR2_X2)
                                         _030022_ (net)
                  0.09    0.01    1.97 ^ _118563_/B1 (AOI21_X2)
     1    1.25    0.02    0.01    1.99 v _118563_/ZN (AOI21_X2)
                                         _002549_ (net)
                  0.02    0.00    1.99 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.99   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   36.89    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   55.03    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    1.49 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.07    0.06    0.10    1.59 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.01    1.59 ^ clkbuf_6_53_0_clk/A (CLKBUF_X3)
    12   38.81    0.03    0.07    1.67 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
                                         clknet_6_53_0_clk (net)
                  0.03    0.00    1.67 ^ clkbuf_leaf_323_clk/A (CLKBUF_X3)
     7    8.93    0.01    0.04    1.71 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
                                         clknet_leaf_323_clk (net)
                  0.01    0.00    1.71 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                          0.00    1.71   clock reconvergence pessimism
                         -0.04    1.67   library setup time
                                  1.67   data required time
-----------------------------------------------------------------------------
                                  1.67   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_140428_/S                             25.25   38.14  -12.88 (VIOLATED)
_140432_/S                             25.25   36.69  -11.44 (VIOLATED)
_139166_/S                             25.25   35.67  -10.42 (VIOLATED)
_141139_/S                             25.25   33.81   -8.56 (VIOLATED)
_141088_/S                             25.25   33.69   -8.44 (VIOLATED)
_141141_/S                             25.25   33.33   -8.08 (VIOLATED)
_139107_/S                             25.25   33.32   -8.06 (VIOLATED)
_141081_/S                             25.25   32.75   -7.50 (VIOLATED)
_139163_/S                             25.25   31.79   -6.54 (VIOLATED)
_137614_/S                             25.25   31.56   -6.31 (VIOLATED)
_141146_/S                             25.25   31.45   -6.20 (VIOLATED)
_138692_/S                             25.25   31.19   -5.94 (VIOLATED)
_137610_/S                             25.25   30.94   -5.68 (VIOLATED)
_139284_/S                             25.25   29.73   -4.47 (VIOLATED)
_139288_/S                             25.25   29.56   -4.31 (VIOLATED)
_139281_/S                             25.25   29.45   -4.19 (VIOLATED)
_140550_/S                             25.25   29.35   -4.10 (VIOLATED)
_137956_/S                             25.25   29.11   -3.85 (VIOLATED)
_140425_/S                             25.25   29.07   -3.82 (VIOLATED)
_139116_/S                             25.25   28.86   -3.60 (VIOLATED)
_139695_/S                             25.25   28.82   -3.56 (VIOLATED)
_139471_/S                             25.25   28.63   -3.37 (VIOLATED)
_140543_/S                             25.25   28.02   -2.77 (VIOLATED)
_139104_/S                             25.25   27.88   -2.63 (VIOLATED)
_141084_/S                             25.25   27.87   -2.62 (VIOLATED)
_139974_/S                             25.25   27.81   -2.55 (VIOLATED)
_137961_/S                             25.25   27.49   -2.23 (VIOLATED)
_140091_/S                             25.25   27.44   -2.19 (VIOLATED)
_139459_/S                             25.25   27.32   -2.07 (VIOLATED)
_137791_/S                             25.25   27.25   -2.00 (VIOLATED)
_139981_/S                             25.25   26.84   -1.59 (VIOLATED)
_138697_/S                             25.25   26.78   -1.53 (VIOLATED)
_140546_/S                             25.25   26.56   -1.31 (VIOLATED)
_140094_/S                             25.25   26.42   -1.16 (VIOLATED)
_138864_/S                             25.25   26.15   -0.89 (VIOLATED)
_138867_/S                             25.25   25.69   -0.44 (VIOLATED)
_118971_/ZN                            52.03   52.15   -0.12 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.01707499474287033

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0860

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-12.883718490600586

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.5102

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 37

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 490

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.26 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
   0.00    0.31 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
   0.11    0.42 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
   0.04    0.46 v _078968_/Z (BUF_X16)
   0.03    0.49 v _078969_/Z (BUF_X32)
   0.02    0.51 v _078970_/Z (BUF_X32)
   0.02    0.53 v _078971_/Z (BUF_X32)
   0.02    0.56 v max_length70/Z (BUF_X32)
   0.08    0.63 v _078972_/Z (BUF_X32)
   0.04    0.67 v rebuffer41/Z (BUF_X16)
   0.05    0.72 v _079016_/Z (BUF_X32)
   0.13    0.85 v _079017_/Z (BUF_X32)
   0.04    0.89 ^ _081637_/ZN (NAND2_X4)
   0.01    0.90 v _081638_/ZN (INV_X4)
   0.11    1.01 ^ _132391_/S (FA_X1)
   0.01    1.02 v _081640_/ZN (INV_X2)
   0.10    1.12 v _132393_/S (FA_X1)
   0.12    1.23 ^ _132394_/S (FA_X1)
   0.01    1.24 v _090157_/ZN (INV_X2)
   0.11    1.36 ^ _132395_/S (FA_X1)
   0.01    1.36 v _085734_/ZN (INV_X2)
   0.11    1.48 ^ _132399_/S (FA_X1)
   0.09    1.57 v _132400_/S (FA_X1)
   0.02    1.59 ^ _088341_/ZN (INV_X2)
   0.05    1.64 ^ _139157_/S (HA_X1)
   0.03    1.68 ^ _118512_/Z (BUF_X4)
   0.06    1.74 ^ _118515_/ZN (AND4_X4)
   0.02    1.76 v _118516_/ZN (NAND3_X4)
   0.02    1.78 ^ _118524_/ZN (NAND3_X4)
   0.01    1.79 v _118525_/ZN (NAND2_X4)
   0.02    1.81 ^ _118526_/ZN (INV_X4)
   0.01    1.82 v _118543_/ZN (OAI21_X4)
   0.02    1.84 ^ _118545_/ZN (NAND2_X2)
   0.12    1.96 ^ _118562_/Z (XOR2_X2)
   0.02    1.99 v _118563_/ZN (AOI21_X2)
   0.00    1.99 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
           1.99   data arrival time

   1.40    1.40   clock clk (rise edge)
   0.00    1.40   clock source latency
   0.00    1.40 ^ clk (in)
   0.08    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    1.59 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    1.67 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
   0.04    1.71 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
   0.00    1.71 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
   0.00    1.71   clock reconvergence pessimism
  -0.04    1.67   library setup time
           1.67   data required time
---------------------------------------------------------
           1.67   data required time
          -1.99   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.27 ^ clkbuf_6_60_0_clk/Z (CLKBUF_X3)
   0.05    0.32 ^ clkbuf_leaf_394_clk/Z (CLKBUF_X3)
   0.00    0.32 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
   0.09    0.41 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
   0.00    0.41 v rle.ddstrb$_DFF_P_/D (DFF_X1)
           0.41   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.27 ^ clkbuf_6_60_0_clk/Z (CLKBUF_X3)
   0.05    0.32 ^ clkbuf_leaf_396_clk/Z (CLKBUF_X3)
   0.00    0.32 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
   0.00    0.32   clock reconvergence pessimism
   0.00    0.32   library hold time
           0.32   data required time
---------------------------------------------------------
           0.32   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3032

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3163

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.9880

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.3190

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-16.046278

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-02   1.20e-02   3.87e-04   5.64e-02   8.1%
Combinational          2.86e-01   3.35e-01   2.20e-03   6.23e-01  89.7%
Clock                  7.11e-03   8.12e-03   3.43e-05   1.53e-02   2.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.37e-01   3.55e-01   2.62e-03   6.95e-01 100.0%
                          48.5%      51.1%       0.4%
