#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jun  9 21:01:49 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[7]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed Jun  9 21:02:21 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           2  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4931           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                70           0  {cmos_pclk}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             222           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     126.952 MHz         20.000          7.877         12.123
 axi_clk0                   100.000 MHz     105.119 MHz         10.000          9.513          0.487
 cmos_pclk_Inferred           1.000 MHz     225.124 MHz       1000.000          4.442        995.558
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     131.596 MHz         10.000          7.599          2.401
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     151.263 MHz       1000.000          6.611        993.389
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        12.123       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.309       0.000              0             10
 axi_clk0               axi_clk0                     0.487       0.000              0          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred         995.558       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.401       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.460       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.049       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.389       0.000              0           1457
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.347       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.123       0.000              0             10
 axi_clk0               axi_clk0                    -0.039      -0.223             11          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.229       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.204       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.259       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.780       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.251       0.000              0           1457
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        16.852       0.000              0            128
 axi_clk0               axi_clk0                     4.856       0.000              0           4139
 pclk                   axi_clk0                     5.199       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.504       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.367       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           995.602       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.563       0.000              0            128
 axi_clk0               axi_clk0                     0.446       0.000              0           4139
 pclk                   axi_clk0                     2.694       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.653       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.600       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.987       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4931
 cmos_pclk_Inferred                                499.011       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.376       0.000              0            461
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        14.014       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.694       0.000              0             10
 axi_clk0               axi_clk0                     1.820       0.000              0          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred         996.471       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.042       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.404       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.511       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.773       0.000              0           1457
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.321       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.400       0.000              0             10
 axi_clk0               axi_clk0                     0.041       0.000              0          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.270       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.253       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.201       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.681       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.264       0.000              0           1457
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.490       0.000              0            128
 axi_clk0               axi_clk0                     5.723       0.000              0           4139
 pclk                   axi_clk0                     5.780       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.786       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.250       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           996.497       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.519       0.000              0            128
 axi_clk0               axi_clk0                     0.481       0.000              0           4139
 pclk                   axi_clk0                     2.418       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.595       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.595       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.907       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4931
 cmos_pclk_Inferred                                499.404       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.418       0.000              0            461
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.243
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      1.219      10.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.377      10.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.669         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.165      10.834 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.730      11.564         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.169      11.733 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.353      13.086         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMS_38_57/Y0                     td                    0.282      13.368 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.021      14.389         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  14.389         Logic Levels: 4  
                                                                                   Logic: 1.254ns(21.473%), Route: 4.586ns(78.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.243         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.292      28.535                          
 clock uncertainty                                      -0.150      28.385                          

 Setup time                                             -1.873      26.512                          

 Data required time                                                 26.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.512                          
 Data arrival time                                                 -14.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.243
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      1.219      10.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.377      10.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.669         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.165      10.834 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.730      11.564         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.169      11.733 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.035      12.768         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_41/Y1                     td                    0.382      13.150 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.761      13.911         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  13.911         Logic Levels: 4  
                                                                                   Logic: 1.354ns(25.252%), Route: 4.008ns(74.748%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.243         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.292      28.535                          
 clock uncertainty                                      -0.150      28.385                          

 Setup time                                             -2.004      26.381                          

 Data required time                                                 26.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.381                          
 Data arrival time                                                 -13.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.243
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      1.219      10.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.377      10.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.669         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.165      10.834 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.730      11.564         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.169      11.733 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.374      13.107         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_20/Y0                     td                    0.214      13.321 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        0.724      14.045         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  14.045         Logic Levels: 4  
                                                                                   Logic: 1.186ns(21.579%), Route: 4.310ns(78.421%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.243         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.292      28.535                          
 clock uncertainty                                      -0.150      28.385                          

 Setup time                                             -1.855      26.530                          

 Data required time                                                 26.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.530                          
 Data arrival time                                                 -14.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.540
  Launch Clock Delay      :  7.196
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.525       7.196         ntclkbufg_0      
 CLMS_38_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_38_41/Q3                     tco                   0.224       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       7.564         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
 CLMA_38_40/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D

 Data arrival time                                                   7.564         Logic Levels: 0  
                                                                                   Logic: 0.224ns(60.870%), Route: 0.144ns(39.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.803       8.540         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK
 clock pessimism                                        -1.311       7.229                          
 clock uncertainty                                       0.000       7.229                          

 Hold time                                              -0.012       7.217                          

 Data required time                                                  7.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.217                          
 Data arrival time                                                  -7.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.561
  Launch Clock Delay      :  7.220
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       7.220         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMS_26_153/Q0                    tco                   0.223       7.443 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.179       7.622         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [1]
 CLMA_30_152/M2                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D

 Data arrival time                                                   7.622         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.473%), Route: 0.179ns(44.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.824       8.561         ntclkbufg_0      
 CLMA_30_152/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/CLK
 clock pessimism                                        -1.292       7.269                          
 clock uncertainty                                       0.000       7.269                          

 Hold time                                              -0.016       7.253                          

 Data required time                                                  7.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.253                          
 Data arrival time                                                  -7.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.186
  Clock Pessimism Removal :  -1.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       7.186         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK

 CLMA_38_172/Q1                    tco                   0.224       7.410 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.138       7.548         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
 CLMA_38_172/M1                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D

 Data arrival time                                                   7.548         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.793       8.530         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -1.344       7.186                          
 clock uncertainty                                       0.000       7.186                          

 Hold time                                              -0.012       7.174                          

 Data required time                                                  7.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.174                          
 Data arrival time                                                  -7.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.210
  Launch Clock Delay      :  7.071
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      21.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.475 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.497      25.972         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.164      26.136 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.253      26.389         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.389         Logic Levels: 1  
                                                                                   Logic: 1.568ns(47.257%), Route: 1.750ns(52.743%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539      27.210         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.915      28.125                          
 clock uncertainty                                      -0.150      27.975                          

 Setup time                                             -0.277      27.698                          

 Data required time                                                 27.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.698                          
 Data arrival time                                                 -26.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  7.071
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      21.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.475 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.497      25.972         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.164      26.136 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      26.354         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.354         Logic Levels: 1  
                                                                                   Logic: 1.568ns(47.761%), Route: 1.715ns(52.239%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.215         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.915      28.130                          
 clock uncertainty                                      -0.150      27.980                          

 Setup time                                             -0.277      27.703                          

 Data required time                                                 27.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.703                          
 Data arrival time                                                 -26.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  7.071
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      21.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.475 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.497      25.972         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.164      26.136 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      26.354         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.354         Logic Levels: 1  
                                                                                   Logic: 1.568ns(47.761%), Route: 1.715ns(52.239%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.215         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.915      28.130                          
 clock uncertainty                                      -0.150      27.980                          

 Setup time                                             -0.277      27.703                          

 Data required time                                                 27.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.703                          
 Data arrival time                                                 -26.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.556
  Launch Clock Delay      :  5.955
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      27.030 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.802      27.832         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.832         Logic Levels: 0  
                                                                                   Logic: 1.075ns(57.272%), Route: 0.802ns(42.728%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      25.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.819      28.556         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915      27.641                          
 clock uncertainty                                       0.150      27.791                          

 Hold time                                              -0.082      27.709                          

 Data required time                                                 27.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.709                          
 Data arrival time                                                 -27.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.559
  Launch Clock Delay      :  5.955
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      27.030 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.024      28.054         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.054         Logic Levels: 0  
                                                                                   Logic: 1.075ns(51.215%), Route: 1.024ns(48.785%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      25.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.559         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915      27.644                          
 clock uncertainty                                       0.150      27.794                          

 Hold time                                              -0.083      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                 -28.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.554
  Launch Clock Delay      :  5.955
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      27.030 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.032      28.062         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.062         Logic Levels: 0  
                                                                                   Logic: 1.075ns(51.020%), Route: 1.032ns(48.980%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      25.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      28.554         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915      27.639                          
 clock uncertainty                                       0.150      27.789                          

 Hold time                                              -0.081      27.708                          

 Data required time                                                 27.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.708                          
 Data arrival time                                                 -28.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.221
  Launch Clock Delay      :  8.540
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.800       8.540         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   2.045      10.585 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        1.138      11.723         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334      12.057 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      12.057         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.097      12.154 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.154         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      12.214 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      12.214         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.097      12.311 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.340      12.651 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.669      13.320         _N20             
 CLMA_86_156/Y0                    td                    0.164      13.484 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      13.748         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.276      14.024 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.487      14.511         HREADY           
 CLMA_86_168/Y0                    td                    0.164      14.675 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       2.117      16.792         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.169      16.961 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.254      17.215         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE

 Data arrival time                                                  17.215         Logic Levels: 7  
                                                                                   Logic: 3.746ns(43.182%), Route: 4.929ns(56.818%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.547      17.221         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WCLK
 clock pessimism                                         1.066      18.287                          
 clock uncertainty                                      -0.150      18.137                          

 Setup time                                             -0.435      17.702                          

 Data required time                                                 17.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.702                          
 Data arrival time                                                 -17.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.221
  Launch Clock Delay      :  8.540
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.800       8.540         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   2.045      10.585 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        1.138      11.723         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334      12.057 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      12.057         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.097      12.154 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.154         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      12.214 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      12.214         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.097      12.311 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.340      12.651 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.669      13.320         _N20             
 CLMA_86_156/Y0                    td                    0.164      13.484 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      13.748         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.276      14.024 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.487      14.511         HREADY           
 CLMA_86_168/Y0                    td                    0.164      14.675 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       2.117      16.792         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.169      16.961 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.254      17.215         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE

 Data arrival time                                                  17.215         Logic Levels: 7  
                                                                                   Logic: 3.746ns(43.182%), Route: 4.929ns(56.818%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.547      17.221         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WCLK
 clock pessimism                                         1.066      18.287                          
 clock uncertainty                                      -0.150      18.137                          

 Setup time                                             -0.435      17.702                          

 Data required time                                                 17.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.702                          
 Data arrival time                                                 -17.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB_CAS
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.239
  Launch Clock Delay      :  8.540
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.800       8.540         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   2.045      10.585 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        1.138      11.723         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334      12.057 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      12.057         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.097      12.154 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.154         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      12.214 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      12.214         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.097      12.311 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.340      12.651 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.669      13.320         _N20             
 CLMA_86_156/Y0                    td                    0.164      13.484 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      13.748         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.276      14.024 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      1.294      15.318         HREADY           
 CLMA_58_120/Y3                    td                    0.169      15.487 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.261      15.748         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N9376
 CLMA_58_120/Y2                    td                    0.165      15.913 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[8]/gateop_perm/Z
                                   net (fanout=5)        1.455      17.368         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [8]
 DRM_122_124/ADB_CAS                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB_CAS

 Data arrival time                                                  17.368         Logic Levels: 7  
                                                                                   Logic: 3.747ns(42.444%), Route: 5.081ns(57.556%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.565      17.239         ntclkbufg_2      
 DRM_122_124/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         1.066      18.305                          
 clock uncertainty                                      -0.150      18.155                          

 Setup time                                             -0.022      18.133                          

 Data required time                                                 18.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.133                          
 Data arrival time                                                 -17.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_14/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526       7.200         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.223       7.423 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.192       7.615         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_14/gateop/WADM3

 Data arrival time                                                   7.615         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.735%), Route: 0.192ns(46.265%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.804       8.544         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_14/gateop/WCLK
 clock pessimism                                        -1.292       7.252                          
 clock uncertainty                                       0.000       7.252                          

 Hold time                                               0.402       7.654                          

 Data required time                                                  7.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.654                          
 Data arrival time                                                  -7.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_26/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526       7.200         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.223       7.423 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.192       7.615         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_26/gateop/WADM3

 Data arrival time                                                   7.615         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.735%), Route: 0.192ns(46.265%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.804       8.544         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_26/gateop/WCLK
 clock pessimism                                        -1.292       7.252                          
 clock uncertainty                                       0.000       7.252                          

 Hold time                                               0.402       7.654                          

 Data required time                                                  7.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.654                          
 Data arrival time                                                  -7.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_13/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526       7.200         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.223       7.423 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.192       7.615         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_13/gateop/WADM3

 Data arrival time                                                   7.615         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.735%), Route: 0.192ns(46.265%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.804       8.544         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_13/gateop/WCLK
 clock pessimism                                        -1.292       7.252                          
 clock uncertainty                                       0.000       7.252                          

 Hold time                                               0.402       7.654                          

 Data required time                                                  7.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.654                          
 Data arrival time                                                  -7.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.039                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.842       3.978         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.261       4.239 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.641       4.880         write_en         
                                                         0.276       5.156 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.097       5.253 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.060       5.313 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.313         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.380       5.693 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.484       6.177         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_17/Y2                     td                    0.165       6.342 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.676       7.018         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_70_12/COUT                   td                    0.431       7.449 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.449         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_16/Y0                     td                    0.130       7.579 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.602       8.181         _N26             
 CLMA_66_24/B4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.181         Logic Levels: 5  
                                                                                   Logic: 1.800ns(42.827%), Route: 2.403ns(57.173%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.560    1003.384         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.922                          
 clock uncertainty                                      -0.050    1003.872                          

 Setup time                                             -0.133    1003.739                          

 Data required time                                               1003.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.739                          
 Data arrival time                                                  -8.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.558                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.842       3.978         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.261       4.239 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.641       4.880         write_en         
                                                         0.276       5.156 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.097       5.253 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.060       5.313 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.313         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.380       5.693 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.806       6.499         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_54_17/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.499         Logic Levels: 2  
                                                                                   Logic: 1.074ns(42.602%), Route: 1.447ns(57.398%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.561    1003.385         cmos_pclk_g      
 CLMS_54_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.923                          
 clock uncertainty                                      -0.050    1003.873                          

 Setup time                                             -0.248    1003.625                          

 Data required time                                               1003.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.625                          
 Data arrival time                                                  -6.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.126                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.842       3.978         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.261       4.239 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.641       4.880         write_en         
                                                         0.276       5.156 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.097       5.253 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.060       5.313 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.313         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/COUT                   td                    0.097       5.410 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.410         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2555
 CLMA_66_20/Y1                     td                    0.381       5.791 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.579       6.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_66_24/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.370         Logic Levels: 3  
                                                                                   Logic: 1.172ns(48.997%), Route: 1.220ns(51.003%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.560    1003.384         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.922                          
 clock uncertainty                                      -0.050    1003.872                          

 Setup time                                             -0.133    1003.739                          

 Data required time                                               1003.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.739                          
 Data arrival time                                                  -6.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.369                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.579       3.403         cmos_pclk_g      
 CLMA_58_5/CLK                                                             r       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_5/Q2                      tco                   0.223       3.626 f       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       3.814         cmos_16bit_data[6]
 DRM_62_0/DA0[6]                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.850       3.986         cmos_pclk_g      
 DRM_62_0/CLKA[0]                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.137       3.585                          

 Data required time                                                  3.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.585                          
 Data arrival time                                                  -3.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.554       3.378         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_25/Q2                     tco                   0.223       3.601 f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.189       3.790         cmos_16bit_data[14]
 DRM_62_20/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.790         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.383
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.559       3.383         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q0                     tco                   0.223       3.606 f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       3.794         cmos_16bit_data[8]
 DRM_62_20/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.794         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.246
  Launch Clock Delay      :  8.600
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.568 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.347      11.915         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.165      12.080 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.802      12.882         u_aq_axi_master/N5
                                                         0.276      13.158 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      13.158         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.097      13.255 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.255         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.198      13.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.694      14.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.377      14.524 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.747      15.271         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
 CLMS_78_21/COUT                   td                    0.326      15.597 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.597         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMS_78_25/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  15.597         Logic Levels: 5  
                                                                                   Logic: 2.407ns(34.400%), Route: 4.590ns(65.600%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.572      17.246         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         1.066      18.312                          
 clock uncertainty                                      -0.150      18.162                          

 Setup time                                             -0.164      17.998                          

 Data required time                                                 17.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.998                          
 Data arrival time                                                 -15.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.251
  Launch Clock Delay      :  8.600
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.568 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.347      11.915         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.165      12.080 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.802      12.882         u_aq_axi_master/N5
                                                         0.276      13.158 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      13.158         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.097      13.255 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.255         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.198      13.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.694      14.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.377      14.524 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.459      14.983         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
                                                         0.387      15.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      15.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_78_16/COUT                   td                    0.095      15.465 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      15.465         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_78_20/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.465         Logic Levels: 5  
                                                                                   Logic: 2.563ns(37.334%), Route: 4.302ns(62.666%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.577      17.251         ntclkbufg_1      
 CLMA_78_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         1.066      18.317                          
 clock uncertainty                                      -0.150      18.167                          

 Setup time                                             -0.171      17.996                          

 Data required time                                                 17.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.996                          
 Data arrival time                                                 -15.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.256
  Launch Clock Delay      :  8.600
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.568 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.347      11.915         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.165      12.080 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.802      12.882         u_aq_axi_master/N5
                                                         0.276      13.158 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      13.158         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.097      13.255 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.255         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.198      13.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.694      14.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.377      14.524 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.459      14.983         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
                                                         0.387      15.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      15.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  15.370         Logic Levels: 4  
                                                                                   Logic: 2.468ns(36.455%), Route: 4.302ns(63.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.582      17.256         ntclkbufg_1      
 CLMA_78_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         1.066      18.322                          
 clock uncertainty                                      -0.150      18.172                          

 Setup time                                             -0.164      18.008                          

 Data required time                                                 18.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.008                          
 Data arrival time                                                 -15.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.600
  Launch Clock Delay      :  7.218
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.544       7.218         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q2                     tco                   0.223       7.441 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.425       7.866         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   7.866         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.414%), Route: 0.425ns(65.586%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -1.066       7.534                          
 clock uncertainty                                       0.000       7.534                          

 Hold time                                               0.128       7.662                          

 Data required time                                                  7.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.662                          
 Data arrival time                                                  -7.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  7.242
  Clock Pessimism Removal :  -1.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568       7.242         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK

 CLMA_70_20/Q2                     tco                   0.223       7.465 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/Q
                                   net (fanout=1)        0.144       7.609         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [9]
 CLMA_70_20/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D

 Data arrival time                                                   7.609         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.846       8.586         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -1.344       7.242                          
 clock uncertainty                                       0.000       7.242                          

 Hold time                                               0.033       7.275                          

 Data required time                                                  7.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.275                          
 Data arrival time                                                  -7.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  7.242
  Clock Pessimism Removal :  -1.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568       7.242         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK

 CLMA_70_20/Q3                     tco                   0.223       7.465 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.144       7.609         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_70_20/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   7.609         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.846       8.586         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -1.344       7.242                          
 clock uncertainty                                       0.000       7.242                          

 Hold time                                               0.033       7.275                          

 Data required time                                                  7.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.275                          
 Data arrival time                                                  -7.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.209
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.766      11.631         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.389      12.020 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.217      12.237         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                  12.237         Logic Levels: 1  
                                                                                   Logic: 0.650ns(17.892%), Route: 2.983ns(82.108%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.535      17.209         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.915      18.124                          
 clock uncertainty                                      -0.150      17.974                          

 Setup time                                             -0.277      17.697                          

 Data required time                                                 17.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.697                          
 Data arrival time                                                 -12.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.553
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.883       9.363         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.313       9.676 f       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.160       9.836         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             f       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.836         Logic Levels: 1  
                                                                                   Logic: 0.536ns(20.783%), Route: 2.043ns(79.217%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.813       8.553         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.638                          
 clock uncertainty                                       0.150       7.788                          

 Hold time                                              -0.211       7.577                          

 Data required time                                                  7.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.577                          
 Data arrival time                                                  -9.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.136         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.600 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.600         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       6.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       8.019         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.116       9.135                          
 clock uncertainty                                      -0.150       8.985                          

 Setup time                                             -0.120       8.865                          

 Data required time                                                  8.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.865                          
 Data arrival time                                                  -7.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.136         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.600 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.600         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       6.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       8.019         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.116       9.135                          
 clock uncertainty                                      -0.150       8.985                          

 Setup time                                             -0.120       8.865                          

 Data required time                                                  8.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.865                          
 Data arrival time                                                  -7.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.136         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.600 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.600         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       6.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       8.019         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.116       9.135                          
 clock uncertainty                                      -0.150       8.985                          

 Setup time                                             -0.120       8.865                          

 Data required time                                                  8.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.865                          
 Data arrival time                                                  -7.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.159
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  -1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       6.008         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       6.384 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.384         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.384         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.159         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.116       6.043                          
 clock uncertainty                                       0.000       6.043                          

 Hold time                                              -0.074       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                  -6.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.159
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  -1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       6.008         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       6.384 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.384         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.384         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.159         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.116       6.043                          
 clock uncertainty                                       0.000       6.043                          

 Hold time                                              -0.074       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                  -6.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.159
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  -1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       6.008         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       6.384 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.384         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.384         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.159         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.116       6.043                          
 clock uncertainty                                       0.000       6.043                          

 Hold time                                              -0.074       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                  -6.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.293       9.103         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   9.103         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.112%), Route: 0.293ns(52.888%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       8.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.915      10.870                          
 clock uncertainty                                      -0.150      10.720                          

 Setup time                                             -0.568      10.152                          

 Data required time                                                 10.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.152                          
 Data arrival time                                                  -9.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_77/Q1                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.260       9.065         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.209       9.274 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.420       9.694         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.694         Logic Levels: 1  
                                                                                   Logic: 0.470ns(40.870%), Route: 0.680ns(59.130%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       8.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.915      10.870                          
 clock uncertainty                                      -0.150      10.720                          

 Setup time                                              0.031      10.751                          

 Data required time                                                 10.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.751                          
 Data arrival time                                                  -9.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.286       9.096         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.096         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.715%), Route: 0.286ns(52.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       8.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.915      10.870                          
 clock uncertainty                                      -0.150      10.720                          

 Setup time                                             -0.564      10.156                          

 Data required time                                                 10.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.156                          
 Data arrival time                                                  -9.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  7.205
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       7.205         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.223       7.428 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.190       7.618         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.618         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.995%), Route: 0.190ns(46.005%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.915       6.156                          
 clock uncertainty                                       0.150       6.306                          

 Hold time                                               0.532       6.838                          

 Data required time                                                  6.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.838                          
 Data arrival time                                                  -7.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  7.187
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       7.187         ntclkbufg_0      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.223       7.410 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.367       7.777         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.777         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.797%), Route: 0.367ns(62.203%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.915       6.156                          
 clock uncertainty                                       0.150       6.306                          

 Hold time                                               0.683       6.989                          

 Data required time                                                  6.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.989                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  7.205
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       7.205         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.223       7.428 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.189       7.617         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.617         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.915       6.156                          
 clock uncertainty                                       0.150       6.306                          

 Hold time                                               0.520       6.826                          

 Data required time                                                  6.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.826                          
 Data arrival time                                                  -7.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.477
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.261       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.975       7.665         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.214       7.879 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.585       8.464         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.216       8.680 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.425       9.105         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.164       9.269 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.753      10.022         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.284      10.306 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.730      11.036         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMS_126_29/Y0                    td                    0.387      11.423 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.643      12.066         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28763
 CLMA_118_16/Y0                    td                    0.214      12.280 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.430      12.710         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28766
 CLMA_118_25/D1                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  12.710         Logic Levels: 6  
                                                                                   Logic: 1.740ns(27.703%), Route: 4.541ns(72.297%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.542    1005.477         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.388                          
 clock uncertainty                                      -0.050    1006.338                          

 Setup time                                             -0.239    1006.099                          

 Data required time                                               1006.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.099                          
 Data arrival time                                                 -12.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.473
  Launch Clock Delay      :  6.414
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.794       6.414         rx_clki_clkbufg  
 CLMA_130_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_130_192/Q3                   tco                   0.261       6.675 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.296       8.971         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_77/Y1                    td                    0.209       9.180 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/gateop_perm/Z
                                   net (fanout=2)        0.429       9.609         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N28292
 CLMA_130_80/Y3                    td                    0.209       9.818 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.471      10.289         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_130_100/Y3                   td                    0.169      10.458 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.423      10.881         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N30326
 CLMS_126_97/Y0                    td                    0.282      11.163 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.425      11.588         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19826
 CLMA_126_100/Y2                   td                    0.284      11.872 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.583      12.455         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_88/A4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.455         Logic Levels: 5  
                                                                                   Logic: 1.414ns(23.407%), Route: 4.627ns(76.593%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538    1005.473         rx_clki_clkbufg  
 CLMA_126_88/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.158                          
 clock uncertainty                                      -0.050    1006.108                          

 Setup time                                             -0.130    1005.978                          

 Data required time                                               1005.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.978                          
 Data arrival time                                                 -12.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.477
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.261       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.975       7.665         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.214       7.879 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.585       8.464         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.216       8.680 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.425       9.105         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.164       9.269 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.753      10.022         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.284      10.306 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.608      10.914         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_126_12/Y1                    td                    0.382      11.296 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_2/gateop_perm/Z
                                   net (fanout=1)        0.772      12.068         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28759
 CLMA_118_25/Y2                    td                    0.216      12.284 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.261      12.545         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28767
 CLMA_118_25/D0                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.545         Logic Levels: 6  
                                                                                   Logic: 1.737ns(28.401%), Route: 4.379ns(71.599%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.542    1005.477         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.388                          
 clock uncertainty                                      -0.050    1006.338                          

 Setup time                                             -0.173    1006.165                          

 Data required time                                               1006.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.165                          
 Data arrival time                                                 -12.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.498
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.581       5.516         rx_clki_clkbufg  
 CLMA_130_244/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_130_244/Q2                   tco                   0.223       5.739 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.244       5.983         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr [2]
 CLMA_130_249/A4                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.983         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.878       6.498         rx_clki_clkbufg  
 CLMA_130_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.813                          
 clock uncertainty                                       0.000       5.813                          

 Hold time                                              -0.081       5.732                          

 Data required time                                                  5.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.732                          
 Data arrival time                                                  -5.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/srxen/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.470
  Launch Clock Delay      :  5.507
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.572       5.507         rx_clki_clkbufg  
 CLMA_118_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend/opit_0/CLK

 CLMA_118_125/Q2                   tco                   0.223       5.730 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend/opit_0/Q
                                   net (fanout=1)        0.259       5.989         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend
 CLMA_118_121/A4                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/srxen/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.989         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.850       6.470         rx_clki_clkbufg  
 CLMA_118_121/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/srxen/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.785                          
 clock uncertainty                                       0.000       5.785                          

 Hold time                                              -0.081       5.704                          

 Data required time                                                  5.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.704                          
 Data arrival time                                                  -5.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.501
  Launch Clock Delay      :  5.519
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.584       5.519         rx_clki_clkbufg  
 CLMS_134_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK

 CLMS_134_245/Q2                   tco                   0.223       5.742 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.244       5.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt [9]
 CLMS_134_249/B0                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   5.986         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMS_134_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.685       5.816                          
 clock uncertainty                                       0.000       5.816                          

 Hold time                                              -0.127       5.689                          

 Data required time                                                  5.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.689                          
 Data arrival time                                                  -5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.197
  Launch Clock Delay      :  8.541
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       8.541         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.261       8.802 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       2.182      10.984         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS

 Data arrival time                                                  10.984         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.684%), Route: 2.182ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526      27.197         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                         1.066      28.263                          
 clock uncertainty                                      -0.150      28.113                          

 Recovery time                                          -0.277      27.836                          

 Data required time                                                 27.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.836                          
 Data arrival time                                                 -10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.197
  Launch Clock Delay      :  8.541
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       8.541         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.261       8.802 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       2.182      10.984         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS

 Data arrival time                                                  10.984         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.684%), Route: 2.182ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526      27.197         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/CLK
 clock pessimism                                         1.066      28.263                          
 clock uncertainty                                      -0.150      28.113                          

 Recovery time                                          -0.277      27.836                          

 Data required time                                                 27.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.836                          
 Data arrival time                                                 -10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.197
  Launch Clock Delay      :  8.541
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       8.541         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.261       8.802 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       2.182      10.984         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS

 Data arrival time                                                  10.984         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.684%), Route: 2.182ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526      27.197         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
 clock pessimism                                         1.066      28.263                          
 clock uncertainty                                      -0.150      28.113                          

 Recovery time                                          -0.277      27.836                          

 Data required time                                                 27.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.836                          
 Data arrival time                                                 -10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.546
  Launch Clock Delay      :  7.197
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       7.197         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.223       7.420 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.274       7.694         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.104       7.798 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.798         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.798         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.809       8.546         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.235                          
 clock uncertainty                                       0.000       7.235                          

 Removal time                                            0.000       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.546
  Launch Clock Delay      :  7.197
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       7.197         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.223       7.420 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.274       7.694         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.104       7.798 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.798         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.798         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.809       8.546         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.235                          
 clock uncertainty                                       0.000       7.235                          

 Removal time                                            0.000       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.546
  Launch Clock Delay      :  7.197
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       7.197         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.223       7.420 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.274       7.694         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.104       7.798 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.798         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.798         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.809       8.546         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.235                          
 clock uncertainty                                       0.000       7.235                          

 Removal time                                            0.000       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[4]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     4.027      12.892         SYSRESETn        
 CLMA_106_17/RSCO                  td                    0.128      13.020 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.020         _N769            
 CLMA_106_21/RSCO                  td                    0.085      13.105 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.105         _N768            
 CLMA_106_25/RSCO                  td                    0.085      13.190 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_txlen[13]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.190         _N767            
 CLMA_106_29/RSCO                  td                    0.085      13.275 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[13]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.275         _N766            
 CLMA_106_33/RSCI                                                          f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[4]/opit_0_inv/RS

 Data arrival time                                                  13.275         Logic Levels: 4  
                                                                                   Logic: 0.644ns(13.787%), Route: 4.027ns(86.213%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.541      17.215         ntclkbufg_2      
 CLMA_106_33/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[4]/opit_0_inv/CLK
 clock pessimism                                         1.066      18.281                          
 clock uncertainty                                      -0.150      18.131                          

 Recovery time                                           0.000      18.131                          

 Data required time                                                 18.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.131                          
 Data arrival time                                                 -13.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[7]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     4.027      12.892         SYSRESETn        
 CLMA_106_17/RSCO                  td                    0.128      13.020 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.020         _N769            
 CLMA_106_21/RSCO                  td                    0.085      13.105 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.105         _N768            
 CLMA_106_25/RSCO                  td                    0.085      13.190 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_txlen[13]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.190         _N767            
 CLMA_106_29/RSCO                  td                    0.085      13.275 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[13]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.275         _N766            
 CLMA_106_33/RSCI                                                          f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[7]/opit_0_inv/RS

 Data arrival time                                                  13.275         Logic Levels: 4  
                                                                                   Logic: 0.644ns(13.787%), Route: 4.027ns(86.213%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.541      17.215         ntclkbufg_2      
 CLMA_106_33/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[7]/opit_0_inv/CLK
 clock pessimism                                         1.066      18.281                          
 clock uncertainty                                      -0.150      18.131                          

 Recovery time                                           0.000      18.131                          

 Data required time                                                 18.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.131                          
 Data arrival time                                                 -13.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     4.027      12.892         SYSRESETn        
 CLMA_106_17/RSCO                  td                    0.128      13.020 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.020         _N769            
 CLMA_106_21/RSCO                  td                    0.085      13.105 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.105         _N768            
 CLMA_106_25/RSCO                  td                    0.085      13.190 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_txlen[13]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.190         _N767            
 CLMA_106_29/RSCO                  td                    0.085      13.275 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[13]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.275         _N766            
 CLMA_106_33/RSCI                                                          f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[1]/opit_0_inv/RS

 Data arrival time                                                  13.275         Logic Levels: 4  
                                                                                   Logic: 0.644ns(13.787%), Route: 4.027ns(86.213%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.541      17.215         ntclkbufg_2      
 CLMA_106_33/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[1]/opit_0_inv/CLK
 clock pessimism                                         1.066      18.281                          
 clock uncertainty                                      -0.150      18.131                          

 Recovery time                                           0.000      18.131                          

 Data required time                                                 18.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.131                          
 Data arrival time                                                 -13.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.593
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.389       7.869         SYSRESETn        
 CLMS_46_241/RSCO                  td                    0.104       7.973 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.973         _N1000           
 CLMS_46_245/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.973         Logic Levels: 1  
                                                                                   Logic: 0.327ns(45.670%), Route: 0.389ns(54.330%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.853       8.593         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.066       7.527                          
 clock uncertainty                                       0.000       7.527                          

 Removal time                                            0.000       7.527                          

 Data required time                                                  7.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.527                          
 Data arrival time                                                  -7.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.357       7.837         SYSRESETn        
 CLMA_42_240/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.837         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.448%), Route: 0.357ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.845       8.585         ntclkbufg_2      
 CLMA_42_240/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.066       7.519                          
 clock uncertainty                                       0.000       7.519                          

 Removal time                                           -0.211       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                  -7.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.596
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.394       7.874         SYSRESETn        
 CLMA_50_244/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.874         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.143%), Route: 0.394ns(63.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.856       8.596         ntclkbufg_2      
 CLMA_50_244/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.066       7.530                          
 clock uncertainty                                       0.000       7.530                          

 Removal time                                           -0.211       7.319                          

 Data required time                                                  7.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.319                          
 Data arrival time                                                  -7.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.205
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.761      11.566         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.169      11.735 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.759      12.494         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  12.494         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.886%), Route: 3.520ns(89.114%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.531      17.205         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.915      18.120                          
 clock uncertainty                                      -0.150      17.970                          

 Recovery time                                          -0.277      17.693                          

 Data required time                                                 17.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.693                          
 Data arrival time                                                 -12.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.205
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.761      11.566         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.169      11.735 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.759      12.494         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  12.494         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.886%), Route: 3.520ns(89.114%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.531      17.205         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.915      18.120                          
 clock uncertainty                                      -0.150      17.970                          

 Recovery time                                          -0.277      17.693                          

 Data required time                                                 17.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.693                          
 Data arrival time                                                 -12.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.200
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.761      11.566         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.169      11.735 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.759      12.494         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.118      12.612 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      12.612         _N459            
 CLMS_38_301/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  12.612         Logic Levels: 2  
                                                                                   Logic: 0.548ns(13.471%), Route: 3.520ns(86.529%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526      17.200         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.915      18.115                          
 clock uncertainty                                      -0.150      17.965                          

 Recovery time                                           0.000      17.965                          

 Data required time                                                 17.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.965                          
 Data arrival time                                                 -12.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.547
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.200         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.224       7.424 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.224       9.648         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.154       9.802 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.561      10.363         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.113      10.476 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.476         _N459            
 CLMS_38_301/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.476         Logic Levels: 2  
                                                                                   Logic: 0.491ns(14.988%), Route: 2.785ns(85.012%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.807       8.547         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.915       7.632                          
 clock uncertainty                                       0.150       7.782                          

 Removal time                                            0.000       7.782                          

 Data required time                                                  7.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.782                          
 Data arrival time                                                 -10.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.552
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.200         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.224       7.424 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.224       9.648         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.154       9.802 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.561      10.363         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.363         Logic Levels: 1  
                                                                                   Logic: 0.378ns(11.951%), Route: 2.785ns(88.049%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.812       8.552         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.915       7.637                          
 clock uncertainty                                       0.150       7.787                          

 Removal time                                           -0.211       7.576                          

 Data required time                                                  7.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.576                          
 Data arrival time                                                 -10.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.552
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.200         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.224       7.424 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.224       9.648         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.154       9.802 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.561      10.363         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.363         Logic Levels: 1  
                                                                                   Logic: 0.378ns(11.951%), Route: 2.785ns(88.049%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.812       8.552         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.915       7.637                          
 clock uncertainty                                       0.150       7.787                          

 Removal time                                           -0.211       7.576                          

 Data required time                                                  7.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.576                          
 Data arrival time                                                 -10.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.787                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       8.582         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.843 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.775       9.618         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.618         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.193%), Route: 0.775ns(74.807%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.583      17.257         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.292      18.549                          
 clock uncertainty                                      -0.150      18.399                          

 Recovery time                                          -0.277      18.122                          

 Data required time                                                 18.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.122                          
 Data arrival time                                                  -9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.504                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       8.582         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.843 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.775       9.618         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                                   9.618         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.193%), Route: 0.775ns(74.807%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.583      17.257         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         1.292      18.549                          
 clock uncertainty                                      -0.150      18.399                          

 Recovery time                                          -0.277      18.122                          

 Data required time                                                 18.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.122                          
 Data arrival time                                                  -9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.504                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       8.582         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.843 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.775       9.618         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.618         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.193%), Route: 0.775ns(74.807%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.583      17.257         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.292      18.549                          
 clock uncertainty                                      -0.150      18.399                          

 Recovery time                                          -0.277      18.122                          

 Data required time                                                 18.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.122                          
 Data arrival time                                                  -9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.504                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.590
  Launch Clock Delay      :  7.238
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       7.238         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       7.461 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.377       7.838         frame_read_write_m0/write_fifo_aclr
 CLMS_78_21/RSCO                   td                    0.113       7.951 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.951         _N1138           
 CLMS_78_25/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   7.951         Logic Levels: 1  
                                                                                   Logic: 0.336ns(47.125%), Route: 0.377ns(52.875%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.850       8.590         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                        -1.292       7.298                          
 clock uncertainty                                       0.000       7.298                          

 Removal time                                            0.000       7.298                          

 Data required time                                                  7.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.298                          
 Data arrival time                                                  -7.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.592
  Launch Clock Delay      :  7.238
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       7.238         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       7.461 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.274       7.735         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.735         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.852       8.592         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.281                          
 clock uncertainty                                       0.000       7.281                          

 Removal time                                           -0.211       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -7.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.665                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.592
  Launch Clock Delay      :  7.238
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       7.238         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       7.461 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.274       7.735         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.735         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.852       8.592         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.281                          
 clock uncertainty                                       0.000       7.281                          

 Removal time                                           -0.211       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -7.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.223
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     3.118      11.983         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.128      12.111 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.111         _N70             
 CLMA_58_4/RSCO                    td                    0.085      12.196 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.196         _N69             
 CLMA_58_8/RSCO                    td                    0.085      12.281 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.281         _N68             
 CLMA_58_12/RSCO                   td                    0.085      12.366 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.366         _N67             
 CLMA_58_16/RSCO                   td                    0.085      12.451 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.451         _N66             
 CLMA_58_20/RSCO                   td                    0.085      12.536 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.536         _N65             
 CLMA_58_24/RSCO                   td                    0.085      12.621 f       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.621         _N64             
 CLMA_58_28/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.621         Logic Levels: 7  
                                                                                   Logic: 0.899ns(22.380%), Route: 3.118ns(77.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.549      17.223         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.915      18.138                          
 clock uncertainty                                      -0.150      17.988                          

 Recovery time                                           0.000      17.988                          

 Data required time                                                 17.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.988                          
 Data arrival time                                                 -12.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.223
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     3.118      11.983         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.128      12.111 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.111         _N70             
 CLMA_58_4/RSCO                    td                    0.085      12.196 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.196         _N69             
 CLMA_58_8/RSCO                    td                    0.085      12.281 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.281         _N68             
 CLMA_58_12/RSCO                   td                    0.085      12.366 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.366         _N67             
 CLMA_58_16/RSCO                   td                    0.085      12.451 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.451         _N66             
 CLMA_58_20/RSCO                   td                    0.085      12.536 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.536         _N65             
 CLMA_58_24/RSCO                   td                    0.085      12.621 f       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.621         _N64             
 CLMA_58_28/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.621         Logic Levels: 7  
                                                                                   Logic: 0.899ns(22.380%), Route: 3.118ns(77.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.549      17.223         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.915      18.138                          
 clock uncertainty                                      -0.150      17.988                          

 Recovery time                                           0.000      17.988                          

 Data required time                                                 17.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.988                          
 Data arrival time                                                 -12.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     3.118      11.983         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.128      12.111 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.111         _N70             
 CLMA_58_4/RSCO                    td                    0.085      12.196 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.196         _N69             
 CLMA_58_8/RSCO                    td                    0.085      12.281 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.281         _N68             
 CLMA_58_12/RSCO                   td                    0.085      12.366 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.366         _N67             
 CLMA_58_16/RSCO                   td                    0.085      12.451 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.451         _N66             
 CLMA_58_20/RSCO                   td                    0.085      12.536 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.536         _N65             
 CLMA_58_24/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.536         Logic Levels: 6  
                                                                                   Logic: 0.814ns(20.702%), Route: 3.118ns(79.298%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.554      17.228         ntclkbufg_1      
 CLMA_58_24/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.915      18.143                          
 clock uncertainty                                      -0.150      17.993                          

 Recovery time                                           0.000      17.993                          

 Data required time                                                 17.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.993                          
 Data arrival time                                                 -12.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.674       9.154         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.154         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.755%), Route: 1.674ns(88.245%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.790       8.530         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.615                          
 clock uncertainty                                       0.150       7.765                          

 Removal time                                           -0.211       7.554                          

 Data required time                                                  7.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.554                          
 Data arrival time                                                  -9.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.674       9.154         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.154         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.755%), Route: 1.674ns(88.245%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.790       8.530         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.615                          
 clock uncertainty                                       0.150       7.765                          

 Removal time                                           -0.211       7.554                          

 Data required time                                                  7.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.554                          
 Data arrival time                                                  -9.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.549
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.718       9.198         SYSRESETn        
 CLMA_30_80/RS                                                             f       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.198         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.489%), Route: 1.718ns(88.511%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.809       8.549         ntclkbufg_1      
 CLMA_30_80/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.634                          
 clock uncertainty                                       0.150       7.784                          

 Removal time                                           -0.211       7.573                          

 Data required time                                                  7.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.573                          
 Data arrival time                                                  -9.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.261       6.705 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.966         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.169       7.135 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      3.106      10.241         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.241         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.325%), Route: 3.367ns(88.675%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.170                          
 clock uncertainty                                      -0.050    1006.120                          

 Recovery time                                          -0.277    1005.843                          

 Data required time                                               1005.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.843                          
 Data arrival time                                                 -10.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.261       6.705 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.966         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.169       7.135 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      3.106      10.241         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.241         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.325%), Route: 3.367ns(88.675%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.170                          
 clock uncertainty                                      -0.050    1006.120                          

 Recovery time                                          -0.277    1005.843                          

 Data required time                                               1005.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.843                          
 Data arrival time                                                 -10.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.261       6.705 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.966         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.169       7.135 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      3.106      10.241         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.241         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.325%), Route: 3.367ns(88.675%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.170                          
 clock uncertainty                                      -0.050    1006.120                          

 Recovery time                                          -0.277    1005.843                          

 Data required time                                               1005.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.843                          
 Data arrival time                                                 -10.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.457
  Launch Clock Delay      :  5.481
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546       5.481         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.223       5.704 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.245       5.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.191       6.140 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.280       6.420         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.113       6.533 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.533         _N1228           
 CLMA_102_224/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS

 Data arrival time                                                   6.533         Logic Levels: 2  
                                                                                   Logic: 0.527ns(50.095%), Route: 0.525ns(49.905%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.837       6.457         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/CLK
 clock pessimism                                        -0.911       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                            0.000       5.546                          

 Data required time                                                  5.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.546                          
 Data arrival time                                                  -6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[4]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.457
  Launch Clock Delay      :  5.481
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546       5.481         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.223       5.704 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.245       5.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.191       6.140 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.280       6.420         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.113       6.533 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.533         _N1228           
 CLMA_102_224/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[4]/opit_0/RS

 Data arrival time                                                   6.533         Logic Levels: 2  
                                                                                   Logic: 0.527ns(50.095%), Route: 0.525ns(49.905%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.837       6.457         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[4]/opit_0/CLK
 clock pessimism                                        -0.911       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                            0.000       5.546                          

 Data required time                                                  5.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.546                          
 Data arrival time                                                  -6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[3]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.457
  Launch Clock Delay      :  5.481
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546       5.481         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.223       5.704 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.245       5.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.191       6.140 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.280       6.420         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.113       6.533 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.533         _N1228           
 CLMA_102_224/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[3]/opit_0/RS

 Data arrival time                                                   6.533         Logic Levels: 2  
                                                                                   Logic: 0.527ns(50.095%), Route: 0.525ns(49.905%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.837       6.457         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[3]/opit_0/CLK
 clock pessimism                                        -0.911       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                            0.000       5.546                          

 Data required time                                                  5.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.546                          
 Data arrival time                                                  -6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.865       8.605         ntclkbufg_2      
 CLMA_14_269/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_14_269/Q2                    tco                   0.261       8.866 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.289       9.155         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_18_268/Y2                    td                    0.384       9.539 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.260       9.799         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N30349
 CLMA_18_268/Y1                    td                    0.169       9.968 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.607      10.575         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_14_289/Y0                    td                    0.164      10.739 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.754      11.493         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_276/Y3                    td                    0.179      11.672 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.108      12.780         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      12.902 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.902         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      15.622 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      15.712         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  15.712         Logic Levels: 6  
                                                                                   Logic: 3.999ns(56.268%), Route: 3.108ns(43.732%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c0_sck (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.827       8.567         ntclkbufg_2      
 CLMA_18_296/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_18_296/Q0                    tco                   0.261       8.828 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        3.373      12.201         scl_pad_o        
 IOL_151_209/TO                    td                    0.129      12.330 r       i2c0_sck_tri/opit_1/T
                                   net (fanout=1)        0.000      12.330         i2c0_sck_tri/ntT 
 IOBR_152_209/PAD                  tse                   2.720      15.050 f       i2c0_sck_tri/opit_0/IO
                                   net (fanout=1)        0.029      15.079         nt_i2c0_sck      
 J14                                                                       f       i2c0_sck (port)  

 Data arrival time                                                  15.079         Logic Levels: 2  
                                                                                   Logic: 3.110ns(47.758%), Route: 3.402ns(52.242%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : i2c0_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.824       8.564         ntclkbufg_2      
 CLMA_22_296/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK

 CLMA_22_296/Q0                    tco                   0.261       8.825 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        3.086      11.911         sda_pad_o        
 IOL_151_210/TO                    td                    0.129      12.040 r       i2c0_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      12.040         i2c0_sda_tri/ntT 
 IOBD_152_210/PAD                  tse                   2.720      14.760 f       i2c0_sda_tri/opit_0/IO
                                   net (fanout=1)        0.026      14.786         nt_i2c0_sda      
 J15                                                                       f       i2c0_sda (port)  

 Data arrival time                                                  14.786         Logic Levels: 2  
                                                                                   Logic: 3.110ns(49.984%), Route: 3.112ns(50.016%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.147
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.916       8.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.302       8.331 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.573         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.132       8.705 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.588       9.293         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.135       9.428 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.040      10.468         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMS_38_57/Y0                     td                    0.226      10.694 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        0.798      11.492         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  11.492         Logic Levels: 4  
                                                                                   Logic: 1.004ns(21.883%), Route: 3.584ns(78.117%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.147         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.754      26.901                          
 clock uncertainty                                      -0.150      26.751                          

 Setup time                                             -1.245      25.506                          

 Data required time                                                 25.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.506                          
 Data arrival time                                                 -11.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.147
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.916       8.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.302       8.331 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.573         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.132       8.705 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.588       9.293         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.135       9.428 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.785      10.213         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_41/Y1                     td                    0.307      10.520 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.585      11.105         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  11.105         Logic Levels: 4  
                                                                                   Logic: 1.085ns(25.827%), Route: 3.116ns(74.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.147         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.754      26.901                          
 clock uncertainty                                      -0.150      26.751                          

 Setup time                                             -1.394      25.357                          

 Data required time                                                 25.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.357                          
 Data arrival time                                                 -11.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.147
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.916       8.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.302       8.331 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.573         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.132       8.705 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.588       9.293         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.135       9.428 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.478       9.906         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_80/Y2                     td                    0.227      10.133 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop/Z
                                   net (fanout=1)        1.101      11.234         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  11.234         Logic Levels: 4  
                                                                                   Logic: 1.005ns(23.210%), Route: 3.325ns(76.790%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.147         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.754      26.901                          
 clock uncertainty                                      -0.150      26.751                          

 Setup time                                             -1.248      25.503                          

 Data required time                                                 25.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.503                          
 Data arrival time                                                 -11.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.894
  Launch Clock Delay      :  6.101
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.262       6.101         ntclkbufg_0      
 CLMS_38_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_38_41/Q3                     tco                   0.198       6.299 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.147       6.446         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
 CLMA_38_40/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D

 Data arrival time                                                   6.446         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.391%), Route: 0.147ns(42.609%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.459       6.894         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK
 clock pessimism                                        -0.766       6.128                          
 clock uncertainty                                       0.000       6.128                          

 Hold time                                              -0.003       6.125                          

 Data required time                                                  6.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.125                          
 Data arrival time                                                  -6.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.915
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       6.125         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMS_26_153/Q0                    tco                   0.198       6.323 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.168       6.491         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [1]
 CLMA_30_152/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D

 Data arrival time                                                   6.491         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.098%), Route: 0.168ns(45.902%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.480       6.915         ntclkbufg_0      
 CLMA_30_152/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/CLK
 clock pessimism                                        -0.754       6.161                          
 clock uncertainty                                       0.000       6.161                          

 Hold time                                              -0.003       6.158                          

 Data required time                                                  6.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.158                          
 Data arrival time                                                  -6.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.918
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -0.792

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       6.125         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK

 CLMS_26_153/Q1                    tco                   0.198       6.323 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.140       6.463         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1]
 CLMS_26_153/M0                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D

 Data arrival time                                                   6.463         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.918         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.792       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Hold time                                              -0.003       6.123                          

 Data required time                                                  6.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.123                          
 Data arrival time                                                  -6.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.116
  Launch Clock Delay      :  5.743
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      20.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.034 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.168      24.202         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.139      24.341 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.216      24.557         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.557         Logic Levels: 1  
                                                                                   Logic: 1.430ns(50.817%), Route: 1.384ns(49.183%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277      26.116         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      26.613                          
 clock uncertainty                                      -0.150      26.463                          

 Setup time                                             -0.212      26.251                          

 Data required time                                                 26.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.251                          
 Data arrival time                                                 -24.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.121
  Launch Clock Delay      :  5.743
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      20.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.034 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.168      24.202         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.131      24.333 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      24.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.534         Logic Levels: 1  
                                                                                   Logic: 1.422ns(50.949%), Route: 1.369ns(49.051%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.121         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      26.618                          
 clock uncertainty                                      -0.150      26.468                          

 Setup time                                             -0.223      26.245                          

 Data required time                                                 26.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.245                          
 Data arrival time                                                 -24.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.121
  Launch Clock Delay      :  5.743
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      20.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.034 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.168      24.202         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.131      24.333 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      24.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.534         Logic Levels: 1  
                                                                                   Logic: 1.422ns(50.949%), Route: 1.369ns(49.051%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.121         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      26.618                          
 clock uncertainty                                      -0.150      26.468                          

 Setup time                                             -0.223      26.245                          

 Data required time                                                 26.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.245                          
 Data arrival time                                                 -24.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.910
  Launch Clock Delay      :  5.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.137 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.770      26.907         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.907         Logic Levels: 0  
                                                                                   Logic: 1.030ns(57.222%), Route: 0.770ns(42.778%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      24.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.475      26.910         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497      26.413                          
 clock uncertainty                                       0.150      26.563                          

 Hold time                                              -0.056      26.507                          

 Data required time                                                 26.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.507                          
 Data arrival time                                                 -26.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.909
  Launch Clock Delay      :  5.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.137 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.971      27.108         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.108         Logic Levels: 0  
                                                                                   Logic: 1.030ns(51.474%), Route: 0.971ns(48.526%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      24.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.909         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497      26.412                          
 clock uncertainty                                       0.150      26.562                          

 Hold time                                              -0.044      26.518                          

 Data required time                                                 26.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.518                          
 Data arrival time                                                 -27.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.913
  Launch Clock Delay      :  5.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.137 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.985      27.122         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/D4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.122         Logic Levels: 0  
                                                                                   Logic: 1.030ns(51.117%), Route: 0.985ns(48.883%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      24.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      26.913         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497      26.416                          
 clock uncertainty                                       0.150      26.566                          

 Hold time                                              -0.046      26.520                          

 Data required time                                                 26.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.520                          
 Data arrival time                                                 -27.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.466       6.904         ntclkbufg_2      
 CLMA_70_69/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/CLK

 CLMA_70_69/Q3                     tco                   0.209       7.113 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.614       7.727         u_integration_kit_dbg/awvalid_dmac
 CLMA_70_108/Y3                    td                    0.181       7.908 f       u_integration_kit_dbg/N36_3/gateop/F
                                   net (fanout=1)        1.679       9.587         awvalid_mux      
 HMEMC_16_1/SRB_IOL57_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   9.587         Logic Levels: 1  
                                                                                   Logic: 0.390ns(14.536%), Route: 2.293ns(85.464%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.281      16.122         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.597      16.719                          
 clock uncertainty                                      -0.150      16.569                          

 Setup time                                             -5.162      11.407                          

 Data required time                                                 11.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.407                          
 Data arrival time                                                  -9.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  6.897
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.459       6.897         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   1.881       8.778 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.959       9.737         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.267      10.004 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      10.004         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.083      10.087 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.087         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055      10.142 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      10.142         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.083      10.225 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.225         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.272      10.497 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.515      11.012         _N20             
 CLMA_86_156/Y0                    td                    0.131      11.143 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.244      11.387         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.221      11.608 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.388      11.996         HREADY           
 CLMA_86_168/Y0                    td                    0.139      12.135 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       1.775      13.910         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.143      14.053 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.210      14.263         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE

 Data arrival time                                                  14.263         Logic Levels: 7  
                                                                                   Logic: 3.275ns(44.461%), Route: 4.091ns(55.539%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.291      16.132         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WCLK
 clock pessimism                                         0.597      16.729                          
 clock uncertainty                                      -0.150      16.579                          

 Setup time                                             -0.325      16.254                          

 Data required time                                                 16.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.254                          
 Data arrival time                                                 -14.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  6.897
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.459       6.897         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   1.881       8.778 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.959       9.737         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.267      10.004 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      10.004         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.083      10.087 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.087         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055      10.142 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      10.142         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.083      10.225 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.225         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.272      10.497 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.515      11.012         _N20             
 CLMA_86_156/Y0                    td                    0.131      11.143 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.244      11.387         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.221      11.608 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.388      11.996         HREADY           
 CLMA_86_168/Y0                    td                    0.139      12.135 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       1.775      13.910         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.143      14.053 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.210      14.263         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE

 Data arrival time                                                  14.263         Logic Levels: 7  
                                                                                   Logic: 3.275ns(44.461%), Route: 4.091ns(55.539%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.291      16.132         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WCLK
 clock pessimism                                         0.597      16.729                          
 clock uncertainty                                      -0.150      16.579                          

 Setup time                                             -0.325      16.254                          

 Data required time                                                 16.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.254                          
 Data arrival time                                                 -14.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_27/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.903
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268       6.109         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.197       6.306 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.196       6.502         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_27/gateop/WADM3

 Data arrival time                                                   6.502         Logic Levels: 0  
                                                                                   Logic: 0.197ns(50.127%), Route: 0.196ns(49.873%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.903         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_27/gateop/WCLK
 clock pessimism                                        -0.755       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.313       6.461                          

 Data required time                                                  6.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.461                          
 Data arrival time                                                  -6.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_14/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.903
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268       6.109         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.197       6.306 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.196       6.502         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_14/gateop/WADM3

 Data arrival time                                                   6.502         Logic Levels: 0  
                                                                                   Logic: 0.197ns(50.127%), Route: 0.196ns(49.873%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.903         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_14/gateop/WCLK
 clock pessimism                                        -0.755       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.313       6.461                          

 Data required time                                                  6.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.461                          
 Data arrival time                                                  -6.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_13/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.903
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268       6.109         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.197       6.306 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.196       6.502         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_13/gateop/WADM3

 Data arrival time                                                   6.502         Logic Levels: 0  
                                                                                   Logic: 0.197ns(50.127%), Route: 0.196ns(49.873%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.903         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_13/gateop/WCLK
 clock pessimism                                        -0.755       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.313       6.461                          

 Data required time                                                  6.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.461                          
 Data arrival time                                                  -6.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  3.226
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.497       3.226         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.209       3.435 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.520       3.955         write_en         
                                                         0.221       4.176 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.176         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.083       4.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.055       4.314 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.314         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.305       4.619 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.407       5.026         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_17/Y2                     td                    0.132       5.158 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.520       5.678         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_70_12/COUT                   td                    0.346       6.024 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.024         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_16/Y0                     td                    0.104       6.128 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.463       6.591         _N26             
 CLMA_66_24/B4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.591         Logic Levels: 5  
                                                                                   Logic: 1.455ns(43.239%), Route: 1.910ns(56.761%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.298    1002.809         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.185                          
 clock uncertainty                                      -0.050    1003.135                          

 Setup time                                             -0.073    1003.062                          

 Data required time                                               1003.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.062                          
 Data arrival time                                                  -6.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.471                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.226
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.497       3.226         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.209       3.435 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.520       3.955         write_en         
                                                         0.221       4.176 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.176         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.083       4.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.055       4.314 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.314         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.305       4.619 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.640       5.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_54_17/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.259         Logic Levels: 2  
                                                                                   Logic: 0.873ns(42.941%), Route: 1.160ns(57.059%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.297    1002.808         cmos_pclk_g      
 CLMS_54_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.184                          
 clock uncertainty                                      -0.050    1003.134                          

 Setup time                                             -0.149    1002.985                          

 Data required time                                               1002.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.985                          
 Data arrival time                                                  -5.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.726                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  3.226
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.497       3.226         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.209       3.435 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.520       3.955         write_en         
                                                         0.221       4.176 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.176         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.083       4.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.055       4.314 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.314         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/COUT                   td                    0.083       4.397 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.397         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2555
 CLMA_66_20/Y1                     td                    0.305       4.702 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.451       5.153         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_66_24/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.153         Logic Levels: 3  
                                                                                   Logic: 0.956ns(49.611%), Route: 0.971ns(50.389%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.298    1002.809         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.185                          
 clock uncertainty                                      -0.050    1003.135                          

 Setup time                                             -0.073    1003.062                          

 Data required time                                               1003.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.062                          
 Data arrival time                                                  -5.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.909                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.234
  Launch Clock Delay      :  2.825
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.314       2.825         cmos_pclk_g      
 CLMA_58_5/CLK                                                             r       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_5/Q2                      tco                   0.197       3.022 f       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.203         cmos_16bit_data[6]
 DRM_62_0/DA0[6]                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.505       3.234         cmos_pclk_g      
 DRM_62_0/CLKA[0]                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.858                          
 clock uncertainty                                       0.000       2.858                          

 Hold time                                               0.075       2.933                          

 Data required time                                                  2.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.933                          
 Data arrival time                                                  -3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.291       2.802         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_25/Q2                     tco                   0.197       2.999 f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.182       3.181         cmos_16bit_data[14]
 DRM_62_20/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.181         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.807
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.296       2.807         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q1                     tco                   0.197       3.004 f       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.185         cmos_16bit_data[11]
 DRM_62_20/DA0[3]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.185         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.468       6.906         ntclkbufg_1      
 CLMS_38_33/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_38_33/Q2                     tco                   0.206       7.112 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.317       8.429         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   8.429         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.526%), Route: 1.317ns(86.474%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      16.158         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.597      16.755                          
 clock uncertainty                                      -0.150      16.605                          

 Setup time                                             -5.134      11.471                          

 Data required time                                                 11.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.471                          
 Data arrival time                                                  -8.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  6.893
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.455       6.893         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q0                     tco                   0.206       7.099 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.854       7.953         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.953         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.434%), Route: 0.854ns(80.566%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      16.158         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.597      16.755                          
 clock uncertainty                                      -0.150      16.605                          

 Setup time                                             -5.135      11.470                          

 Data required time                                                 11.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.470                          
 Data arrival time                                                  -7.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.153
  Launch Clock Delay      :  6.952
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.952         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       7.842 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.883       9.725         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.132       9.857 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.640      10.497         u_aq_axi_master/N5
                                                         0.221      10.718 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.718         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.083      10.801 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.801         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.158      10.959 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.532      11.491         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.302      11.793 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.588      12.381         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
 CLMS_78_21/COUT                   td                    0.262      12.643 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.643         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMS_78_25/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  12.643         Logic Levels: 5  
                                                                                   Logic: 2.048ns(35.987%), Route: 3.643ns(64.013%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.312      16.153         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.597      16.750                          
 clock uncertainty                                      -0.150      16.600                          

 Setup time                                             -0.101      16.499                          

 Data required time                                                 16.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.499                          
 Data arrival time                                                 -12.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.952
  Launch Clock Delay      :  6.123
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.282       6.123         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q2                     tco                   0.198       6.321 r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.401       6.722         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.055%), Route: 0.401ns(66.945%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.952         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.597       6.355                          
 clock uncertainty                                       0.000       6.355                          

 Hold time                                               0.114       6.469                          

 Data required time                                                  6.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.469                          
 Data arrival time                                                  -6.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.941
  Launch Clock Delay      :  6.147
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.306       6.147         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK

 CLMA_70_20/Q3                     tco                   0.197       6.344 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.138       6.482         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_70_20/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   6.482         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.503       6.941         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.793       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.028       6.176                          

 Data required time                                                  6.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.176                          
 Data arrival time                                                  -6.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.941
  Launch Clock Delay      :  6.147
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.306       6.147         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK

 CLMA_70_20/Q2                     tco                   0.197       6.344 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/Q
                                   net (fanout=1)        0.138       6.482         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [9]
 CLMA_70_20/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D

 Data arrival time                                                   6.482         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.503       6.941         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -0.793       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.027       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -6.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.112
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.154       9.320         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.312       9.632 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.200       9.832         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.832         Logic Levels: 1  
                                                                                   Logic: 0.518ns(18.036%), Route: 2.354ns(81.964%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.271      16.112         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.497      16.609                          
 clock uncertainty                                      -0.150      16.459                          

 Setup time                                             -0.223      16.236                          

 Data required time                                                 16.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.236                          
 Data arrival time                                                  -9.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.906
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.785       8.145         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.277       8.422 f       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.152       8.574         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             f       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.574         Logic Levels: 1  
                                                                                   Logic: 0.474ns(19.660%), Route: 1.937ns(80.340%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.468       6.906         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.409                          
 clock uncertainty                                       0.150       6.559                          

 Hold time                                              -0.186       6.373                          

 Data required time                                                  6.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.373                          
 Data arrival time                                                  -8.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.802         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       6.238 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.238         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.238         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       6.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.167         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.636       7.803                          
 clock uncertainty                                      -0.150       7.653                          

 Setup time                                             -0.065       7.588                          

 Data required time                                                  7.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.588                          
 Data arrival time                                                  -6.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.802         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       6.238 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.238         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.238         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       6.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.167         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.636       7.803                          
 clock uncertainty                                      -0.150       7.653                          

 Setup time                                             -0.065       7.588                          

 Data required time                                                  7.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.588                          
 Data arrival time                                                  -6.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.802         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       6.238 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.238         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.238         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       6.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.167         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.636       7.803                          
 clock uncertainty                                      -0.150       7.653                          

 Setup time                                             -0.065       7.588                          

 Data required time                                                  7.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.588                          
 Data arrival time                                                  -6.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.823
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.157         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.518 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.518         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.823         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.636       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Hold time                                              -0.043       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.823
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.157         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.518 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.518         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.823         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.636       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Hold time                                              -0.043       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.823
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.157         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.518 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.518         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.823         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.636       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Hold time                                              -0.043       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.242       7.355         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.355         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.341%), Route: 0.242ns(53.659%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       8.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.497       9.604                          
 clock uncertainty                                      -0.150       9.454                          

 Setup time                                             -0.588       8.866                          

 Data required time                                                  8.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.866                          
 Data arrival time                                                  -7.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_77/Q1                     tco                   0.209       7.109 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.239       7.348         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.167       7.515 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.355       7.870         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.870         Logic Levels: 1  
                                                                                   Logic: 0.376ns(38.763%), Route: 0.594ns(61.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       8.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.497       9.604                          
 clock uncertainty                                      -0.150       9.454                          

 Setup time                                             -0.051       9.403                          

 Data required time                                                  9.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.403                          
 Data arrival time                                                  -7.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       7.350         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.350         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.861%), Route: 0.237ns(53.139%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       8.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.497       9.604                          
 clock uncertainty                                      -0.150       9.454                          

 Setup time                                             -0.541       8.913                          

 Data required time                                                  8.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.913                          
 Data arrival time                                                  -7.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.743
  Launch Clock Delay      :  6.112
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.112         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.197       6.309 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.184       6.493         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.493         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.706%), Route: 0.184ns(48.294%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.497       5.246                          
 clock uncertainty                                       0.150       5.396                          

 Hold time                                               0.416       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -6.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.743
  Launch Clock Delay      :  6.112
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.112         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.197       6.309 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.181       6.490         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.490         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.497       5.246                          
 clock uncertainty                                       0.150       5.396                          

 Hold time                                               0.404       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                  -6.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.690                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.743
  Launch Clock Delay      :  6.094
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       6.094         ntclkbufg_0      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q1                     tco                   0.198       6.292 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.348       6.640         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.640         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.264%), Route: 0.348ns(63.736%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.497       5.246                          
 clock uncertainty                                       0.150       5.396                          

 Hold time                                               0.529       5.925                          

 Data required time                                                  5.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.925                          
 Data arrival time                                                  -6.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.209       5.264 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.770       6.034         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.171       6.205 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.454       6.659         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.173       6.832 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.357       7.189         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.131       7.320 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.580       7.900         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.227       8.127 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.586       8.713         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMS_126_29/Y0                    td                    0.310       9.023 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.499       9.522         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28763
 CLMA_118_16/Y0                    td                    0.171       9.693 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.365      10.058         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28766
 CLMA_118_25/D1                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.058         Logic Levels: 6  
                                                                                   Logic: 1.392ns(27.823%), Route: 3.611ns(72.177%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.277    1004.406         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.024                          
 clock uncertainty                                      -0.050    1004.974                          

 Setup time                                             -0.143    1004.831                          

 Data required time                                               1004.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.831                          
 Data arrival time                                                 -10.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.452       5.041         rx_clki_clkbufg  
 CLMA_130_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_130_192/Q3                   tco                   0.206       5.247 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.765       7.012         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_77/Y1                    td                    0.167       7.179 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/gateop_perm/Z
                                   net (fanout=2)        0.365       7.544         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N28292
 CLMA_130_80/Y3                    td                    0.167       7.711 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.371       8.082         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_130_100/Y3                   td                    0.135       8.217 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.361       8.578         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N30326
 CLMS_126_97/Y0                    td                    0.226       8.804 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.359       9.163         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19826
 CLMA_126_100/Y2                   td                    0.227       9.390 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.478       9.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_88/A4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.868         Logic Levels: 5  
                                                                                   Logic: 1.128ns(23.369%), Route: 3.699ns(76.631%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.275    1004.404         rx_clki_clkbufg  
 CLMA_126_88/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.864                          
 clock uncertainty                                      -0.050    1004.814                          

 Setup time                                             -0.071    1004.743                          

 Data required time                                               1004.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.743                          
 Data arrival time                                                  -9.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.209       5.264 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.770       6.034         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.171       6.205 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.454       6.659         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.173       6.832 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.357       7.189         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.131       7.320 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.580       7.900         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.227       8.127 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.446       8.573         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_126_12/Y1                    td                    0.307       8.880 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_2/gateop_perm/Z
                                   net (fanout=1)        0.612       9.492         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28759
 CLMA_118_25/Y2                    td                    0.173       9.665 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.240       9.905         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28767
 CLMA_118_25/D0                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.905         Logic Levels: 6  
                                                                                   Logic: 1.391ns(28.680%), Route: 3.459ns(71.320%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.277    1004.406         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.024                          
 clock uncertainty                                      -0.050    1004.974                          

 Setup time                                             -0.103    1004.871                          

 Data required time                                               1004.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.871                          
 Data arrival time                                                  -9.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.126
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.315       4.444         rx_clki_clkbufg  
 CLMA_130_244/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_130_244/Q2                   tco                   0.197       4.641 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.234       4.875         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr [2]
 CLMA_130_249/A4                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.875         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.537       5.126         rx_clki_clkbufg  
 CLMA_130_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.666                          
 clock uncertainty                                       0.000       4.666                          

 Hold time                                              -0.055       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                  -4.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.130
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.319       4.448         rx_clki_clkbufg  
 CLMS_134_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK

 CLMS_134_245/Q2                   tco                   0.197       4.645 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.234       4.879         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt [9]
 CLMS_134_249/B0                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   4.879         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMS_134_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.460       4.670                          
 clock uncertainty                                       0.000       4.670                          

 Hold time                                              -0.082       4.588                          

 Data required time                                                  4.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.588                          
 Data arrival time                                                  -4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I0
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.130
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.319       4.448         rx_clki_clkbufg  
 CLMS_134_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK

 CLMS_134_245/Q1                   tco                   0.197       4.645 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.237       4.882         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct
 CLMS_134_249/BD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   4.882         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMS_134_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.460       4.670                          
 clock uncertainty                                       0.000       4.670                          

 Hold time                                              -0.088       4.582                          

 Data required time                                                  4.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.582                          
 Data arrival time                                                  -4.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  0.596

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.896         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.206       7.102 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.745       8.847         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS

 Data arrival time                                                   8.847         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.559%), Route: 1.745ns(89.441%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264      26.103         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.596      26.699                          
 clock uncertainty                                      -0.150      26.549                          

 Recovery time                                          -0.212      26.337                          

 Data required time                                                 26.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.337                          
 Data arrival time                                                  -8.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  0.596

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.896         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.206       7.102 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.745       8.847         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS

 Data arrival time                                                   8.847         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.559%), Route: 1.745ns(89.441%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264      26.103         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                         0.596      26.699                          
 clock uncertainty                                      -0.150      26.549                          

 Recovery time                                          -0.212      26.337                          

 Data required time                                                 26.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.337                          
 Data arrival time                                                  -8.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  0.596

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.896         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.206       7.102 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.745       8.847         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS

 Data arrival time                                                   8.847         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.559%), Route: 1.745ns(89.441%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264      26.103         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.596      26.699                          
 clock uncertainty                                      -0.150      26.549                          

 Recovery time                                          -0.212      26.337                          

 Data required time                                                 26.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.337                          
 Data arrival time                                                  -8.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.901
  Launch Clock Delay      :  6.103
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       6.103         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.197       6.300 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.262       6.562         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.092       6.654 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.654         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.654         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.450%), Route: 0.262ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.466       6.901         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.135                          
 clock uncertainty                                       0.000       6.135                          

 Removal time                                            0.000       6.135                          

 Data required time                                                  6.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.135                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.901
  Launch Clock Delay      :  6.103
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       6.103         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.197       6.300 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.262       6.562         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.092       6.654 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.654         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.654         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.450%), Route: 0.262ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.466       6.901         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.135                          
 clock uncertainty                                       0.000       6.135                          

 Removal time                                            0.000       6.135                          

 Data required time                                                  6.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.135                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.901
  Launch Clock Delay      :  6.103
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       6.103         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.197       6.300 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.262       6.562         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.092       6.654 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.654         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.654         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.450%), Route: 0.262ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.466       6.901         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.135                          
 clock uncertainty                                       0.000       6.135                          

 Removal time                                            0.000       6.135                          

 Data required time                                                  6.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.135                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.141
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.669       9.835         SYSRESETn        
 CLMA_86_160/RSCO                  td                    0.094       9.929 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_rfault/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.929         _N141            
 CLMA_86_164/RSCO                  td                    0.078      10.007 r       u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.007         _N140            
 CLMA_86_168/RSCO                  td                    0.078      10.085 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[0]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.085         _N139            
 CLMA_86_172/RSCO                  td                    0.078      10.163 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.163         _N138            
 CLMA_86_176/RSCO                  td                    0.078      10.241 r       u_sd_top/dat_buf[18]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      10.241         _N137            
 CLMA_86_180/RSCO                  td                    0.078      10.319 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.319         _N136            
 CLMA_86_188/RSCO                  td                    0.078      10.397 r       u_sd_top/WR_FINISH/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.397         _N135            
 CLMA_86_192/RSCO                  td                    0.078      10.475 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.475         _N134            
 CLMA_86_196/RSCO                  td                    0.078      10.553 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.553         _N133            
 CLMA_86_200/RSCO                  td                    0.078      10.631 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.631         _N132            
 CLMA_86_204/RSCO                  td                    0.078      10.709 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[15]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.709         _N131            
 CLMA_86_208/RSCO                  td                    0.078      10.787 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.787         _N130            
 CLMA_86_212/RSCO                  td                    0.078      10.865 r       u_sd_top/CTRL[17]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.865         _N129            
 CLMA_86_216/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.865         Logic Levels: 13 
                                                                                   Logic: 1.236ns(31.652%), Route: 2.669ns(68.348%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.300      16.141         ntclkbufg_2      
 CLMA_86_216/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.597      16.738                          
 clock uncertainty                                      -0.150      16.588                          

 Recovery time                                           0.000      16.588                          

 Data required time                                                 16.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.588                          
 Data arrival time                                                 -10.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[13]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.706       9.872         SYSRESETn        
 CLMA_106_88/RSCO                  td                    0.094       9.966 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.966         _N497            
 CLMA_106_92/RSCO                  td                    0.078      10.044 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.044         _N496            
 CLMA_106_96/RSCO                  td                    0.078      10.122 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.122         _N495            
 CLMA_106_100/RSCO                 td                    0.078      10.200 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.200         _N494            
 CLMA_106_104/RSCO                 td                    0.078      10.278 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[11]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.278         _N493            
 CLMA_106_108/RSCO                 td                    0.078      10.356 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.356         _N492            
 CLMA_106_112/RSCO                 td                    0.078      10.434 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[22]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.434         _N491            
 CLMA_106_116/RSCO                 td                    0.078      10.512 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[12]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.512         _N490            
 CLMA_106_120/RSCO                 td                    0.078      10.590 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.590         _N489            
 CLMA_106_124/RSCO                 td                    0.078      10.668 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[31]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.668         _N488            
 CLMA_106_128/RSCO                 td                    0.078      10.746 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.746         _N487            
 CLMA_106_132/RSCO                 td                    0.078      10.824 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.824         _N486            
 CLMA_106_136/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[13]/opit_0_inv/RS

 Data arrival time                                                  10.824         Logic Levels: 12 
                                                                                   Logic: 1.158ns(29.969%), Route: 2.706ns(70.031%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.301      16.142         ntclkbufg_2      
 CLMA_106_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[13]/opit_0_inv/CLK
 clock pessimism                                         0.597      16.739                          
 clock uncertainty                                      -0.150      16.589                          

 Recovery time                                           0.000      16.589                          

 Data required time                                                 16.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.589                          
 Data arrival time                                                 -10.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[8]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.706       9.872         SYSRESETn        
 CLMA_106_88/RSCO                  td                    0.094       9.966 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.966         _N497            
 CLMA_106_92/RSCO                  td                    0.078      10.044 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.044         _N496            
 CLMA_106_96/RSCO                  td                    0.078      10.122 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.122         _N495            
 CLMA_106_100/RSCO                 td                    0.078      10.200 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.200         _N494            
 CLMA_106_104/RSCO                 td                    0.078      10.278 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[11]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.278         _N493            
 CLMA_106_108/RSCO                 td                    0.078      10.356 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.356         _N492            
 CLMA_106_112/RSCO                 td                    0.078      10.434 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[22]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.434         _N491            
 CLMA_106_116/RSCO                 td                    0.078      10.512 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[12]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.512         _N490            
 CLMA_106_120/RSCO                 td                    0.078      10.590 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.590         _N489            
 CLMA_106_124/RSCO                 td                    0.078      10.668 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[31]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.668         _N488            
 CLMA_106_128/RSCO                 td                    0.078      10.746 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.746         _N487            
 CLMA_106_132/RSCO                 td                    0.078      10.824 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.824         _N486            
 CLMA_106_136/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[8]/opit_0_inv/RS

 Data arrival time                                                  10.824         Logic Levels: 12 
                                                                                   Logic: 1.158ns(29.969%), Route: 2.706ns(70.031%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.301      16.142         ntclkbufg_2      
 CLMA_106_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[8]/opit_0_inv/CLK
 clock pessimism                                         0.597      16.739                          
 clock uncertainty                                      -0.150      16.589                          

 Recovery time                                           0.000      16.589                          

 Data required time                                                 16.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.589                          
 Data arrival time                                                 -10.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.943
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.375       6.735         SYSRESETn        
 CLMS_46_241/RSCO                  td                    0.092       6.827 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.827         _N1000           
 CLMS_46_245/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.827         Logic Levels: 1  
                                                                                   Logic: 0.289ns(43.524%), Route: 0.375ns(56.476%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.505       6.943         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.597       6.346                          
 clock uncertainty                                       0.000       6.346                          

 Removal time                                            0.000       6.346                          

 Data required time                                                  6.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.346                          
 Data arrival time                                                  -6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[18]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.960
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.770

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.156       6.516         SYSRESETn        
 CLMA_42_253/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[18]/opit_0_inv/RS

 Data arrival time                                                   6.516         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_253/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[18]/opit_0_inv/CLK
 clock pessimism                                        -0.770       6.190                          
 clock uncertainty                                       0.000       6.190                          

 Removal time                                           -0.186       6.004                          

 Data required time                                                  6.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.004                          
 Data arrival time                                                  -6.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[17]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.960
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.770

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.156       6.516         SYSRESETn        
 CLMA_42_253/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[17]/opit_0_inv/RS

 Data arrival time                                                   6.516         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_253/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[17]/opit_0_inv/CLK
 clock pessimism                                        -0.770       6.190                          
 clock uncertainty                                       0.000       6.190                          

 Removal time                                           -0.186       6.004                          

 Data required time                                                  6.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.004                          
 Data arrival time                                                  -6.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.116
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.206       7.106 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.602       9.708         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.143       9.851 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.620      10.471         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.471         Logic Levels: 1  
                                                                                   Logic: 0.349ns(9.773%), Route: 3.222ns(90.227%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.275      16.116         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.497      16.613                          
 clock uncertainty                                      -0.150      16.463                          

 Recovery time                                          -0.212      16.251                          

 Data required time                                                 16.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.251                          
 Data arrival time                                                 -10.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.116
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.206       7.106 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.602       9.708         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.143       9.851 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.620      10.471         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.471         Logic Levels: 1  
                                                                                   Logic: 0.349ns(9.773%), Route: 3.222ns(90.227%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.275      16.116         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.497      16.613                          
 clock uncertainty                                      -0.150      16.463                          

 Recovery time                                          -0.212      16.251                          

 Data required time                                                 16.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.251                          
 Data arrival time                                                 -10.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.111
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.206       7.106 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.602       9.708         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.143       9.851 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.620      10.471         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.102      10.573 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.573         _N459            
 CLMS_38_301/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.573         Logic Levels: 2  
                                                                                   Logic: 0.451ns(12.279%), Route: 3.222ns(87.721%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.270      16.111         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.497      16.608                          
 clock uncertainty                                      -0.150      16.458                          

 Recovery time                                           0.000      16.458                          

 Data required time                                                 16.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.458                          
 Data arrival time                                                 -10.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.908
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.107         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.198       6.305 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.970       8.275         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.126       8.401 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486       8.887         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.092       8.979 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.979         _N459            
 CLMS_38_301/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.979         Logic Levels: 2  
                                                                                   Logic: 0.416ns(14.485%), Route: 2.456ns(85.515%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.470       6.908         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.497       6.411                          
 clock uncertainty                                       0.150       6.561                          

 Removal time                                            0.000       6.561                          

 Data required time                                                  6.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.561                          
 Data arrival time                                                  -8.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.913
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.107         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.198       6.305 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.970       8.275         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.126       8.401 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486       8.887         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.887         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.655%), Route: 2.456ns(88.345%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.475       6.913         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.497       6.416                          
 clock uncertainty                                       0.150       6.566                          

 Removal time                                           -0.195       6.371                          

 Data required time                                                  6.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.371                          
 Data arrival time                                                  -8.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.913
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.107         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.198       6.305 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.970       8.275         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.126       8.401 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486       8.887         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.887         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.655%), Route: 2.456ns(88.345%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.475       6.913         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.497       6.416                          
 clock uncertainty                                       0.150       6.566                          

 Removal time                                           -0.195       6.371                          

 Data required time                                                  6.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.371                          
 Data arrival time                                                  -8.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.516                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.156
  Launch Clock Delay      :  6.938
  Clock Pessimism Removal :  0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.938         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.209       7.147 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.605       7.752         frame_read_write_m0/write_fifo_aclr
 CLMA_70_13/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.676%), Route: 0.605ns(74.324%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.315      16.156         ntclkbufg_1      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.755      16.911                          
 clock uncertainty                                      -0.150      16.761                          

 Recovery time                                          -0.223      16.538                          

 Data required time                                                 16.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.538                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.786                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.156
  Launch Clock Delay      :  6.938
  Clock Pessimism Removal :  0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.938         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.209       7.147 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.605       7.752         frame_read_write_m0/write_fifo_aclr
 CLMA_70_13/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.676%), Route: 0.605ns(74.324%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.315      16.156         ntclkbufg_1      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.755      16.911                          
 clock uncertainty                                      -0.150      16.761                          

 Recovery time                                          -0.223      16.538                          

 Data required time                                                 16.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.538                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.786                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.161
  Launch Clock Delay      :  6.938
  Clock Pessimism Removal :  0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.938         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.206       7.144 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.603       7.747         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.747         Logic Levels: 0  
                                                                                   Logic: 0.206ns(25.464%), Route: 0.603ns(74.536%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.320      16.161         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.755      16.916                          
 clock uncertainty                                      -0.150      16.766                          

 Recovery time                                          -0.212      16.554                          

 Data required time                                                 16.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.554                          
 Data arrival time                                                  -7.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.946
  Launch Clock Delay      :  6.145
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       6.145         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.198       6.343 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.351       6.694         frame_read_write_m0/write_fifo_aclr
 CLMS_78_21/RSCO                   td                    0.092       6.786 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.786         _N1138           
 CLMS_78_25/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   6.786         Logic Levels: 1  
                                                                                   Logic: 0.290ns(45.242%), Route: 0.351ns(54.758%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.508       6.946         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.755       6.191                          
 clock uncertainty                                       0.000       6.191                          

 Removal time                                            0.000       6.191                          

 Data required time                                                  6.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.191                          
 Data arrival time                                                  -6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.595                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.947
  Launch Clock Delay      :  6.145
  Clock Pessimism Removal :  -0.767

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       6.145         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.197       6.342 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.262       6.604         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.509       6.947         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.767       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                           -0.186       5.994                          

 Data required time                                                  5.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.994                          
 Data arrival time                                                  -6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.947
  Launch Clock Delay      :  6.145
  Clock Pessimism Removal :  -0.767

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       6.145         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.197       6.342 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.262       6.604         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.509       6.947         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.767       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                           -0.186       5.994                          

 Data required time                                                  5.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.994                          
 Data arrival time                                                  -6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.496       9.662         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.094       9.756 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.756         _N70             
 CLMA_58_4/RSCO                    td                    0.078       9.834 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.834         _N69             
 CLMA_58_8/RSCO                    td                    0.078       9.912 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.912         _N68             
 CLMA_58_12/RSCO                   td                    0.078       9.990 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.990         _N67             
 CLMA_58_16/RSCO                   td                    0.078      10.068 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.068         _N66             
 CLMA_58_20/RSCO                   td                    0.078      10.146 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.146         _N65             
 CLMA_58_24/RSCO                   td                    0.078      10.224 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.224         _N64             
 CLMA_58_28/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.224         Logic Levels: 7  
                                                                                   Logic: 0.768ns(23.529%), Route: 2.496ns(76.471%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.286      16.127         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.497      16.624                          
 clock uncertainty                                      -0.150      16.474                          

 Recovery time                                           0.000      16.474                          

 Data required time                                                 16.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.474                          
 Data arrival time                                                 -10.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.496       9.662         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.094       9.756 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.756         _N70             
 CLMA_58_4/RSCO                    td                    0.078       9.834 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.834         _N69             
 CLMA_58_8/RSCO                    td                    0.078       9.912 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.912         _N68             
 CLMA_58_12/RSCO                   td                    0.078       9.990 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.990         _N67             
 CLMA_58_16/RSCO                   td                    0.078      10.068 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.068         _N66             
 CLMA_58_20/RSCO                   td                    0.078      10.146 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.146         _N65             
 CLMA_58_24/RSCO                   td                    0.078      10.224 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.224         _N64             
 CLMA_58_28/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.224         Logic Levels: 7  
                                                                                   Logic: 0.768ns(23.529%), Route: 2.496ns(76.471%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.286      16.127         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.497      16.624                          
 clock uncertainty                                      -0.150      16.474                          

 Recovery time                                           0.000      16.474                          

 Data required time                                                 16.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.474                          
 Data arrival time                                                 -10.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.496       9.662         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.094       9.756 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.756         _N70             
 CLMA_58_4/RSCO                    td                    0.078       9.834 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.834         _N69             
 CLMA_58_8/RSCO                    td                    0.078       9.912 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.912         _N68             
 CLMA_58_12/RSCO                   td                    0.078       9.990 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.990         _N67             
 CLMA_58_16/RSCO                   td                    0.078      10.068 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.068         _N66             
 CLMA_58_20/RSCO                   td                    0.078      10.146 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.146         _N65             
 CLMA_58_24/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.146         Logic Levels: 6  
                                                                                   Logic: 0.690ns(21.657%), Route: 2.496ns(78.343%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.291      16.132         ntclkbufg_1      
 CLMA_58_24/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.497      16.629                          
 clock uncertainty                                      -0.150      16.479                          

 Recovery time                                           0.000      16.479                          

 Data required time                                                 16.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.479                          
 Data arrival time                                                 -10.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.884
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.586       7.946         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.946         Logic Levels: 0  
                                                                                   Logic: 0.197ns(11.049%), Route: 1.586ns(88.951%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.446       6.884         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.387                          
 clock uncertainty                                       0.150       6.537                          

 Removal time                                           -0.186       6.351                          

 Data required time                                                  6.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.351                          
 Data arrival time                                                  -7.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.884
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.586       7.946         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.946         Logic Levels: 0  
                                                                                   Logic: 0.197ns(11.049%), Route: 1.586ns(88.951%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.446       6.884         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.387                          
 clock uncertainty                                       0.150       6.537                          

 Removal time                                           -0.186       6.351                          

 Data required time                                                  6.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.351                          
 Data arrival time                                                  -7.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.904
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.627       7.987         SYSRESETn        
 CLMA_30_81/RS                                                             f       u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.987         Logic Levels: 0  
                                                                                   Logic: 0.197ns(10.800%), Route: 1.627ns(89.200%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.466       6.904         ntclkbufg_1      
 CLMA_30_81/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.407                          
 clock uncertainty                                       0.150       6.557                          

 Removal time                                           -0.186       6.371                          

 Data required time                                                  6.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.371                          
 Data arrival time                                                  -7.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  5.069
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.209       5.278 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.518         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.143       5.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      2.454       8.115         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.115         Logic Levels: 1  
                                                                                   Logic: 0.352ns(11.556%), Route: 2.694ns(88.444%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285    1004.414         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.874                          
 clock uncertainty                                      -0.050    1004.824                          

 Recovery time                                          -0.212    1004.612                          

 Data required time                                               1004.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.612                          
 Data arrival time                                                  -8.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  5.069
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.209       5.278 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.518         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.143       5.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      2.454       8.115         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.115         Logic Levels: 1  
                                                                                   Logic: 0.352ns(11.556%), Route: 2.694ns(88.444%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285    1004.414         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.874                          
 clock uncertainty                                      -0.050    1004.824                          

 Recovery time                                          -0.212    1004.612                          

 Data required time                                               1004.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.612                          
 Data arrival time                                                  -8.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  5.069
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.209       5.278 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.518         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.143       5.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      2.454       8.115         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.115         Logic Levels: 1  
                                                                                   Logic: 0.352ns(11.556%), Route: 2.694ns(88.444%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285    1004.414         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.874                          
 clock uncertainty                                      -0.050    1004.824                          

 Recovery time                                          -0.212    1004.612                          

 Data required time                                               1004.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.612                          
 Data arrival time                                                  -8.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[3]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283       4.412         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.197       4.609 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       4.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.156       5.000 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.278       5.278         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.092       5.370 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.370         _N1228           
 CLMA_102_224/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[3]/opit_0/RS

 Data arrival time                                                   5.370         Logic Levels: 2  
                                                                                   Logic: 0.445ns(46.451%), Route: 0.513ns(53.549%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[3]/opit_0/CLK
 clock pessimism                                        -0.618       4.463                          
 clock uncertainty                                       0.000       4.463                          

 Removal time                                            0.000       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -5.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283       4.412         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.197       4.609 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       4.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.156       5.000 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.278       5.278         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.092       5.370 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.370         _N1228           
 CLMA_102_224/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/RS

 Data arrival time                                                   5.370         Logic Levels: 2  
                                                                                   Logic: 0.445ns(46.451%), Route: 0.513ns(53.549%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/CLK
 clock pessimism                                        -0.618       4.463                          
 clock uncertainty                                       0.000       4.463                          

 Removal time                                            0.000       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -5.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283       4.412         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.197       4.609 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       4.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.156       5.000 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.278       5.278         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.092       5.370 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.370         _N1228           
 CLMA_102_224/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS

 Data arrival time                                                   5.370         Logic Levels: 2  
                                                                                   Logic: 0.445ns(46.451%), Route: 0.513ns(53.549%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/CLK
 clock pessimism                                        -0.618       4.463                          
 clock uncertainty                                       0.000       4.463                          

 Removal time                                            0.000       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -5.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.966         ntclkbufg_2      
 CLMA_14_269/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_14_269/Q2                    tco                   0.209       7.175 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.233       7.408         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_18_268/Y2                    td                    0.308       7.716 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.239       7.955         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N30349
 CLMA_18_268/Y1                    td                    0.135       8.090 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.470       8.560         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_14_289/Y0                    td                    0.131       8.691 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.597       9.288         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_276/Y3                    td                    0.143       9.431 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.022      10.453         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      10.534 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.534         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      12.563 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      12.653         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  12.653         Logic Levels: 6  
                                                                                   Logic: 3.036ns(53.385%), Route: 2.651ns(46.615%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.505       6.943         ntclkbufg_2      
 CLMA_82_220/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_220/Q1                    tco                   0.209       7.152 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.362       7.514         p0_out[1]        
 CLMS_78_217/Y2                    td                    0.279       7.793 f       N5_1/gateop_perm/Z
                                   net (fanout=1)        2.219      10.012         nt_LED[1]        
 IOL_151_113/DO                    td                    0.081      10.093 f       LED_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      10.093         LED_obuf[1]/ntO  
 IOBS_152_113/PAD                  td                    1.952      12.045 f       LED_obuf[1]/opit_0/O
                                   net (fanout=1)        0.168      12.213         LED[1]           
 V10                                                                       f       LED[1] (port)    

 Data arrival time                                                  12.213         Logic Levels: 3  
                                                                                   Logic: 2.521ns(47.837%), Route: 2.749ns(52.163%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : i2c0_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.489       6.927         ntclkbufg_2      
 CLMA_22_296/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK

 CLMA_22_296/Q0                    tco                   0.206       7.133 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        2.895      10.028         sda_pad_o        
 IOL_151_210/TO                    td                    0.081      10.109 f       i2c0_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      10.109         i2c0_sda_tri/ntT 
 IOBD_152_210/PAD                  tse                   2.029      12.138 f       i2c0_sda_tri/opit_0/IO
                                   net (fanout=1)        0.026      12.164         nt_i2c0_sda      
 J15                                                                       f       i2c0_sda (port)  

 Data arrival time                                                  12.164         Logic Levels: 2  
                                                                                   Logic: 2.316ns(44.224%), Route: 2.921ns(55.776%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 35.000 sec
Action report_timing: CPU time elapsed is 33.109 sec
Current time: Wed Jun  9 21:02:22 2021
Action report_timing: Peak memory pool usage is 645,439,488 bytes
Report timing is finished successfully.
