0.7
2020.2
Nov 18 2020
09:47:47
L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv,1701269985,systemVerilog,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/sync_lifo.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv;L:/Projects/GPIO_module/GPIO_module.srcs/sources_1/new/GPIO_module.sv;L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v,,$unit_Atfox_exTensible_Interface_sv;Atfox_exTensible_Interface,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1702405829,verilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v,,clk_wiz_0,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1702405829,verilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.sim/Dual_core_mcu_tb/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/RF_module_3modules/waiting_module.v,1694606230,verilog,,,,waiting_module,,uvm,../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v,1701325694,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv,,real_time,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/sync_lifo.sv,1701253488,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv,,sync_lifo,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv,1702495668,systemVerilog,,,,Dual_core_mcu_tb,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v,1702484577,systemVerilog,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/fifo_advanced_module.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv;L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv;L:/Projects/LIFO_module/LIFO_module.srcs/sources_1/new/LIFO_module.sv;L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv;L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,L:/Projects/GPIO_module/GPIO_module.srcs/sources_1/new/GPIO_module.sv,,Dual_core_mcu,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v,1702369873,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v,,Multi_processor_manager,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v,1702353722,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/configuration.vh,Processor,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v,1701265886,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v,,pram_consistency,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv,1701357878,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/configuration.vh,alu,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/configuration.vh,1699440805,verilog,,,,,,,,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv,1702402572,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv,,external_INT_handler,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/fifo_advanced_module.sv,1699443342,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv,,fifo_advanced_module,,uvm,../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv,1700637562,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv,,Interrupt_controller,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv,1701358829,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv,,ram,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv,1701358684,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v,,ram_pm,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv,1701265188,systemVerilog,,L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv,,Registers_management,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv,1701893717,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,,timer_INT_handler,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/GPIO_module/GPIO_module.srcs/sources_1/new/GPIO_module.sv,1700730077,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v,,GPIO_module,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/RAM_peripheral/RAM_peripheral.srcs/sources_1/imports/new/edge_detector.v,1693332372,verilog,,L:/Projects/UART_module/UART_module.srcs/sources_1/imports/RF_Transceiver-main/fifo_module.v,,edge_detector,,uvm,../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/UART_module/UART_module.srcs/sources_1/imports/RF_Transceiver-main/fifo_module.v,1694872436,verilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v,,fifo_module,,uvm,../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv,1700635873,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/sync_lifo.sv,,sync_fifo,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v,1701247346,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v,,RX_controller,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v,1701266255,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv,,TX_controller,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv,1702497421,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv,,baudrate_generator,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v,1700257997,verilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/RF_module_3modules/waiting_module.v,,edgedet,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,1700731297,systemVerilog,,L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv,,uart_peripheral,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
