

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue Jul 11 11:48:05 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.819 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21636|    21636| 0.216 ms | 0.216 ms |  21636|  21636|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop  |    21634|    21634|         4|          1|          1|  21632|    yes   |
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|     569|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|      66|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     165|    -|
|Register         |        0|      -|     344|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     410|     864|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |cnn_fcmp_32ns_32neOg_U13  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  66|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |Total                     |                      |        0|      0|  66|  66|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5ng8j_U14  |cnn_mac_muladd_5ng8j  | i0 + i1 * i2 |
    |cnn_mac_muladd_6nhbi_U15  |cnn_mac_muladd_6nhbi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_2_fu_658_p2      |     +    |      0|  0|  17|          10|           1|
    |add_ln15_2_fu_644_p2      |     +    |      0|  0|  15|           7|           1|
    |add_ln19_fu_630_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln29_2_fu_576_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln32_2_fu_762_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln39_3_fu_724_p2      |     +    |      0|  0|  21|          14|          14|
    |add_ln9_fu_266_p2         |     +    |      0|  0|  22|          15|           1|
    |c_fu_468_p2               |     +    |      0|  0|  13|           1|           4|
    |f_fu_272_p2               |     +    |      0|  0|  15|           1|           6|
    |i_fu_254_p2               |     +    |      0|  0|  15|           5|           5|
    |j_fu_741_p2               |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_624_p2             |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_534_p2             |     +    |      0|  0|  10|           1|           2|
    |r_fu_380_p2               |     +    |      0|  0|  13|           1|           4|
    |and_ln12_4_fu_450_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln12_5_fu_456_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln12_6_fu_462_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln12_fu_436_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln15_3_fu_522_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln15_4_fu_528_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln15_fu_508_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln32_10_fu_362_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_11_fu_374_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_2_fu_866_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln32_7_fu_318_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln32_8_fu_338_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln32_9_fu_350_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln32_fu_860_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln37_fu_618_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_278_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln15_fu_368_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln19_fu_356_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln22_fu_344_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln32_4_fu_830_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_5_fu_842_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln32_6_fu_848_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_fu_824_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln37_2_fu_612_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln37_3_fu_590_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln37_fu_332_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln9_fu_260_p2        |   icmp   |      0|  0|  13|          15|          15|
    |or_ln12_2_fu_430_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln12_fu_386_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln15_2_fu_480_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln15_fu_474_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_546_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_540_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln24_fu_776_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln32_2_fu_854_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln32_fu_836_p2         |    or    |      0|  0|   2|           1|           1|
    |grp_fu_237_p1             |  select  |      0|  0|  32|           1|          32|
    |max_2_fu_872_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln12_10_fu_664_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln12_6_fu_408_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln12_7_fu_416_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln12_8_fu_689_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln12_9_fu_442_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln12_fu_392_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln15_5_fu_703_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln15_6_fu_494_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln15_7_fu_514_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln15_8_fu_650_p3   |  select  |      0|  0|   7|           1|           1|
    |select_ln15_fu_486_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln19_10_fu_636_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln19_6_fu_564_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln19_7_fu_582_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln19_8_fu_596_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln19_9_fu_604_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln19_fu_552_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln32_5_fu_292_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln32_6_fu_300_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln32_7_fu_324_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln32_fu_284_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln12_fu_424_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln15_fu_502_p2        |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_308_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 569|         247|         261|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_184_p4    |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_140_p4    |   9|          2|    6|         12|
    |ap_phi_mux_max_4_phi_fu_218_p4  |   9|          2|   32|         64|
    |ap_phi_mux_r_0_phi_fu_162_p4    |   9|          2|    4|          8|
    |c_0_reg_180                     |   9|          2|    4|          8|
    |f_0_reg_136                     |   9|          2|    6|         12|
    |indvar_flatten117_reg_125       |   9|          2|   15|         30|
    |indvar_flatten24_reg_169        |   9|          2|    7|         14|
    |indvar_flatten63_reg_147        |   9|          2|   10|         20|
    |indvar_flatten_reg_192          |   9|          2|    4|          8|
    |max_4_reg_214                   |   9|          2|   32|         64|
    |mpc_0_reg_226                   |   9|          2|    2|          4|
    |mpr_0_reg_203                   |   9|          2|    2|          4|
    |r_0_reg_158                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 165|         36|  135|        272|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln12_6_reg_924                       |   1|   0|    1|          0|
    |and_ln37_reg_961                         |   1|   0|    1|          0|
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |c_0_reg_180                              |   4|   0|    4|          0|
    |c_reg_929                                |   4|   0|    4|          0|
    |f_0_reg_136                              |   6|   0|    6|          0|
    |icmp_ln9_reg_897                         |   1|   0|    1|          0|
    |indvar_flatten117_reg_125                |  15|   0|   15|          0|
    |indvar_flatten24_reg_169                 |   7|   0|    7|          0|
    |indvar_flatten63_reg_147                 |  10|   0|   10|          0|
    |indvar_flatten_reg_192                   |   4|   0|    4|          0|
    |max_4_reg_214                            |  32|   0|   32|          0|
    |max_pool_out_addr_reg_985                |  13|   0|   13|          0|
    |max_pool_out_addr_reg_985_pp0_iter2_reg  |  13|   0|   13|          0|
    |max_reg_1002                             |  32|   0|   32|          0|
    |mpc_0_reg_226                            |   2|   0|    2|          0|
    |mpr_0_reg_203                            |   2|   0|    2|          0|
    |or_ln12_reg_913                          |   1|   0|    1|          0|
    |r_0_reg_158                              |   4|   0|    4|          0|
    |select_ln12_7_reg_918                    |   4|   0|    4|          0|
    |select_ln15_6_reg_934                    |   4|   0|    4|          0|
    |select_ln19_6_reg_946                    |   1|   0|    1|          0|
    |select_ln19_6_reg_946_pp0_iter1_reg      |   1|   0|    1|          0|
    |select_ln19_7_reg_951                    |   5|   0|    5|          0|
    |select_ln19_reg_940                      |   2|   0|    2|          0|
    |select_ln19_reg_940_pp0_iter1_reg        |   2|   0|    2|          0|
    |select_ln24_reg_995                      |  32|   0|   32|          0|
    |select_ln32_5_reg_906                    |   6|   0|    6|          0|
    |and_ln37_reg_961                         |  64|  32|    1|          0|
    |icmp_ln9_reg_897                         |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 344|  64|  218|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|conv_out_address0      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   13|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

