static int F_1 ( int V_1 )\r\n{\r\nint V_2 , V_3 ;\r\nunsigned long V_4 ;\r\nif ( V_1 == 0 )\r\nreturn V_5 ;\r\nif ( V_1 > 44100 )\r\nV_1 = 44100 ;\r\nif ( V_1 < 5000 )\r\nV_1 = 5000 ;\r\nif ( V_6 & 2 )\r\n{\r\nV_2 = ( ( V_7 / 2 ) + ( V_1 / 2 ) ) / V_1 ;\r\nV_1 = ( ( V_7 / 2 ) + ( V_2 / 2 ) ) / V_2 ;\r\n}\r\nelse\r\n{\r\nV_2 = ( V_7 + ( V_1 / 2 ) ) / V_1 ;\r\nV_1 = ( V_7 + ( V_2 / 2 ) ) / V_2 ;\r\n}\r\nV_5 = V_1 ;\r\nV_3 = F_2 ( 0x0B8A ) ;\r\n#if ! V_8 V_9\r\nV_3 &= 0xe0 ;\r\nif ( V_5 >= 2 * 17897 )\r\nV_3 |= 0x01 ;\r\nelse if ( V_5 >= 2 * 15909 )\r\nV_3 |= 0x02 ;\r\nelse if ( V_5 >= 2 * 11931 )\r\nV_3 |= 0x09 ;\r\nelse if ( V_5 >= 2 * 8948 )\r\nV_3 |= 0x11 ;\r\nelse if ( V_5 >= 2 * 5965 )\r\nV_3 |= 0x19 ;\r\nelse if ( V_5 >= 2 * 2982 )\r\nV_3 |= 0x04 ;\r\nV_10 = V_3 ;\r\n#endif\r\nF_3 ( & V_11 , V_4 ) ;\r\nF_4 ( V_3 & ~ ( 0x40 | 0x80 ) , 0x0B8A ) ;\r\nF_4 ( 0x00 | 0x30 | 0x04 , 0x138B ) ;\r\nF_4 ( V_2 & 0xff , 0x1388 ) ;\r\nF_4 ( ( V_2 >> 8 ) & 0xff , 0x1388 ) ;\r\nF_4 ( V_3 , 0x0B8A ) ;\r\nF_5 ( & V_11 , V_4 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_6 ( int V_1 )\r\n{\r\nif ( ( V_1 != 1 ) && ( V_1 != 2 ) )\r\nreturn V_6 ;\r\nif ( V_1 != V_6 )\r\n{\r\nF_4 ( F_2 ( 0xF8A ) ^ 0x20 , 0xF8A ) ;\r\nV_6 = V_1 ;\r\nF_1 ( V_5 ) ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_7 ( int V_1 )\r\n{\r\nif ( V_1 == 0 )\r\nreturn V_12 ;\r\nif ( ( V_1 & V_13 ) != V_1 )\r\nreturn V_12 ;\r\nif ( V_1 != V_12 )\r\n{\r\nF_4 ( F_2 ( 0x8389 ) ^ 0x04 , 0x8389 ) ;\r\nV_12 = V_1 ;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic int F_8 ( int V_14 , unsigned int V_15 , void T_1 * V_1 )\r\n{\r\nint V_16 , V_17 ;\r\nint T_1 * V_18 = V_1 ;\r\nF_9 ( F_10 ( L_1 , V_15 , V_1 ) ) ;\r\nswitch ( V_15 )\r\n{\r\ncase V_19 :\r\nif ( F_11 ( V_16 , V_18 ) )\r\nreturn - V_20 ;\r\nV_17 = F_1 ( V_16 ) ;\r\nbreak;\r\ncase V_21 :\r\nV_17 = V_5 ;\r\nbreak;\r\ncase V_22 :\r\nif ( F_11 ( V_16 , V_18 ) )\r\nreturn - V_20 ;\r\nV_17 = F_6 ( V_16 + 1 ) - 1 ;\r\nbreak;\r\ncase V_23 :\r\nif ( F_11 ( V_16 , V_18 ) )\r\nreturn - V_20 ;\r\nV_17 = F_6 ( V_16 ) ;\r\nbreak;\r\ncase V_24 :\r\nV_17 = V_6 ;\r\nbreak;\r\ncase V_25 :\r\nif ( F_11 ( V_16 , V_18 ) )\r\nreturn - V_20 ;\r\nV_17 = F_7 ( V_16 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_17 = V_12 ;\r\nbreak;\r\ndefault:\r\nreturn - V_27 ;\r\n}\r\nreturn F_12 ( V_17 , V_18 ) ;\r\n}\r\nstatic void F_13 ( int V_14 )\r\n{\r\nF_9 ( F_10 ( L_2 ) ) ;\r\nF_4 ( F_2 ( 0xF8A ) & ~ 0x40 , 0xF8A ) ;\r\n}\r\nstatic int F_14 ( int V_14 , int V_28 )\r\n{\r\nint V_29 ;\r\nunsigned long V_4 ;\r\nF_9 ( F_10 ( L_3 , V_28 ) ) ;\r\nF_3 ( & V_11 , V_4 ) ;\r\nif ( V_30 )\r\n{\r\nF_5 ( & V_11 , V_4 ) ;\r\nreturn - V_31 ;\r\n}\r\nV_30 = 1 ;\r\nF_5 ( & V_11 , V_4 ) ;\r\nif ( ( V_29 = F_15 ( V_32 ) ) < 0 )\r\nreturn V_29 ;\r\nV_33 = 0 ;\r\nV_34 = V_28 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( int V_14 )\r\n{\r\nunsigned long V_4 ;\r\nF_9 ( F_10 ( L_4 ) ) ;\r\nF_3 ( & V_11 , V_4 ) ;\r\nF_13 ( V_14 ) ;\r\nF_17 ( V_32 ) ;\r\nV_35 = V_36 ;\r\nV_30 = 0 ;\r\nF_5 ( & V_11 , V_4 ) ;\r\n}\r\nstatic void F_18 ( int V_14 , unsigned long V_37 , int V_38 ,\r\nint V_39 )\r\n{\r\nunsigned long V_4 , V_40 ;\r\nF_9 ( F_10 ( L_5 , V_37 , V_38 ) ) ;\r\nV_40 = V_38 ;\r\nif ( V_41 [ V_14 ] -> V_42 -> V_43 > 3 )\r\nV_40 >>= 1 ;\r\nif ( V_41 [ V_14 ] -> V_4 & V_44 &&\r\nV_39 &&\r\nV_40 == V_33 )\r\nreturn;\r\nF_3 ( & V_11 , V_4 ) ;\r\nF_4 ( F_2 ( 0xF8A ) & ~ 0x40 ,\r\n0xF8A ) ;\r\nif ( V_41 [ V_14 ] -> V_42 -> V_43 > 3 )\r\nV_38 >>= 1 ;\r\nif ( V_38 != V_33 )\r\n{\r\nF_4 ( F_2 ( 0x0B8A ) & ~ 0x80 , 0x0B8A ) ;\r\nF_4 ( 0x40 | 0x30 | 0x04 , 0x138B ) ;\r\nF_4 ( V_38 & 0xff , 0x1389 ) ;\r\nF_4 ( ( V_38 >> 8 ) & 0xff , 0x1389 ) ;\r\nF_4 ( F_2 ( 0x0B8A ) | 0x80 , 0x0B8A ) ;\r\nV_33 = V_38 ;\r\n}\r\nF_4 ( F_2 ( 0x0B8A ) | 0x80 | 0x40 , 0x0B8A ) ;\r\n#ifdef F_19\r\nF_4 ( F_2 ( 0xF8A ) | 0x40 | 0x10 , 0xF8A ) ;\r\n#endif\r\nV_35 = V_45 ;\r\nF_5 ( & V_11 , V_4 ) ;\r\n}\r\nstatic void F_20 ( int V_14 , unsigned long V_37 , int V_38 ,\r\nint V_39 )\r\n{\r\nunsigned long V_4 ;\r\nint V_40 ;\r\nF_9 ( F_10 ( L_6 , V_37 , V_38 ) ) ;\r\nV_40 = V_38 ;\r\nif ( V_41 [ V_14 ] -> V_42 -> V_43 > 3 )\r\nV_40 >>= 1 ;\r\nif ( V_41 [ V_46 ] -> V_4 & V_44 &&\r\nV_39 &&\r\nV_40 == V_33 )\r\nreturn;\r\nF_3 ( & V_11 , V_4 ) ;\r\nif ( V_41 [ V_14 ] -> V_42 -> V_43 > 3 )\r\nV_38 >>= 1 ;\r\nif ( V_38 != V_33 )\r\n{\r\nF_4 ( F_2 ( 0x0B8A ) & ~ 0x80 , 0x0B8A ) ;\r\nF_4 ( 0x40 | 0x30 | 0x04 , 0x138B ) ;\r\nF_4 ( V_38 & 0xff , 0x1389 ) ;\r\nF_4 ( ( V_38 >> 8 ) & 0xff , 0x1389 ) ;\r\nF_4 ( F_2 ( 0x0B8A ) | 0x80 , 0x0B8A ) ;\r\nV_33 = V_38 ;\r\n}\r\nF_4 ( F_2 ( 0x0B8A ) | 0x80 | 0x40 , 0x0B8A ) ;\r\n#ifdef F_19\r\nF_4 ( ( F_2 ( 0xF8A ) | 0x40 ) & ~ 0x10 , 0xF8A ) ;\r\n#endif\r\nV_35 = V_47 ;\r\nF_5 ( & V_11 , V_4 ) ;\r\n}\r\nstatic void F_21 ( int V_14 , int V_48 )\r\n{\r\nunsigned long V_4 ;\r\nF_3 ( & V_11 , V_4 ) ;\r\nV_48 &= V_34 ;\r\nif ( V_48 & V_49 )\r\nF_4 ( F_2 ( 0xF8A ) | 0x40 | 0x10 , 0xF8A ) ;\r\nelse if ( V_48 & V_50 )\r\nF_4 ( ( F_2 ( 0xF8A ) | 0x40 ) & ~ 0x10 , 0xF8A ) ;\r\nelse\r\nF_4 ( F_2 ( 0xF8A ) & ~ 0x40 , 0xF8A ) ;\r\nF_5 ( & V_11 , V_4 ) ;\r\n}\r\nstatic int F_22 ( int V_14 , int V_51 , int V_52 )\r\n{\r\nF_13 ( V_14 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_23 ( int V_14 , int V_51 , int V_52 )\r\n{\r\nF_13 ( V_14 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_24 ( struct V_53 * V_54 )\r\n{\r\nF_9 ( F_10 ( L_7 ) ) ;\r\nV_13 = 8 ;\r\nif ( F_2 ( 0xEF8B ) & 0x08 )\r\nV_13 |= 16 ;\r\nF_1 ( V_55 ) ;\r\nif ( ( V_46 = F_25 ( V_56 ,\r\nL_8 ,\r\n& V_57 ,\r\nsizeof( struct V_58 ) ,\r\nV_44 ,\r\nV_59 | V_60 ,\r\nNULL ,\r\nV_54 -> V_43 ,\r\nV_54 -> V_43 ) ) < 0 )\r\nF_10 ( V_61 L_9 ) ;\r\n}\r\nvoid F_26 ( unsigned char V_62 , int V_63 )\r\n{\r\nif ( V_63 == 1 )\r\n{\r\nif ( ! ( V_41 [ V_46 ] -> V_4 & V_44 ) )\r\nF_4 ( F_2 ( 0xF8A ) & ~ 0x40 , 0xF8A ) ;\r\nswitch ( V_35 )\r\n{\r\ncase V_45 :\r\nF_27 ( V_46 , 1 ) ;\r\nbreak;\r\ncase V_47 :\r\nF_28 ( V_46 ) ;\r\nbreak;\r\ndefault:\r\nF_10 ( V_61 L_10 ) ;\r\n}\r\n}\r\n}
