//===- XtensaHIFIIntrinsics.td - Xtensa HIFI intrinsics database for LLVM ISEL
//-*- tablegen -*--===//
//
//                     The LLVM Compiler Infrastructure
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains Tablegen instruction formats  for Xtensa HIFI extension
//
//===----------------------------------------------------------------------===//

case Intrinsic::xtensa_ae_l16_ip:
return Xtensa::AE_L16_IP;
case Intrinsic::xtensa_ae_l16_xc:
return Xtensa::AE_L16_XC;
case Intrinsic::xtensa_ae_l16_xp:
return Xtensa::AE_L16_XP;
case Intrinsic::xtensa_ae_l16m_iu:
return Xtensa::AE_L16M_IU;
case Intrinsic::xtensa_ae_l16m_xc:
return Xtensa::AE_L16M_XC;
case Intrinsic::xtensa_ae_l16m_xu:
return Xtensa::AE_L16M_XU;
case Intrinsic::xtensa_ae_l16x2m_iu:
return Xtensa::AE_L16X2M_IU;
case Intrinsic::xtensa_ae_l16x2m_xc:
return Xtensa::AE_L16X2M_XC;
case Intrinsic::xtensa_ae_l16x2m_xu:
return Xtensa::AE_L16X2M_XU;
case Intrinsic::xtensa_ae_l16x4_ip:
return Xtensa::AE_L16X4_IP;
case Intrinsic::xtensa_ae_l16x4_ric:
return Xtensa::AE_L16X4_RIC;
case Intrinsic::xtensa_ae_l16x4_rip:
return Xtensa::AE_L16X4_RIP;
case Intrinsic::xtensa_ae_l16x4_xc:
return Xtensa::AE_L16X4_XC;
case Intrinsic::xtensa_ae_l16x4_xp:
return Xtensa::AE_L16X4_XP;
case Intrinsic::xtensa_ae_l32_ip:
return Xtensa::AE_L32_IP;
case Intrinsic::xtensa_ae_l32_xc:
return Xtensa::AE_L32_XC;
case Intrinsic::xtensa_ae_l32_xp:
return Xtensa::AE_L32_XP;
case Intrinsic::xtensa_ae_l32f24_ip:
return Xtensa::AE_L32F24_IP;
case Intrinsic::xtensa_ae_l32f24_xc:
return Xtensa::AE_L32F24_XC;
case Intrinsic::xtensa_ae_l32f24_xp:
return Xtensa::AE_L32F24_XP;
case Intrinsic::xtensa_ae_l32m_iu:
return Xtensa::AE_L32M_IU;
case Intrinsic::xtensa_ae_l32m_xc:
return Xtensa::AE_L32M_XC;
case Intrinsic::xtensa_ae_l32m_xu:
return Xtensa::AE_L32M_XU;
case Intrinsic::xtensa_ae_l32x2_ip:
return Xtensa::AE_L32X2_IP;
case Intrinsic::xtensa_ae_l32x2_ric:
return Xtensa::AE_L32X2_RIC;
case Intrinsic::xtensa_ae_l32x2_rip:
return Xtensa::AE_L32X2_RIP;
case Intrinsic::xtensa_ae_l32x2_xc:
return Xtensa::AE_L32X2_XC;
case Intrinsic::xtensa_ae_l32x2_xp:
return Xtensa::AE_L32X2_XP;
case Intrinsic::xtensa_ae_l32x2f24_ip:
return Xtensa::AE_L32X2F24_IP;
case Intrinsic::xtensa_ae_l32x2f24_ric:
return Xtensa::AE_L32X2F24_RIC;
case Intrinsic::xtensa_ae_l32x2f24_rip:
return Xtensa::AE_L32X2F24_RIP;
case Intrinsic::xtensa_ae_l32x2f24_xc:
return Xtensa::AE_L32X2F24_XC;
case Intrinsic::xtensa_ae_l32x2f24_xp:
return Xtensa::AE_L32X2F24_XP;
case Intrinsic::xtensa_ae_l64_ip:
return Xtensa::AE_L64_IP;
case Intrinsic::xtensa_ae_l64_xc:
return Xtensa::AE_L64_XC;
case Intrinsic::xtensa_ae_l64_xp:
return Xtensa::AE_L64_XP;
case Intrinsic::xtensa_ae_la16x4_ic:
return Xtensa::AE_LA16X4_IC;
case Intrinsic::xtensa_ae_la16x4_ip:
return Xtensa::AE_LA16X4_IP;
case Intrinsic::xtensa_ae_la16x4_ric:
return Xtensa::AE_LA16X4_RIC;
case Intrinsic::xtensa_ae_la16x4_rip:
return Xtensa::AE_LA16X4_RIP;
case Intrinsic::xtensa_ae_la16x4neg_pc:
return Xtensa::AE_LA16X4NEG_PC;
case Intrinsic::xtensa_ae_la16x4pos_pc:
return Xtensa::AE_LA16X4POS_PC;
case Intrinsic::xtensa_ae_la24_ic:
return Xtensa::AE_LA24_IC;
case Intrinsic::xtensa_ae_la24_ip:
return Xtensa::AE_LA24_IP;
case Intrinsic::xtensa_ae_la24_ric:
return Xtensa::AE_LA24_RIC;
case Intrinsic::xtensa_ae_la24_rip:
return Xtensa::AE_LA24_RIP;
case Intrinsic::xtensa_ae_la24neg_pc:
return Xtensa::AE_LA24NEG_PC;
case Intrinsic::xtensa_ae_la24pos_pc:
return Xtensa::AE_LA24POS_PC;
case Intrinsic::xtensa_ae_la24x2_ic:
return Xtensa::AE_LA24X2_IC;
case Intrinsic::xtensa_ae_la24x2_ip:
return Xtensa::AE_LA24X2_IP;
case Intrinsic::xtensa_ae_la24x2_ric:
return Xtensa::AE_LA24X2_RIC;
case Intrinsic::xtensa_ae_la24x2_rip:
return Xtensa::AE_LA24X2_RIP;
case Intrinsic::xtensa_ae_la24x2neg_pc:
return Xtensa::AE_LA24X2NEG_PC;
case Intrinsic::xtensa_ae_la24x2pos_pc:
return Xtensa::AE_LA24X2POS_PC;
case Intrinsic::xtensa_ae_la32x2_ic:
return Xtensa::AE_LA32X2_IC;
case Intrinsic::xtensa_ae_la32x2_ip:
return Xtensa::AE_LA32X2_IP;
case Intrinsic::xtensa_ae_la32x2_ric:
return Xtensa::AE_LA32X2_RIC;
case Intrinsic::xtensa_ae_la32x2_rip:
return Xtensa::AE_LA32X2_RIP;
case Intrinsic::xtensa_ae_la32x2f24_ic:
return Xtensa::AE_LA32X2F24_IC;
case Intrinsic::xtensa_ae_la32x2f24_ip:
return Xtensa::AE_LA32X2F24_IP;
case Intrinsic::xtensa_ae_la32x2f24_ric:
return Xtensa::AE_LA32X2F24_RIC;
case Intrinsic::xtensa_ae_la32x2f24_rip:
return Xtensa::AE_LA32X2F24_RIP;
case Intrinsic::xtensa_ae_la32x2neg_pc:
return Xtensa::AE_LA32X2NEG_PC;
case Intrinsic::xtensa_ae_la32x2pos_pc:
return Xtensa::AE_LA32X2POS_PC;
case Intrinsic::xtensa_ae_mul16x4:
return Xtensa::AE_MUL16X4;
case Intrinsic::xtensa_ae_mula16x4:
return Xtensa::AE_MULA16X4;
case Intrinsic::xtensa_ae_mulaf16x4ss:
return Xtensa::AE_MULAF16X4SS;
case Intrinsic::xtensa_ae_mulafd24x2_fir_h:
return Xtensa::AE_MULAFD24X2_FIR_H;
case Intrinsic::xtensa_ae_mulafd24x2_fir_l:
return Xtensa::AE_MULAFD24X2_FIR_L;
case Intrinsic::xtensa_ae_mulafd32x16x2_fir_hh:
return Xtensa::AE_MULAFD32X16X2_FIR_HH;
case Intrinsic::xtensa_ae_mulafd32x16x2_fir_hl:
return Xtensa::AE_MULAFD32X16X2_FIR_HL;
case Intrinsic::xtensa_ae_mulafd32x16x2_fir_lh:
return Xtensa::AE_MULAFD32X16X2_FIR_LH;
case Intrinsic::xtensa_ae_mulafd32x16x2_fir_ll:
return Xtensa::AE_MULAFD32X16X2_FIR_LL;
case Intrinsic::xtensa_ae_mulf16x4ss:
return Xtensa::AE_MULF16X4SS;
case Intrinsic::xtensa_ae_mulfd24x2_fir_h:
return Xtensa::AE_MULFD24X2_FIR_H;
case Intrinsic::xtensa_ae_mulfd24x2_fir_l:
return Xtensa::AE_MULFD24X2_FIR_L;
case Intrinsic::xtensa_ae_mulfd32x16x2_fir_hh:
return Xtensa::AE_MULFD32X16X2_FIR_HH;
case Intrinsic::xtensa_ae_mulfd32x16x2_fir_hl:
return Xtensa::AE_MULFD32X16X2_FIR_HL;
case Intrinsic::xtensa_ae_mulfd32x16x2_fir_lh:
return Xtensa::AE_MULFD32X16X2_FIR_LH;
case Intrinsic::xtensa_ae_mulfd32x16x2_fir_ll:
return Xtensa::AE_MULFD32X16X2_FIR_LL;
case Intrinsic::xtensa_ae_muls16x4:
return Xtensa::AE_MULS16X4;
case Intrinsic::xtensa_ae_mulsf16x4ss:
return Xtensa::AE_MULSF16X4SS;
case Intrinsic::xtensa_ae_sa16x4_ic:
return Xtensa::AE_SA16X4_IC;
case Intrinsic::xtensa_ae_sa16x4_ip:
return Xtensa::AE_SA16X4_IP;
case Intrinsic::xtensa_ae_sa16x4_ric:
return Xtensa::AE_SA16X4_RIC;
case Intrinsic::xtensa_ae_sa16x4_rip:
return Xtensa::AE_SA16X4_RIP;
case Intrinsic::xtensa_ae_sa24_l_ic:
return Xtensa::AE_SA24_L_IC;
case Intrinsic::xtensa_ae_sa24_l_ip:
return Xtensa::AE_SA24_L_IP;
case Intrinsic::xtensa_ae_sa24_l_ric:
return Xtensa::AE_SA24_L_RIC;
case Intrinsic::xtensa_ae_sa24_l_rip:
return Xtensa::AE_SA24_L_RIP;
case Intrinsic::xtensa_ae_sa24x2_ic:
return Xtensa::AE_SA24X2_IC;
case Intrinsic::xtensa_ae_sa24x2_ip:
return Xtensa::AE_SA24X2_IP;
case Intrinsic::xtensa_ae_sa24x2_ric:
return Xtensa::AE_SA24X2_RIC;
case Intrinsic::xtensa_ae_sa24x2_rip:
return Xtensa::AE_SA24X2_RIP;
case Intrinsic::xtensa_ae_sa32x2_ic:
return Xtensa::AE_SA32X2_IC;
case Intrinsic::xtensa_ae_sa32x2_ip:
return Xtensa::AE_SA32X2_IP;
case Intrinsic::xtensa_ae_sa32x2_ric:
return Xtensa::AE_SA32X2_RIC;
case Intrinsic::xtensa_ae_sa32x2_rip:
return Xtensa::AE_SA32X2_RIP;
case Intrinsic::xtensa_ae_sa32x2f24_ic:
return Xtensa::AE_SA32X2F24_IC;
case Intrinsic::xtensa_ae_sa32x2f24_ip:
return Xtensa::AE_SA32X2F24_IP;
case Intrinsic::xtensa_ae_sa32x2f24_ric:
return Xtensa::AE_SA32X2F24_RIC;
case Intrinsic::xtensa_ae_sa32x2f24_rip:
return Xtensa::AE_SA32X2F24_RIP;
case Intrinsic::xtensa_ae_vldl16t:
return Xtensa::AE_VLDL16T;
case Intrinsic::xtensa_ae_vldl32t:
return Xtensa::AE_VLDL32T;
case Intrinsic::xtensa_ae_vlel16t:
return Xtensa::AE_VLEL16T;
case Intrinsic::xtensa_ae_vlel32t:
return Xtensa::AE_VLEL32T;
