
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/603.bwaves_s-891B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2716412 heartbeat IPC: 3.68133 cumulative IPC: 3.68133 (Simulation time: 0 hr 12 min 46 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2716412 (Simulation time: 0 hr 12 min 46 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 17321219 heartbeat IPC: 0.684706 cumulative IPC: 0.684706 (Simulation time: 0 hr 29 min 57 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 31932755 heartbeat IPC: 0.684391 cumulative IPC: 0.684548 (Simulation time: 0 hr 47 min 40 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 46542176 heartbeat IPC: 0.68449 cumulative IPC: 0.684529 (Simulation time: 1 hr 5 min 31 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 62667191 heartbeat IPC: 0.620154 cumulative IPC: 0.667214 (Simulation time: 1 hr 20 min 19 sec) 
