

================================================================
== Vivado HLS Report for 'lab1_1'
================================================================
* Date:           Sun Oct  6 20:05:37 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab1_1
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     3.820|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b) nounwind" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:1]   --->   Operation 4 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:1]   --->   Operation 5 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln3 = sext i8 %a_read to i16" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 6 'sext' 'sext_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln3_1 = sext i8 %b_read to i16" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 7 'sext' 'sext_ln3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [3/3] (1.45ns) (grouped into DSP with root node y)   --->   "%mul_ln3 = mul i16 %sext_ln3_1, %sext_ln3" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 8 'mul' 'mul_ln3' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.11>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%d_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %d) nounwind" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:1]   --->   Operation 9 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c) nounwind" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:1]   --->   Operation 10 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/3] (1.45ns) (grouped into DSP with root node y)   --->   "%mul_ln3 = mul i16 %sext_ln3_1, %sext_ln3" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 11 'mul' 'mul_ln3' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln3_2 = sext i8 %c_read to i9" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 12 'sext' 'sext_ln3_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln3_3 = sext i8 %d_read to i9" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 13 'sext' 'sext_ln3_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.11ns)   --->   "%add_ln3 = add i9 %sext_ln3_2, %sext_ln3_3" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 14 'add' 'add_ln3' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.82>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %a) nounwind, !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %b) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c) nounwind, !map !17"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %d) nounwind, !map !21"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @lab1_1_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/3] (0.00ns) (grouped into DSP with root node y)   --->   "%mul_ln3 = mul i16 %sext_ln3_1, %sext_ln3" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 21 'mul' 'mul_ln3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln3_4 = sext i9 %add_ln3 to i16" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 22 'sext' 'sext_ln3_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.82ns) (root node of the DSP)   --->   "%y = add i16 %sext_ln3_4, %mul_ln3" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 23 'add' 'y' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln3_5 = sext i16 %y to i32" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:3]   --->   Operation 24 'sext' 'sext_ln3_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "ret i32 %sext_ln3_5" [../../../../../../Spbgpu/lab_z1/source/lab1_1.c:4]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read            (read         ) [ 0000]
a_read            (read         ) [ 0000]
sext_ln3          (sext         ) [ 0011]
sext_ln3_1        (sext         ) [ 0011]
d_read            (read         ) [ 0000]
c_read            (read         ) [ 0000]
sext_ln3_2        (sext         ) [ 0000]
sext_ln3_3        (sext         ) [ 0000]
add_ln3           (add          ) [ 0001]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
spectopmodule_ln0 (spectopmodule) [ 0000]
mul_ln3           (mul          ) [ 0000]
sext_ln3_4        (sext         ) [ 0000]
y                 (add          ) [ 0000]
sext_ln3_5        (sext         ) [ 0000]
ret_ln4           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lab1_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="b_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="8" slack="0"/>
<pin id="20" dir="0" index="1" bw="8" slack="0"/>
<pin id="21" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="a_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="8" slack="0"/>
<pin id="27" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="d_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="c_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sext_ln3_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sext_ln3_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sext_ln3_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3_2/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln3_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3_3/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln3_4_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="1"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3_4/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="sext_ln3_5_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3_5/3 "/>
</bind>
</comp>

<comp id="70" class="1007" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln3/1 y/3 "/>
</bind>
</comp>

<comp id="79" class="1005" name="sext_ln3_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="1"/>
<pin id="81" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="sext_ln3_1_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="1"/>
<pin id="86" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln3_1 "/>
</bind>
</comp>

<comp id="89" class="1005" name="add_ln3_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="1"/>
<pin id="91" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="8" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="24" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="18" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="36" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="30" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="50" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="54" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="75"><net_src comp="46" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="42" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="78"><net_src comp="70" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="82"><net_src comp="42" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="87"><net_src comp="46" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: lab1_1 : a | {1 }
	Port: lab1_1 : b | {1 }
	Port: lab1_1 : c | {2 }
	Port: lab1_1 : d | {2 }
  - Chain level:
	State 1
		mul_ln3 : 1
	State 2
		add_ln3 : 1
	State 3
		y : 1
		sext_ln3_5 : 2
		ret_ln4 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    add   |   add_ln3_fu_58   |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|  muladd  |     grp_fu_70     |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | b_read_read_fu_18 |    0    |    0    |    0    |
|   read   | a_read_read_fu_24 |    0    |    0    |    0    |
|          | d_read_read_fu_30 |    0    |    0    |    0    |
|          | c_read_read_fu_36 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |   sext_ln3_fu_42  |    0    |    0    |    0    |
|          |  sext_ln3_1_fu_46 |    0    |    0    |    0    |
|   sext   |  sext_ln3_2_fu_50 |    0    |    0    |    0    |
|          |  sext_ln3_3_fu_54 |    0    |    0    |    0    |
|          |  sext_ln3_4_fu_64 |    0    |    0    |    0    |
|          |  sext_ln3_5_fu_67 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |    0    |    15   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  add_ln3_reg_89 |    9   |
|sext_ln3_1_reg_84|   16   |
| sext_ln3_reg_79 |   16   |
+-----------------+--------+
|      Total      |   41   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_70 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_70 |  p1  |   2  |   8  |   16   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   32   ||  3.328  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   15   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   41   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   41   |   33   |
+-----------+--------+--------+--------+--------+
