PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB0					link count = 0
 IB3					link count = 1
 IB6					link count = 2
 IB7					link count = 3
 IX0					link count = 4
 IX0.0					link count = 4
 IX0.1					link count = 6
 QB0        ARN  ARITH:	IB6,	QB0_1,	QB0_2,	IB7,		link count = 12
 QB0_0      ARN   OUTW:	QB0,		link count = 14
 QB0_1					link count = 14
 QB0_2					link count = 15
 QB0_3      ARN   D_SH:	IB3,		link count = 17
 QB0_4      ARN   D_SH:	IB0,		link count = 18
 QB1        ARN  ARITH:	IB6,	QB1_1,	QB1_2,	IB7,		link count = 22
 QB1_0      ARN   OUTW:	QB1,		link count = 24
 QB1_1					link count = 24
 QB1_2					link count = 25
 QB1_3      ARN   D_SH:	QB1_5,	QB1_2,	IB3,		link count = 29
 QB1_4       OR   R_SH:	 IX0.1,		link count = 30
 QB1_5       OR  ARITH:	 IX0.1,		link count = 31
 QB1_6      ARN   D_SH:	QB1_8,	QB1_1,	IB0,		link count = 35
 QB1_7       OR   R_SH:	 IX0.1,		link count = 36
 QB1_8       OR  ARITH:	 IX0.1,		link count = 37
 QB2        ARN  ARITH:	IB6,	QB2_1,	QB2_2,	IB7,		link count = 42
 QB2_0      ARN   OUTW:	QB2,		link count = 44
 QB2_1					link count = 44
 QB2_2					link count = 45
 QB2_3      ARN   D_SH:	QB2_6,	QB2_2,	IB3,		link count = 49
 QB2_4      AND   S_SH:	 IX0.0,	~IX0.1,		link count = 51
 QB2_5      AND   R_SH:	 IX0.1,	~IX0.0,		link count = 53
 QB2_6       OR  ARITH:	 IX0.1,	 IX0.0,		link count = 55
 QB2_7      ARN   D_SH:	QB2_10,	QB2_1,	IB0,		link count = 59
 QB2_8      AND   S_SH:	 IX0.0,	~IX0.1,		link count = 61
 QB2_9      AND   R_SH:	 IX0.1,	~IX0.0,		link count = 63
 QB2_10      OR  ARITH:	 IX0.1,	 IX0.0,		link count = 65
 iClock					link count = 66
 iConst					link count = 66
 link count = 67
PASS 2 - symbol table: name inputs outputs delay-references
 IB0       -1   3
 IB3       -1   3
 IB6       -1   3
 IB7       -1   3
 IX0        0   3
 IX0.0      0   6
 IX0.1      0  10
 QB0        4   1
 QB0_0      1   0
 QB0_1      1   1
 QB0_2      1   1
 QB0_3      1   1
 QB0_4      1   1
 QB1        4   1
 QB1_0      1   0
 QB1_1      2   2
 QB1_2      2   2
 QB1_3      3   1
 QB1_4      1   1
 QB1_5      1   1
 QB1_6      3   1
 QB1_7      1   1
 QB1_8      1   1
 QB2        4   1
 QB2_0      1   0
 QB2_1      3   2
 QB2_2      3   2
 QB2_3      3   1
 QB2_4      2   1
 QB2_5      2   1
 QB2_6      2   1
 QB2_7      3   1
 QB2_8      2   1
 QB2_9      2   1
 QB2_10     2   1
 iClock    -1  12
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB0       INPW  ARITH:	QB0_4,	QB1_6,	QB2_7,
 IB3       INPW  ARITH:	QB0_3,	QB1_3,	QB2_3,
 IB6       INPW  ARITH:	QB0,	QB1,	QB2,
 IB7       INPW  ARITH:	QB0,	QB1,	QB2,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	QB2_4,	QB2_6,	QB2_8,	QB2_10,	~QB2_5,	~QB2_9,
 IX0.1     INPX   GATE:	QB1_4,	QB1_5,	QB1_7,	QB1_8,	QB2_5,	QB2_6,	QB2_9,	QB2_10,	~QB2_4,	~QB2_8,
 QB0        ARN  ARITH:	0x0()	QB0_0,
 QB0_0      ARN   OUTW:	0x0()	0x101
 QB0_1       SH  ARITH:	QB0,
 QB0_2       SH  ARITH:	QB0,
 QB0_3      ARN   D_SH:	0x0()	QB0_2,	:iClock,
 QB0_4      ARN   D_SH:	0x0()	QB0_1,	:iClock,
 QB1        ARN  ARITH:	0x0()	QB1_0,
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB1_1       SH  ARITH:	QB1,	QB1_6,
 QB1_2       SH  ARITH:	QB1,	QB1_3,
 QB1_3      ARN   D_SH:	0x0()	QB1_2,	:iClock,
 QB1_4       OR   R_SH:	QB1_2,	:iClock,
 QB1_5       OR  ARITH:	QB1_3,
 QB1_6      ARN   D_SH:	0x0()	QB1_1,	:iClock,
 QB1_7       OR   R_SH:	QB1_1,	:iClock,
 QB1_8       OR  ARITH:	QB1_6,
 QB2        ARN  ARITH:	0x0()	QB2_0,
 QB2_0      ARN   OUTW:	0x0()	0x101
 QB2_1       SH  ARITH:	QB2,	QB2_7,
 QB2_2       SH  ARITH:	QB2,	QB2_3,
 QB2_3      ARN   D_SH:	0x0()	QB2_2,	:iClock,
 QB2_4      AND   S_SH:	QB2_2,	:iClock,
 QB2_5      AND   R_SH:	QB2_2,	:iClock,
 QB2_6       OR  ARITH:	QB2_3,
 QB2_7      ARN   D_SH:	0x0()	QB2_1,	:iClock,
 QB2_8      AND   S_SH:	QB2_1,	:iClock,
 QB2_9      AND   R_SH:	QB2_1,	:iClock,
 QB2_10      OR  ARITH:	QB2_7,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IB0:	0000 inputs
	    [	IB3:	0000 inputs
	    [	IB6:	0000 inputs
	    [	IB7:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    +	QB0:	4 inputs
	    +	QB0_0:	1 inputs
	    *	QB0_1:	0030 inputs
	    *	QB0_2:	0030 inputs
	    +	QB0_3:	1 inputs
	    +	QB0_4:	1 inputs
	    +	QB1:	4 inputs
	    +	QB1_0:	1 inputs
	    *	QB1_1:	0030 inputs
	    *	QB1_2:	0030 inputs
	    +	QB1_3:	3 inputs
	    |	QB1_4:	1 inputs
	    |	QB1_5:	1 inputs
	    +	QB1_6:	3 inputs
	    |	QB1_7:	1 inputs
	    |	QB1_8:	1 inputs
	    +	QB2:	4 inputs
	    +	QB2_0:	1 inputs
	    *	QB2_1:	0030 inputs
	    *	QB2_2:	0030 inputs
	    +	QB2_3:	3 inputs
	    &	QB2_4:	2 inputs
	    &	QB2_5:	2 inputs
	    |	QB2_6:	2 inputs
	    +	QB2_7:	3 inputs
	    &	QB2_8:	2 inputs
	    &	QB2_9:	2 inputs
	    |	QB2_10:	2 inputs
== Pass 4:
IB0:	0	QB0_4 0 ==> 0	QB1_6 0 ==> 0	QB2_7 0 ==> 0
IB3:	0	QB0_3 0 ==> 0	QB1_3 0 ==> 0	QB2_3 0 ==> 0
IB6:	0	QB0 0 ==> 0	QB1 0 ==> 0	QB2 0 ==> 0
IB7:	0	QB0 0 ==> 0	QB1 0 ==> 0	QB2 0 ==> 0
IX0.0:	+1	QB2_5 +2 -=> +1	QB2_9 +2 -=> +1
IX0.1:	+1	QB2_4 +2 -=> +1	QB2_8 +2 -=> +1
QB0:	0	QB0_0 0 ==> 0
QB0_1:	0	QB0 0 ==> 0
QB0_2:	0	QB0 0 ==> 0
QB1:	0	QB1_0 0 ==> 0
QB1_1:	0	QB1 0 ==> 0	QB1_6 0 ==> 0
QB1_2:	0	QB1 0 ==> 0	QB1_3 0 ==> 0
QB1_5:	0	QB1_3 0 ==> 0
QB1_8:	0	QB1_6 0 ==> 0
QB2:	0	QB2_0 0 ==> 0
QB2_1:	0	QB2 0 ==> 0	QB2_7 0 ==> 0
QB2_2:	0	QB2 0 ==> 0	QB2_3 0 ==> 0
QB2_6:	0	QB2_3 0 ==> 0
QB2_10:	0	QB2_7 0 ==> 0
== Init complete =======
