
---------- Begin Simulation Statistics ----------
simSeconds                                   0.066233                       # Number of seconds simulated (Second)
simTicks                                  66233234500                       # Number of ticks simulated (Tick)
finalTick                                 66407829500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    794.77                       # Real time elapsed on the host (Second)
hostTickRate                                 83336526                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     923032                       # Number of bytes of host memory used (Byte)
simInsts                                    169334445                       # Number of instructions simulated (Count)
simOps                                      258654408                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   213061                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     325446                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        132466469                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       341057828                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       27                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      317828591                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  10618                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             82575767                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         132181923                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  17                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           131748337                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.412392                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.813522                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28852678     21.90%     21.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  15886295     12.06%     33.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  24637163     18.70%     52.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  22365477     16.98%     69.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  21609756     16.40%     86.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  11249293      8.54%     94.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7147675      5.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             131748337                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    601      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    714      0.09%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 724882     86.38%     86.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                112978     13.46%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 3      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         8861      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     189836043     59.73%     59.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1501781      0.47%     60.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2123      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          708      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           16      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            4      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         4016      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         5232      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         7509      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    104046602     32.74%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     22409479      7.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         4771      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1446      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      317828591                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.399314                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              839181                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002640                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                768200748                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               423609053                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       308737405                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     54569                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    27748                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            25911                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   318630970                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        27941                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         313325869                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     101519451                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   4502721                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          123502753                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       20289946                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     21983302                       # Number of stores executed (Count)
system.cpu.numRate                           2.365322                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           18351                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          718132                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   169239831                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     258482080                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.782714                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.782714                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.277605                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.277605                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  380802018                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 252417956                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       44145                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      21844                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    79581345                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  102316388                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 168408331                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        9                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      108854832                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      25044724                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     24627391                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3127790                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                28703365                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          23094474                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           2396886                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             18726393                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                18725666                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999961                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1090169                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               1741                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            4434                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4172                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              262                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           54                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      9128224                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong      5099549                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect     10700185                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       550393                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        10514                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       127355                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong      2007357                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong       343308                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         9323                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          721                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       640263                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit       196451                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       715260                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       756253                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3      4634256                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4      5030946                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5      1334163                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       258383                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        56079                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8       125650                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9       119795                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10       115895                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11        56583                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12       397980                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      1093067                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1      1266257                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2      4000577                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3      5901585                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       916475                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       195295                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        40780                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7         2699                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8        25010                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9        25317                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        83314                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        50867                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        82573225                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2396217                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    120292057                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.148788                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.280841                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        40362192     33.55%     33.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        24979999     20.77%     54.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        14157150     11.77%     66.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9140755      7.60%     73.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5736863      4.77%     78.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          672524      0.56%     79.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        25242574     20.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    120292057                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            169239831                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              258482080                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    99135984                       # Number of memory references committed (Count)
system.cpu.commit.loads                      79782952                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   18288753                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      25816                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   258012315                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                948644                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         7958      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    157817502     61.06%     61.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1501070      0.58%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2122      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          708      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           16      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            4      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         4004      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         5208      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         7504      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     79778912     30.86%     92.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     19351600      7.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         4040      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1432      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    258482080                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      25242574                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       85125813                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          85125813                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      85125813                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         85125813                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       596716                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          596716                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       596716                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         596716                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6604173500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6604173500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6604173500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6604173500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     85722529                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      85722529                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     85722529                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     85722529                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006961                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006961                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006961                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006961                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 11067.532126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 11067.532126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 11067.532126                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 11067.532126                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2299                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          404                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       5.690594                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       202852                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            202852                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       385282                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        385282                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       385282                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       385282                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       211434                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       211434                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       211434                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       211434                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2947928000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2947928000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2947928000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2947928000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13942.544718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13942.544718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13942.544718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13942.544718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 211433                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     65820304                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        65820304                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       549193                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        549193                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5705141500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5705141500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     66369497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     66369497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008275                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008275                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 10388.226907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 10388.226907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       385095                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       385095                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       164098                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       164098                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2100477000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2100477000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002472                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002472                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12800.137723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12800.137723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     19305509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       19305509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        47523                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        47523                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    899032000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    899032000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     19353032                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     19353032                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002456                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002456                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 18917.829262                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18917.829262                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          187                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          187                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        47336                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        47336                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    847451000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    847451000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002446                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002446                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17902.885753                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17902.885753                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             85229740                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             211433                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             403.105192                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             8659000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          171656491                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         171656491                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 19840646                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              43935554                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  42619403                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              22953274                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2399460                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             15782222                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   819                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              365015351                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2268                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           29607417                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      276010585                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    28703365                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           19820007                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      99739260                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4800556                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1184                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  28118678                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                491851                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          131748337                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.179193                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.668174                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 41481915     31.49%     31.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 10438223      7.92%     39.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  8711807      6.61%     46.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  9040220      6.86%     52.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1304986      0.99%     53.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5976178      4.54%     58.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 54795008     41.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            131748337                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.216684                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.083626                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       28098416                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          28098416                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      28098416                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         28098416                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        20262                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           20262                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        20262                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          20262                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    676166000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    676166000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    676166000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    676166000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     28118678                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      28118678                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     28118678                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     28118678                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000721                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000721                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000721                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000721                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 33371.138091                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 33371.138091                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 33371.138091                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 33371.138091                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          202                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      50.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          315                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           315                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          315                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          315                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        19947                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        19947                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        19947                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        19947                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    644591000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    644591000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    644591000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    644591000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 32315.185241                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 32315.185241                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 32315.185241                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 32315.185241                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  19946                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     28098416                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        28098416                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        20262                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         20262                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    676166000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    676166000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     28118678                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     28118678                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000721                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000721                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 33371.138091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 33371.138091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          315                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          315                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        19947                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        19947                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    644591000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    644591000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000709                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000709                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 32315.185241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 32315.185241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.998749                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             25123529                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              19947                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1259.514163                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick            11588000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.998749                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           56257303                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          56257303                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2399460                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9105861                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4628                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              341057855                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                18342                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                108854832                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                25044724                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    17                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1626                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      437                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3210                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1424546                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1105147                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2529693                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                310431924                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               308763316                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 255082691                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 308351334                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.330879                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.827247                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    35149646                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                29071878                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               259195                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3210                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                5691692                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  297                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    203                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           79782952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.958218                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.986846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               79382271     99.50%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               130917      0.16%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               257739      0.32%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  963      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  253      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1462      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2826      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2643      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  136      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                303      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                701      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1833      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                168      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                122      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                191      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                124      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                101      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               63      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             79782952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               101519449                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                21983302                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        38                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        12                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                28118852                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       206                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2399460                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 29668993                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                16588839                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            309                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  53256896                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              29833840                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              355866573                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               4462139                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               18099762                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      8                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35340                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           611316565                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1197294790                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                442458702                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     44722                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             440551910                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                170764646                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      11                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  89148787                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        436100446                       # The number of ROB reads (Count)
system.cpu.rob.writes                       693574850                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                169239831                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  258482080                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   305                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               184024                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         210844                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              36448                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               47356                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              47356                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          184024                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        59840                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       634301                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   694141                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      1276608                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     26514240                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  27790848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             15913                       # Total snoops (Count)
system.l2bus.snoopTraffic                      511488                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              247294                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.023781                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.152368                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    241413     97.62%     97.62% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      5881      2.38%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                247294                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            434232000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            30019801                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           317150499                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          462760                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       231380                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests          903                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              4977                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         4977                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst             13811                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            201765                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               215576                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst            13811                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           201765                       # number of overall hits (Count)
system.l2cache.overallHits::total              215576                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            6136                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            9668                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              15804                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           6136                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           9668                       # number of overall misses (Count)
system.l2cache.overallMisses::total             15804                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    468836000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    500487000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     969323000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    468836000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    500487000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    969323000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst         19947                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        211433                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           231380                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst        19947                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       211433                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          231380                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.307615                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.045726                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.068303                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.307615                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.045726                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.068303                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 76407.431551                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 51767.376914                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61334.029360                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 76407.431551                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 51767.376914                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61334.029360                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            7992                       # number of writebacks (Count)
system.l2cache.writebacks::total                 7992                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         6136                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         9668                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          15804                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         6136                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         9668                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         15804                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    407476000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    403807000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    811283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    407476000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    403807000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    811283000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.307615                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.045726                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.068303                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.307615                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.045726                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.068303                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66407.431551                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 41767.376914                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 51334.029360                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66407.431551                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 41767.376914                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 51334.029360                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     15913                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         4862                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         4862                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         40302                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            40302                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7054                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7054                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    348496000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    348496000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        47356                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        47356                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.148957                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.148957                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 49404.026084                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 49404.026084                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         7054                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         7054                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    277956000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    277956000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.148957                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.148957                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 39404.026084                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 39404.026084                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst        13811                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       161463                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       175274                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         6136                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2614                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         8750                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    468836000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    151991000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    620827000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst        19947                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       164077                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       184024                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.307615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.015932                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.047548                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 76407.431551                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 58144.988523                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 70951.657143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         6136                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2614                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         8750                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    407476000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    125851000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    533327000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.307615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.015932                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.047548                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66407.431551                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 48144.988523                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 60951.657143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       202852                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       202852                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       202852                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       202852                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   98149                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 15913                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  6.167850                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               30186500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.937476                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   102.326488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   408.736036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001831                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.199856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.798313                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              26                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              59                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             427                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               3717961                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              3717961                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      6862.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      6135.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      4109.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001452187500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          400                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          400                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               45230                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               6476                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15804                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       7992                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15804                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     7992                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5560                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1130                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15804                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 7992                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    9563                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.865000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.414203                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     57.167667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63            394     98.50%     98.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127            2      0.50%     99.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            1      0.25%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255            2      0.50%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.25%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           400                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.177500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.150913                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.950396                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              150     37.50%     37.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               30      7.50%     45.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              219     54.75%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.25%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           400                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  355840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1011456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               511488                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              15271124.95162832                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              7722527.87986672                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   66233207000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2783375.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       392640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       262976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       439744                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 5928141.709582369775                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3970453.836132674478                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 6639325.458278804086                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         6136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         9668                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         7992                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    188556250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    115081750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1832979615750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30729.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     11903.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 229351803.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       392704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       618752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1011456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       392704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       392704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       511488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       511488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         6136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         9668                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         7992                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           7992                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        5929108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        9342017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          15271125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5929108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5929108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      7722528                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          7722528                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      7722528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5929108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       9342017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         22993653                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                10244                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                6871                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               111563000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              51220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          303638000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10890.57                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29640.57                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                6795                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               6122                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4199                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   260.953560                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   171.813998                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   262.183250                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1439     34.27%     34.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1278     30.44%     64.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          476     11.34%     76.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          333      7.93%     83.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          224      5.33%     89.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           96      2.29%     91.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           55      1.31%     92.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           65      1.55%     94.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          233      5.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4199                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                655616                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             439744                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                9.898596                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                6.639325                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         9260580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         4910730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       18999540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4536180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5228127840.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1969237140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  23776385280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   31011457290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   468.215957                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61790737000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2211560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2233875500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        20813100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        11039655                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       54563880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      31330440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5228127840.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2843872500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  23039883360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   31229630775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   471.509975                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59867971000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2211560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4156727250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8750                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7992                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              7807                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7054                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7054                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8750                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port        47407                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        47407                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   47407                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port      1522944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      1522944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1522944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15804                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15804    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15804                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66407829500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            31785500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           41461500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          31603                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        15799                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.066241                       # Number of seconds simulated (Second)
simTicks                                  66241491500                       # Number of ticks simulated (Tick)
finalTick                                 66416086500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    794.80                       # Real time elapsed on the host (Second)
hostTickRate                                 83343179                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     924120                       # Number of bytes of host memory used (Byte)
simInsts                                    169335547                       # Number of instructions simulated (Count)
simOps                                      258656644                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   213053                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     325434                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        132482983                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       341061693                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      317832059                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  10619                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             82577426                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         132184418                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  70                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           131753983                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.412315                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.813543                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28857051     21.90%     21.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  15886677     12.06%     33.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  24637422     18.70%     52.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  22365689     16.98%     69.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  21609988     16.40%     86.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  11249417      8.54%     94.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7147739      5.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             131753983                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    601      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    714      0.09%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 724886     86.38%     86.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                112980     13.46%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 3      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         8925      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     189838662     59.73%     59.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1501781      0.47%     60.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2123      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          708      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           16      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            4      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         4016      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         5232      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         7509      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    104047055     32.74%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     22409771      7.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         4775      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1482      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      317832059                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.399041                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              839188                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002640                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                768213253                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               423614559                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       308740668                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     54650                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    27820                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            25951                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   318634340                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        27982                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         313329270                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     101519903                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   4502784                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          123503523                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       20290292                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     21983620                       # Number of stores executed (Count)
system.cpu.numRate                           2.365053                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           18443                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          729000                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   169240933                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     258484316                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.782807                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.782807                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.277454                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.277454                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  380805774                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 252420331                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       44181                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      21848                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    79582792                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  102317228                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 168409989                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        9                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      108855348                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      25045095                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     24627401                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3127823                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                28703973                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          23094891                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           2397035                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             18726613                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                18725787                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999956                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1090214                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               1742                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            4454                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4172                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              282                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           61                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      9128332                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong      5099627                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect     10700187                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       550393                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        10519                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       127457                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong      2007360                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong       343308                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         9328                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          790                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       640265                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit       196456                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       715262                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       756256                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3      4634256                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4      5030946                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5      1334163                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       258383                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        56079                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8       125650                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9       119795                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10       115895                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11        56583                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12       397980                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      1093071                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1      1266258                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2      4000577                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3      5901585                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       916475                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       195295                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        40780                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7         2699                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8        25010                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9        25317                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        83314                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        50867                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        82574882                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2396327                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    120297422                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.148710                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.280834                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        40366791     33.56%     33.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        24980233     20.77%     54.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        14157259     11.77%     66.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9140939      7.60%     73.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5736942      4.77%     78.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          672568      0.56%     79.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        25242690     20.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    120297422                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            169240933                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              258484316                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    99136510                       # Number of memory references committed (Count)
system.cpu.commit.loads                      79783263                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   18289011                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      25824                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   258014525                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                948670                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         7981      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    157819189     61.06%     61.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1501070      0.58%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2122      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          708      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           16      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            4      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         4004      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         5208      0.00%     61.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         7504      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     79779219     30.86%     92.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     19351811      7.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         4044      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1436      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    258484316                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      25242690                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       85126339                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          85126339                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      85126339                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         85126339                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       596806                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          596806                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       596806                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         596806                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6610201500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6610201500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6610201500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6610201500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     85723145                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      85723145                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     85723145                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     85723145                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006962                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006962                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006962                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006962                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 11075.963546                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 11075.963546                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 11075.963546                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 11075.963546                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2631                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          410                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       6.417073                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       202896                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            202896                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       385295                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        385295                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       385295                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       385295                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       211511                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       211511                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       211511                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       211511                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2952979500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2952979500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2952979500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2952979500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13961.351892                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13961.351892                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13961.351892                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13961.351892                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 211510                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     65820622                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        65820622                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       549276                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        549276                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5710694500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5710694500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     66369898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     66369898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008276                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008276                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 10396.766835                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 10396.766835                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       385108                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       385108                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       164168                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       164168                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2105060500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2105060500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12822.599410                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12822.599410                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     19305717                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       19305717                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        47530                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        47530                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    899507000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    899507000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     19353247                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     19353247                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002456                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002456                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 18925.036819                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18925.036819                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          187                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          187                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        47343                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        47343                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    847919000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    847919000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002446                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002446                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17910.123989                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17910.123989                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             85339431                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             211574                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             403.355001                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             8659000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          171657800                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         171657800                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 19843544                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              43937305                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  42620208                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              22953353                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2399573                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             15782378                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   880                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              365019657                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2506                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           29610418                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      276013160                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    28703973                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           19820173                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      99741555                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4800900                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  192                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1339                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  28119123                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                491928                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          131753983                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.179097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.668192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 41486536     31.49%     31.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 10438283      7.92%     39.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  8711872      6.61%     46.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  9040279      6.86%     52.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1305030      0.99%     53.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5976243      4.54%     58.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 54795740     41.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            131753983                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.216662                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.083386                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       28098707                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          28098707                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      28098707                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         28098707                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        20416                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           20416                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        20416                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          20416                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    687522500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    687522500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    687522500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    687522500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     28119123                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      28119123                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     28119123                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     28119123                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000726                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000726                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000726                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000726                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 33675.671042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 33675.671042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 33675.671042                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 33675.671042                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          226                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      45.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          356                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           356                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          356                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          356                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        20060                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        20060                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        20060                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        20060                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    653131500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    653131500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    653131500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    653131500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000713                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000713                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000713                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000713                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 32558.898305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 32558.898305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 32558.898305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 32558.898305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  20058                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     28098707                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        28098707                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        20416                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         20416                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    687522500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    687522500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     28119123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     28119123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000726                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000726                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 33675.671042                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 33675.671042                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          356                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          356                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        20060                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        20060                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    653131500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    653131500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000713                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000713                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 32558.898305                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 32558.898305                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.998749                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             28118958                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              20123                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1397.354172                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick            11588000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.998749                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           56258305                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          56258305                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2399573                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9106547                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4637                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              341061773                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                18360                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                108855348                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                25045095                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    35                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1632                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      437                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3212                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1424554                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1105261                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2529815                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                310435285                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               308766619                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 255084849                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 308354577                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.330613                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.827245                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    35149669                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                29072086                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               259195                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3212                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                5691848                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  297                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    207                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           79783263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.958314                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.991133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               79382522     99.50%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               130918      0.16%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               257754      0.32%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  963      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  253      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1462      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2826      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2644      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  136      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                303      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                701      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1849      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                175      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                123      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                195      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                131      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                101      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               64      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             79783263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               101519893                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                21983620                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        58                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        13                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                28119323                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       238                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2399573                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 29671991                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                16590453                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            309                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  53257667                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              29833990                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              355870733                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               4462182                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               18099849                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      8                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35340                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           611322649                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1197307580                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                442463598                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     44758                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             440555202                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                170767393                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      11                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  89149157                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        436109562                       # The number of ROB reads (Count)
system.cpu.rob.writes                       693582948                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                169240933                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  258484316                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   306                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               184206                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         211006                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              36637                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               47363                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              47363                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          184207                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        60177                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       634532                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   694709                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      1283776                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     26521984                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  27805760                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             16075                       # Total snoops (Count)
system.l2bus.snoopTraffic                      519040                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              247646                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.023772                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.152338                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    241759     97.62%     97.62% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      5887      2.38%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                247646                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            434465500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            30187801                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           317265999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          463139                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       231569                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests          904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              4982                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         4982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst             13820                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            201783                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               215603                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst            13820                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           201783                       # number of overall hits (Count)
system.l2cache.overallHits::total              215603                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            6240                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            9727                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              15967                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           6240                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           9727                       # number of overall misses (Count)
system.l2cache.overallMisses::total             15967                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    477112000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    505222500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     982334500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    477112000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    505222500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    982334500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst         20060                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        211510                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           231570                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst        20060                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       211510                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          231570                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.311067                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.045988                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.068951                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.311067                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.045988                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.068951                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 76460.256410                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 51940.217950                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61522.797019                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 76460.256410                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 51940.217950                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61522.797019                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            8110                       # number of writebacks (Count)
system.l2cache.writebacks::total                 8110                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         6240                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         9727                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          15967                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         6240                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         9727                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         15967                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    414722000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    407952500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    822674500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    414722000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    407952500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    822674500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.311067                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.045988                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.068951                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.311067                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.045988                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.068951                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66461.858974                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 41940.217950                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 51523.423311                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66461.858974                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 41940.217950                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 51523.423311                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     16075                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         4875                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         4875                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         40304                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            40304                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7059                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7059                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    348930500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    348930500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        47363                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        47363                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.149040                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.149040                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 49430.585069                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 49430.585069                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         7059                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         7059                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    278340500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    278340500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.149040                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.149040                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 39430.585069                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 39430.585069                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst        13820                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       161479                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       175299                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         6240                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2668                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         8908                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    477112000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    156292000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    633404000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst        20060                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       164147                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       184207                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.311067                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.016254                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.048359                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 76460.256410                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 58580.209895                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 71105.074091                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         6240                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2668                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         8908                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    414722000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    129612000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    544334000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.311067                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.016254                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.048359                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66461.858974                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 48580.209895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 61106.196677                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       202896                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       202896                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       202896                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       202896                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  461924                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 16587                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 27.848556                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               30186500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.937483                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   102.332067                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   408.730449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001831                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.199867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.798302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             176                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              11                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              33                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             292                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               3721155                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              3721155                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      6980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      6239.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      4167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001452187500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          407                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          407                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               45646                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               6583                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15967                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       8110                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15967                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     8110                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5561                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1130                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15967                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 8110                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    9657                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          407                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.815725                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.462094                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     56.678098                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63            401     98.53%     98.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127            2      0.49%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            1      0.25%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255            2      0.49%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.25%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           407                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          407                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.157248                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.130435                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.954554                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              157     38.57%     38.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               30      7.37%     45.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              219     53.81%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.25%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           407                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  355904                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1021888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               519040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              15426705.78303630                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              7835572.36177268                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   66241547000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2751237.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       399296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       266688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       446912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 6027883.596189859323                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 4025996.304748059716                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 6746707.990414135158                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         6240                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         9727                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         8110                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    192143500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    117129500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1840610877250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30792.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     12041.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 226955718.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       399296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       622528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1021824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       399296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       399296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       519040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       519040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         6239                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         9727                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         8110                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           8110                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        6027884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        9397856                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          15425740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      6027884                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       6027884                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      7835572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          7835572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      7835572                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       6027884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       9397856                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         23261312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                10406                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                6983                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               114160500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              52030000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          309273000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10970.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29720.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                6914                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               6220                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   261.495178                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   172.092713                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   262.688457                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1455     34.23%     34.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1291     30.37%     64.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          484     11.39%     75.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          338      7.95%     83.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          226      5.32%     89.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           98      2.31%     91.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           55      1.29%     92.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           66      1.55%     94.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          238      5.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                665984                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             446912                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               10.053880                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                6.746708                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         9374820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         4956270                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       19549320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4577940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5228742480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1972967790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  23776414560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   31016583180                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   468.234976                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61790785750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2211820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2241823750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        21105840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        11191455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       55170780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      31873320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5228742480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2847625380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  23039893920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   31235603175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   471.541363                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59867971000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2211820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4164724250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8907                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8110                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              7859                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7059                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7059                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8908                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port        47902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        47902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   47902                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port      1540864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      1540864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1540864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15967                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15967    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15967                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66416086500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            32188000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           41898750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          31936                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        15969                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
