--------------------------------------------------------------------------------
Release 9.1.03i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx\9.1\bin\nt\trce.exe -ise
C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/sram_test.ise -intstyle ise -e 3 -s
4 -xml top top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_P2P = MAXDELAY FROM TIMEGRP "PADS" 
   TO TIMEGRP "PADS" 20 ns; ignored during timing analysis.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 166.67 ns HIGH 50%;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.513ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 20 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_low_dcm_CLKDV_BUF = PERIOD TIMEGRP 
"Inst_low_dcm_CLKDV_BUF" TS_clk_in         * 16 HIGH 50%;

 171 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.177ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_mid_dcm_CLKFX_BUF = PERIOD TIMEGRP 
"Inst_mid_dcm_CLKFX_BUF" TS_clk_in         / 4.16666667 HIGH 50%;

 330 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  33.562ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns BEFORE COMP "clk_in";

 8 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.879ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "clk_in";

 45 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   8.569ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
d<0>        |    6.861(R)|   -2.839(R)|clock_25m         |   0.000|
d<1>        |    6.858(R)|   -2.836(R)|clock_25m         |   0.000|
d<2>        |    6.857(R)|   -2.835(R)|clock_25m         |   0.000|
d<3>        |    6.857(R)|   -2.835(R)|clock_25m         |   0.000|
d<4>        |    6.857(R)|   -2.835(R)|clock_25m         |   0.000|
d<5>        |    6.860(R)|   -2.838(R)|clock_25m         |   0.000|
d<6>        |    6.860(R)|   -2.838(R)|clock_25m         |   0.000|
d<7>        |    6.879(R)|   -2.860(R)|clock_25m         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_in to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
a<0>         |    8.114(R)|clock_25m         |   0.000|
a<1>         |    8.141(R)|clock_25m         |   0.000|
a<2>         |    6.347(R)|clock_25m         |   0.000|
a<3>         |    6.714(R)|clock_25m         |   0.000|
a<4>         |    6.309(R)|clock_25m         |   0.000|
a<5>         |    6.564(R)|clock_25m         |   0.000|
a<6>         |    5.998(R)|clock_25m         |   0.000|
a<7>         |    6.078(R)|clock_25m         |   0.000|
a<8>         |    5.923(R)|clock_25m         |   0.000|
a<9>         |    6.282(R)|clock_25m         |   0.000|
a<10>        |    5.657(R)|clock_25m         |   0.000|
a<11>        |    5.957(R)|clock_25m         |   0.000|
a<12>        |    5.895(R)|clock_25m         |   0.000|
a<13>        |    5.908(R)|clock_25m         |   0.000|
a<14>        |    6.490(R)|clock_25m         |   0.000|
a<15>        |    6.544(R)|clock_25m         |   0.000|
a<16>        |    6.798(R)|clock_25m         |   0.000|
d<0>         |    7.024(R)|clock_25m         |   0.000|
d<1>         |    7.140(R)|clock_25m         |   0.000|
d<2>         |    8.282(R)|clock_25m         |   0.000|
d<3>         |    7.371(R)|clock_25m         |   0.000|
d<4>         |    8.569(R)|clock_25m         |   0.000|
d<5>         |    8.186(R)|clock_25m         |   0.000|
d<6>         |    8.169(R)|clock_25m         |   0.000|
d<7>         |    7.621(R)|clock_25m         |   0.000|
heartbeat_led|    7.615(R)|clock_25m         |   0.000|
             |    7.298(R)|clock_375K        |   0.000|
oe_n         |    3.630(R)|clock_25m         |   0.000|
we_n         |    3.632(R)|clock_25m         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.327|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = OUT 10 ns AFTER COMP "clk_in";
Largest slack: 6.370 ns; Smallest slack: 1.431 ns; Relative Skew: 4.939 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
a<0>                                           |        1.886|        4.484|
a<1>                                           |        1.859|        4.511|
a<2>                                           |        3.653|        2.717|
a<3>                                           |        3.286|        3.084|
a<4>                                           |        3.691|        2.679|
a<5>                                           |        3.436|        2.934|
a<6>                                           |        4.002|        2.368|
a<7>                                           |        3.922|        2.448|
a<8>                                           |        4.077|        2.293|
a<9>                                           |        3.718|        2.652|
a<10>                                          |        4.343|        2.027|
a<11>                                          |        4.043|        2.327|
a<12>                                          |        4.105|        2.265|
a<13>                                          |        4.092|        2.278|
a<14>                                          |        3.510|        2.860|
a<15>                                          |        3.456|        2.914|
a<16>                                          |        3.202|        3.168|
d<0>                                           |        2.976|        3.394|
d<1>                                           |        2.860|        3.510|
d<2>                                           |        1.718|        4.652|
d<3>                                           |        2.629|        3.741|
d<4>                                           |        1.431|        4.939|
d<5>                                           |        1.814|        4.556|
d<6>                                           |        1.831|        4.539|
d<7>                                           |        2.379|        3.991|
heartbeat_led                                  |        2.385|        3.985|
oe_n                                           |        6.370|        0.000|
we_n                                           |        6.368|        0.002|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 558 paths, 0 nets, and 301 connections

Design statistics:
   Minimum period:  33.562ns   (Maximum frequency:  29.796MHz)
   Minimum input required time before clock:   6.879ns
   Minimum output required time after clock:   8.569ns


Analysis completed Wed Aug 22 23:25:18 2007 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 105 MB



