<stg><name>load_vec</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:1 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_7, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:2 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_6, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:3 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_5, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:4 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_4, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:5 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_3, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:6 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_2, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:7 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_1, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:8 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_0, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:10 %store_ln12 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %add_ln12 = add i10 %i_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln12 = icmp_eq  i10 %i_2, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="10">
<![CDATA[
for.inc.split:0 %trunc_ln12 = trunc i10 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_2, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:5 %zext_ln12 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %i_vec_0_addr = getelementptr i32 %i_vec_0, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %i_vec_1_addr = getelementptr i32 %i_vec_1, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %i_vec_2_addr = getelementptr i32 %i_vec_2, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %i_vec_3_addr = getelementptr i32 %i_vec_3, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %i_vec_4_addr = getelementptr i32 %i_vec_4, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %i_vec_5_addr = getelementptr i32 %i_vec_5, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_5_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %i_vec_6_addr = getelementptr i32 %i_vec_6, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %i_vec_7_addr = getelementptr i32 %i_vec_7, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="i_vec_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:14 %muxLogicRAMAddr_to_i_vec_0_load = muxlogic i7 %i_vec_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:15 %i_vec_0_load = load i7 %i_vec_0_addr

]]></Node>
<StgValue><ssdm name="i_vec_0_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:16 %muxLogicRAMAddr_to_i_vec_1_load = muxlogic i7 %i_vec_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:17 %i_vec_1_load = load i7 %i_vec_1_addr

]]></Node>
<StgValue><ssdm name="i_vec_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:18 %muxLogicRAMAddr_to_i_vec_2_load = muxlogic i7 %i_vec_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:19 %i_vec_2_load = load i7 %i_vec_2_addr

]]></Node>
<StgValue><ssdm name="i_vec_2_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:20 %muxLogicRAMAddr_to_i_vec_3_load = muxlogic i7 %i_vec_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_3_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:21 %i_vec_3_load = load i7 %i_vec_3_addr

]]></Node>
<StgValue><ssdm name="i_vec_3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:22 %muxLogicRAMAddr_to_i_vec_4_load = muxlogic i7 %i_vec_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_4_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:23 %i_vec_4_load = load i7 %i_vec_4_addr

]]></Node>
<StgValue><ssdm name="i_vec_4_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:24 %muxLogicRAMAddr_to_i_vec_5_load = muxlogic i7 %i_vec_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_5_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:25 %i_vec_5_load = load i7 %i_vec_5_addr

]]></Node>
<StgValue><ssdm name="i_vec_5_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:26 %muxLogicRAMAddr_to_i_vec_6_load = muxlogic i7 %i_vec_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_6_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:27 %i_vec_6_load = load i7 %i_vec_6_addr

]]></Node>
<StgValue><ssdm name="i_vec_6_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:28 %muxLogicRAMAddr_to_i_vec_7_load = muxlogic i7 %i_vec_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_i_vec_7_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:29 %i_vec_7_load = load i7 %i_vec_7_addr

]]></Node>
<StgValue><ssdm name="i_vec_7_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:34 %store_ln12 = store i10 %add_ln12, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.end:0 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_106

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:15 %i_vec_0_load = load i7 %i_vec_0_addr

]]></Node>
<StgValue><ssdm name="i_vec_0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:17 %i_vec_1_load = load i7 %i_vec_1_addr

]]></Node>
<StgValue><ssdm name="i_vec_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:19 %i_vec_2_load = load i7 %i_vec_2_addr

]]></Node>
<StgValue><ssdm name="i_vec_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:21 %i_vec_3_load = load i7 %i_vec_3_addr

]]></Node>
<StgValue><ssdm name="i_vec_3_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:23 %i_vec_4_load = load i7 %i_vec_4_addr

]]></Node>
<StgValue><ssdm name="i_vec_4_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:25 %i_vec_5_load = load i7 %i_vec_5_addr

]]></Node>
<StgValue><ssdm name="i_vec_5_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:27 %i_vec_6_load = load i7 %i_vec_6_addr

]]></Node>
<StgValue><ssdm name="i_vec_6_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:29 %i_vec_7_load = load i7 %i_vec_7_addr

]]></Node>
<StgValue><ssdm name="i_vec_7_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc.split:30 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %i_vec_0_load, i3 1, i32 %i_vec_1_load, i3 2, i32 %i_vec_2_load, i3 3, i32 %i_vec_3_load, i3 4, i32 %i_vec_4_load, i3 5, i32 %i_vec_5_load, i3 6, i32 %i_vec_6_load, i3 7, i32 %i_vec_7_load, i32 <undef>, i3 %trunc_ln12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %bitcast_ln15 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split:32 %muxLogicFIFOData_to_write_ln15 = muxlogic i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln15"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:33 %write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vector_stream, i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:35 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="i_vec_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="i_vec_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="i_vec_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="i_vec_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="i_vec_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="i_vec_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="i_vec_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="i_vec_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="i_vec_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="vector_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="vector_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="85" from="StgValue_84" to="i" fromId="84" toId="5">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="i_vec_7" to="specstablecontent_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="6">
</dataflow>
<dataflow id="92" from="p_str" to="specstablecontent_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="7">
</dataflow>
<dataflow id="94" from="i_vec_6" to="specstablecontent_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="7">
</dataflow>
<dataflow id="96" from="p_str" to="specstablecontent_ln0" fromId="91" toId="7">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="8">
</dataflow>
<dataflow id="98" from="i_vec_5" to="specstablecontent_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="8">
</dataflow>
<dataflow id="100" from="p_str" to="specstablecontent_ln0" fromId="91" toId="8">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="102" from="i_vec_4" to="specstablecontent_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="103" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="104" from="p_str" to="specstablecontent_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="106" from="i_vec_3" to="specstablecontent_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="108" from="p_str" to="specstablecontent_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="110" from="i_vec_2" to="specstablecontent_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="112" from="p_str" to="specstablecontent_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="114" from="i_vec_1" to="specstablecontent_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="116" from="p_str" to="specstablecontent_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="118" from="i_vec_0" to="specstablecontent_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_89" to="specstablecontent_ln0" fromId="89" toId="13">
</dataflow>
<dataflow id="120" from="p_str" to="specstablecontent_ln0" fromId="91" toId="13">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="121" toId="14">
</dataflow>
<dataflow id="123" from="vector_stream" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="125" from="empty_65" to="specinterface_ln0" fromId="124" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="128" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="130" from="empty_113" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="132" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="133" from="empty_113" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="134" from="empty_113" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="135" from="empty_113" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="138" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="139" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="140" from="empty_113" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="141" from="empty_113" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specinterface_ln0" fromId="142" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="145" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="147" from="StgValue_146" to="store_ln12" fromId="146" toId="15">
</dataflow>
<dataflow id="148" from="i" to="store_ln12" fromId="5" toId="15">
</dataflow>
<dataflow id="149" from="i" to="i_2" fromId="5" toId="17">
</dataflow>
<dataflow id="150" from="i_2" to="add_ln12" fromId="17" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_151" to="add_ln12" fromId="151" toId="18">
</dataflow>
<dataflow id="153" from="i_2" to="icmp_ln12" fromId="17" toId="19">
</dataflow>
<dataflow id="155" from="StgValue_154" to="icmp_ln12" fromId="154" toId="19">
</dataflow>
<dataflow id="156" from="icmp_ln12" to="br_ln12" fromId="19" toId="20">
</dataflow>
<dataflow id="157" from="i_2" to="trunc_ln12" fromId="17" toId="21">
</dataflow>
<dataflow id="159" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln" fromId="158" toId="22">
</dataflow>
<dataflow id="160" from="i_2" to="lshr_ln" fromId="17" toId="22">
</dataflow>
<dataflow id="162" from="StgValue_161" to="lshr_ln" fromId="161" toId="22">
</dataflow>
<dataflow id="164" from="StgValue_163" to="lshr_ln" fromId="163" toId="22">
</dataflow>
<dataflow id="165" from="lshr_ln" to="zext_ln12" fromId="22" toId="23">
</dataflow>
<dataflow id="166" from="i_vec_0" to="i_vec_0_addr" fromId="75" toId="24">
</dataflow>
<dataflow id="168" from="StgValue_167" to="i_vec_0_addr" fromId="167" toId="24">
</dataflow>
<dataflow id="169" from="zext_ln12" to="i_vec_0_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="170" from="i_vec_1" to="i_vec_1_addr" fromId="76" toId="25">
</dataflow>
<dataflow id="171" from="StgValue_167" to="i_vec_1_addr" fromId="167" toId="25">
</dataflow>
<dataflow id="172" from="zext_ln12" to="i_vec_1_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="173" from="i_vec_2" to="i_vec_2_addr" fromId="77" toId="26">
</dataflow>
<dataflow id="174" from="StgValue_167" to="i_vec_2_addr" fromId="167" toId="26">
</dataflow>
<dataflow id="175" from="zext_ln12" to="i_vec_2_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="176" from="i_vec_3" to="i_vec_3_addr" fromId="78" toId="27">
</dataflow>
<dataflow id="177" from="StgValue_167" to="i_vec_3_addr" fromId="167" toId="27">
</dataflow>
<dataflow id="178" from="zext_ln12" to="i_vec_3_addr" fromId="23" toId="27">
</dataflow>
<dataflow id="179" from="i_vec_4" to="i_vec_4_addr" fromId="79" toId="28">
</dataflow>
<dataflow id="180" from="StgValue_167" to="i_vec_4_addr" fromId="167" toId="28">
</dataflow>
<dataflow id="181" from="zext_ln12" to="i_vec_4_addr" fromId="23" toId="28">
</dataflow>
<dataflow id="182" from="i_vec_5" to="i_vec_5_addr" fromId="80" toId="29">
</dataflow>
<dataflow id="183" from="StgValue_167" to="i_vec_5_addr" fromId="167" toId="29">
</dataflow>
<dataflow id="184" from="zext_ln12" to="i_vec_5_addr" fromId="23" toId="29">
</dataflow>
<dataflow id="185" from="i_vec_6" to="i_vec_6_addr" fromId="81" toId="30">
</dataflow>
<dataflow id="186" from="StgValue_167" to="i_vec_6_addr" fromId="167" toId="30">
</dataflow>
<dataflow id="187" from="zext_ln12" to="i_vec_6_addr" fromId="23" toId="30">
</dataflow>
<dataflow id="188" from="i_vec_7" to="i_vec_7_addr" fromId="82" toId="31">
</dataflow>
<dataflow id="189" from="StgValue_167" to="i_vec_7_addr" fromId="167" toId="31">
</dataflow>
<dataflow id="190" from="zext_ln12" to="i_vec_7_addr" fromId="23" toId="31">
</dataflow>
<dataflow id="191" from="i_vec_0_addr" to="muxLogicRAMAddr_to_i_vec_0_load" fromId="24" toId="32">
</dataflow>
<dataflow id="192" from="i_vec_0_addr" to="i_vec_0_load" fromId="24" toId="33">
</dataflow>
<dataflow id="193" from="i_vec_1_addr" to="muxLogicRAMAddr_to_i_vec_1_load" fromId="25" toId="34">
</dataflow>
<dataflow id="194" from="i_vec_1_addr" to="i_vec_1_load" fromId="25" toId="35">
</dataflow>
<dataflow id="195" from="i_vec_2_addr" to="muxLogicRAMAddr_to_i_vec_2_load" fromId="26" toId="36">
</dataflow>
<dataflow id="196" from="i_vec_2_addr" to="i_vec_2_load" fromId="26" toId="37">
</dataflow>
<dataflow id="197" from="i_vec_3_addr" to="muxLogicRAMAddr_to_i_vec_3_load" fromId="27" toId="38">
</dataflow>
<dataflow id="198" from="i_vec_3_addr" to="i_vec_3_load" fromId="27" toId="39">
</dataflow>
<dataflow id="199" from="i_vec_4_addr" to="muxLogicRAMAddr_to_i_vec_4_load" fromId="28" toId="40">
</dataflow>
<dataflow id="200" from="i_vec_4_addr" to="i_vec_4_load" fromId="28" toId="41">
</dataflow>
<dataflow id="201" from="i_vec_5_addr" to="muxLogicRAMAddr_to_i_vec_5_load" fromId="29" toId="42">
</dataflow>
<dataflow id="202" from="i_vec_5_addr" to="i_vec_5_load" fromId="29" toId="43">
</dataflow>
<dataflow id="203" from="i_vec_6_addr" to="muxLogicRAMAddr_to_i_vec_6_load" fromId="30" toId="44">
</dataflow>
<dataflow id="204" from="i_vec_6_addr" to="i_vec_6_load" fromId="30" toId="45">
</dataflow>
<dataflow id="205" from="i_vec_7_addr" to="muxLogicRAMAddr_to_i_vec_7_load" fromId="31" toId="46">
</dataflow>
<dataflow id="206" from="i_vec_7_addr" to="i_vec_7_load" fromId="31" toId="47">
</dataflow>
<dataflow id="207" from="add_ln12" to="store_ln12" fromId="18" toId="48">
</dataflow>
<dataflow id="208" from="i" to="store_ln12" fromId="5" toId="48">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecPipeline" to="specpipeline_ln13" fromId="209" toId="49">
</dataflow>
<dataflow id="211" from="StgValue_84" to="specpipeline_ln13" fromId="84" toId="49">
</dataflow>
<dataflow id="212" from="StgValue_126" to="specpipeline_ln13" fromId="126" toId="49">
</dataflow>
<dataflow id="213" from="StgValue_126" to="specpipeline_ln13" fromId="126" toId="49">
</dataflow>
<dataflow id="214" from="StgValue_126" to="specpipeline_ln13" fromId="126" toId="49">
</dataflow>
<dataflow id="215" from="empty_113" to="specpipeline_ln13" fromId="129" toId="49">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln14" fromId="216" toId="50">
</dataflow>
<dataflow id="219" from="StgValue_218" to="speclooptripcount_ln14" fromId="218" toId="50">
</dataflow>
<dataflow id="220" from="StgValue_218" to="speclooptripcount_ln14" fromId="218" toId="50">
</dataflow>
<dataflow id="221" from="StgValue_218" to="speclooptripcount_ln14" fromId="218" toId="50">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="222" toId="51">
</dataflow>
<dataflow id="225" from="empty_106" to="specloopname_ln12" fromId="224" toId="51">
</dataflow>
<dataflow id="226" from="i_vec_0_addr" to="i_vec_0_load" fromId="24" toId="52">
</dataflow>
<dataflow id="227" from="i_vec_1_addr" to="i_vec_1_load" fromId="25" toId="53">
</dataflow>
<dataflow id="228" from="i_vec_2_addr" to="i_vec_2_load" fromId="26" toId="54">
</dataflow>
<dataflow id="229" from="i_vec_3_addr" to="i_vec_3_load" fromId="27" toId="55">
</dataflow>
<dataflow id="230" from="i_vec_4_addr" to="i_vec_4_load" fromId="28" toId="56">
</dataflow>
<dataflow id="231" from="i_vec_5_addr" to="i_vec_5_load" fromId="29" toId="57">
</dataflow>
<dataflow id="232" from="i_vec_6_addr" to="i_vec_6_load" fromId="30" toId="58">
</dataflow>
<dataflow id="233" from="i_vec_7_addr" to="i_vec_7_load" fromId="31" toId="59">
</dataflow>
<dataflow id="235" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp" fromId="234" toId="60">
</dataflow>
<dataflow id="237" from="StgValue_236" to="tmp" fromId="236" toId="60">
</dataflow>
<dataflow id="238" from="i_vec_0_load" to="tmp" fromId="52" toId="60">
</dataflow>
<dataflow id="240" from="StgValue_239" to="tmp" fromId="239" toId="60">
</dataflow>
<dataflow id="241" from="i_vec_1_load" to="tmp" fromId="53" toId="60">
</dataflow>
<dataflow id="243" from="StgValue_242" to="tmp" fromId="242" toId="60">
</dataflow>
<dataflow id="244" from="i_vec_2_load" to="tmp" fromId="54" toId="60">
</dataflow>
<dataflow id="246" from="StgValue_245" to="tmp" fromId="245" toId="60">
</dataflow>
<dataflow id="247" from="i_vec_3_load" to="tmp" fromId="55" toId="60">
</dataflow>
<dataflow id="249" from="StgValue_248" to="tmp" fromId="248" toId="60">
</dataflow>
<dataflow id="250" from="i_vec_4_load" to="tmp" fromId="56" toId="60">
</dataflow>
<dataflow id="252" from="StgValue_251" to="tmp" fromId="251" toId="60">
</dataflow>
<dataflow id="253" from="i_vec_5_load" to="tmp" fromId="57" toId="60">
</dataflow>
<dataflow id="255" from="StgValue_254" to="tmp" fromId="254" toId="60">
</dataflow>
<dataflow id="256" from="i_vec_6_load" to="tmp" fromId="58" toId="60">
</dataflow>
<dataflow id="258" from="StgValue_257" to="tmp" fromId="257" toId="60">
</dataflow>
<dataflow id="259" from="i_vec_7_load" to="tmp" fromId="59" toId="60">
</dataflow>
<dataflow id="261" from="StgValue_260" to="tmp" fromId="260" toId="60">
</dataflow>
<dataflow id="262" from="trunc_ln12" to="tmp" fromId="21" toId="60">
</dataflow>
<dataflow id="263" from="tmp" to="bitcast_ln15" fromId="60" toId="61">
</dataflow>
<dataflow id="264" from="bitcast_ln15" to="muxLogicFIFOData_to_write_ln15" fromId="61" toId="62">
</dataflow>
<dataflow id="266" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln15" fromId="265" toId="63">
</dataflow>
<dataflow id="267" from="vector_stream" to="write_ln15" fromId="83" toId="63">
</dataflow>
<dataflow id="268" from="bitcast_ln15" to="write_ln15" fromId="61" toId="63">
</dataflow>
<dataflow id="269" from="icmp_ln12" to="StgValue_2" fromId="19" toId="2">
</dataflow>
</dataflows>


</stg>
