
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

Modified Files: 10
FID:  path (prevtimestamp, timestamp)
0        C:\Gowin\Gowin_V1.9.2Beta\IDE\ipcore\FIFO\data\edc.v (N/A, 2019-08-30 13:58:12)
1        C:\Gowin\Gowin_V1.9.2Beta\IDE\ipcore\FIFO\data\fifo.v (N/A, 2019-08-30 13:58:12)
2        C:\Gowin\Gowin_V1.9.2Beta\IDE\ipcore\FIFO\data\fifo_top.v (N/A, 2019-08-30 13:58:12)
3        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v (N/A, 2019-08-03 01:46:04)
4        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\hypermods.v (N/A, 2019-08-03 00:54:14)
5        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2019-08-03 00:54:14)
6        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2019-08-03 00:54:14)
7        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2019-08-03 00:54:14)
8        C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\fifo_define.v (N/A, 2019-09-27 12:37:56)
9        C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\fifo_parameter.v (N/A, 2019-09-27 12:37:56)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
0        work.LCD_FIFO.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_V1.9.2Beta\IDE\ipcore\FIFO\data\fifo_top.v (N/A, 2019-08-30 13:58:12) <-- (module definition)
1        work.\~edc.LCD_FIFO.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_V1.9.2Beta\IDE\ipcore\FIFO\data\edc.v (N/A, 2019-08-30 13:58:12) <-- (module definition)
2        work.\~fifo.LCD_FIFO.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_V1.9.2Beta\IDE\ipcore\FIFO\data\fifo.v (N/A, 2019-08-30 13:58:12) <-- (module definition)
                        C:\Gowin\Gowin_V1.9.2Beta\IDE\ipcore\FIFO\data\fifo_top.v (N/A, 2019-08-30 13:58:12) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
