# **VHDL Invariants**

1. VHDL is NOT case sensitive
\begin{cases}
    * Dout <= A and B;
    * doUt <= a AnD B; 
\end{cases}
