Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 02:54:10 2023
| Host         : Evette running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ExpSixTLD_timing_summary_routed.rpt -pb ExpSixTLD_timing_summary_routed.pb -rpx ExpSixTLD_timing_summary_routed.rpx -warn_on_violation
| Design       : ExpSixTLD
| Device       : 7a35ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          730         
TIMING-18  Warning   Missing input or output delay  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.821    -3174.427                    763                 1728        0.165        0.000                      0                 1728        3.750        0.000                       0                   227  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.821    -3174.427                    763                 1728        0.165        0.000                      0                 1728        3.750        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          763  Failing Endpoints,  Worst Slack       -5.821ns,  Total Violation    -3174.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.821ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_9/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.224ns  (logic 5.361ns (35.214%)  route 9.863ns (64.786%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.436    19.420    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.544 r  OTTER_MEMORY/memory_reg_bram_9_i_3/O
                         net (fo=1, routed)           0.798    20.341    OTTER_MEMORY/memory_reg_bram_9_i_3_n_0
    RAMB36_X2Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.486    14.828    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_9/CLKARDCLK
                         clock pessimism              0.259    15.087    
                         clock uncertainty           -0.035    15.052    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.520    OTTER_MEMORY/memory_reg_bram_9
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -20.341    
  -------------------------------------------------------------------
                         slack                                 -5.821    

Slack (VIOLATED) :        -5.814ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_9/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.217ns  (logic 5.361ns (35.231%)  route 9.856ns (64.769%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.522    19.506    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.124    19.630 r  OTTER_MEMORY/memory_reg_bram_9_i_5/O
                         net (fo=1, routed)           0.704    20.334    OTTER_MEMORY/memory_reg_bram_9_i_5_n_0
    RAMB36_X2Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_9/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.486    14.828    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_9/CLKARDCLK
                         clock pessimism              0.259    15.087    
                         clock uncertainty           -0.035    15.052    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    14.520    OTTER_MEMORY/memory_reg_bram_9
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -20.334    
  -------------------------------------------------------------------
                         slack                                 -5.814    

Slack (VIOLATED) :        -5.732ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_10/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 5.361ns (35.401%)  route 9.783ns (64.599%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.531    19.515    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124    19.639 r  OTTER_MEMORY/memory_reg_bram_10_i_5/O
                         net (fo=1, routed)           0.622    20.261    OTTER_MEMORY/memory_reg_bram_10_i_5_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_10/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.495    14.837    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_10/CLKARDCLK
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    14.529    OTTER_MEMORY/memory_reg_bram_10
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -20.261    
  -------------------------------------------------------------------
                         slack                                 -5.732    

Slack (VIOLATED) :        -5.729ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.061ns  (logic 5.361ns (35.595%)  route 9.700ns (64.405%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.540    19.524    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124    19.648 r  OTTER_MEMORY/memory_reg_bram_1_i_5/O
                         net (fo=1, routed)           0.530    20.178    OTTER_MEMORY/memory_reg_bram_1_i_5_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.488    14.830    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_1/CLKARDCLK
                         clock pessimism              0.187    15.017    
                         clock uncertainty           -0.035    14.982    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    14.450    OTTER_MEMORY/memory_reg_bram_1
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -5.729    

Slack (VIOLATED) :        -5.712ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.124ns  (logic 5.361ns (35.447%)  route 9.763ns (64.553%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.196    19.180    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I3_O)        0.124    19.304 r  OTTER_MEMORY/memory_reg_bram_10_i_6_comp/O
                         net (fo=1, routed)           0.937    20.241    OTTER_MEMORY/memory_reg_bram_10_i_6_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_10/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.495    14.837    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_10/CLKARDCLK
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.529    OTTER_MEMORY/memory_reg_bram_10
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -20.241    
  -------------------------------------------------------------------
                         slack                                 -5.712    

Slack (VIOLATED) :        -5.649ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_13/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 5.361ns (35.807%)  route 9.611ns (64.193%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.642    19.626    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.750 r  OTTER_MEMORY/memory_reg_bram_13_i_5/O
                         net (fo=1, routed)           0.339    20.089    OTTER_MEMORY/memory_reg_bram_13_i_5_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_13/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.478    14.820    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_13/CLKARDCLK
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    14.440    OTTER_MEMORY/memory_reg_bram_13
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -20.089    
  -------------------------------------------------------------------
                         slack                                 -5.649    

Slack (VIOLATED) :        -5.626ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_13/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.949ns  (logic 5.361ns (35.863%)  route 9.588ns (64.137%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.330    19.314    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  OTTER_MEMORY/memory_reg_bram_13_i_4/O
                         net (fo=1, routed)           0.628    20.066    OTTER_MEMORY/memory_reg_bram_13_i_4_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_13/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.478    14.820    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_13/CLKARDCLK
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    14.440    OTTER_MEMORY/memory_reg_bram_13
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -20.066    
  -------------------------------------------------------------------
                         slack                                 -5.626    

Slack (VIOLATED) :        -5.621ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_15/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.948ns  (logic 5.361ns (35.864%)  route 9.587ns (64.136%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          0.757    18.741    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.865 r  OTTER_MEMORY/memory_reg_bram_15_i_3/O
                         net (fo=1, routed)           1.201    20.065    OTTER_MEMORY/memory_reg_bram_15_i_3_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_15/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.483    14.825    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_15/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.445    OTTER_MEMORY/memory_reg_bram_15
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -20.065    
  -------------------------------------------------------------------
                         slack                                 -5.621    

Slack (VIOLATED) :        -5.620ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.943ns  (logic 5.361ns (35.876%)  route 9.582ns (64.124%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.325    19.309    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.124    19.433 r  OTTER_MEMORY/memory_reg_bram_13_i_6/O
                         net (fo=1, routed)           0.627    20.060    OTTER_MEMORY/memory_reg_bram_13_i_6_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.478    14.820    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_13/CLKARDCLK
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.440    OTTER_MEMORY/memory_reg_bram_13
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 -5.620    

Slack (VIOLATED) :        -5.592ns  (required time - arrival time)
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.924ns  (logic 5.361ns (35.921%)  route 9.563ns (64.079%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 f  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          1.581    19.565    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  OTTER_MEMORY/memory_reg_bram_1_i_6/O
                         net (fo=1, routed)           0.353    20.041    OTTER_MEMORY/memory_reg_bram_1_i_6_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.488    14.830    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_1/CLKARDCLK
                         clock pessimism              0.187    15.017    
                         clock uncertainty           -0.035    14.982    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.450    OTTER_MEMORY/memory_reg_bram_1
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -20.041    
  -------------------------------------------------------------------
                         slack                                 -5.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PC/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.497%)  route 0.515ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  PC/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[8]/Q
                         net (fo=21, routed)          0.515     2.097    OTTER_MEMORY/Q[6]
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.871     1.998    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.250     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.931    OTTER_MEMORY/memory_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PC/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.330%)  route 0.375ns (72.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  PC/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[12]/Q
                         net (fo=22, routed)          0.375     1.957    OTTER_MEMORY/Q[10]
    SLICE_X39Y17         FDRE                                         r  OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.824     1.951    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/C
                         clock pessimism             -0.250     1.701    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.070     1.771    OTTER_MEMORY/memory_reg_mux_sel_b_pos_3
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PC/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.368%)  route 0.551ns (79.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  PC/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[10]/Q
                         net (fo=21, routed)          0.551     2.133    OTTER_MEMORY/Q[8]
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.871     1.998    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.250     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.931    OTTER_MEMORY/memory_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 PC/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.133%)  route 0.559ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  PC/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[5]/Q
                         net (fo=21, routed)          0.559     2.141    OTTER_MEMORY/Q[3]
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.871     1.998    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.250     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.931    OTTER_MEMORY/memory_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PC/data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.014%)  route 0.401ns (73.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  PC/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[13]/Q
                         net (fo=22, routed)          0.401     1.983    OTTER_MEMORY/Q[11]
    SLICE_X37Y18         FDRE                                         r  OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.823     1.950    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                         clock pessimism             -0.250     1.700    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.070     1.770    OTTER_MEMORY/memory_reg_mux_sel_b_pos_2
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PC/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.982%)  route 0.565ns (80.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  PC/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[11]/Q
                         net (fo=21, routed)          0.565     2.146    OTTER_MEMORY/Q[9]
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.871     1.998    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.250     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.931    OTTER_MEMORY/memory_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 PC/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.164ns (22.760%)  route 0.557ns (77.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.443    PC/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  PC/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  PC/data_out_reg[2]/Q
                         net (fo=22, routed)          0.557     2.163    OTTER_MEMORY/Q[0]
    RAMB36_X1Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.005    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                         clock pessimism             -0.250     1.755    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.938    OTTER_MEMORY/memory_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 PC/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.591%)  route 0.579ns (80.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  PC/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[9]/Q
                         net (fo=21, routed)          0.579     2.160    OTTER_MEMORY/Q[7]
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.871     1.998    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.250     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.931    OTTER_MEMORY/memory_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 PC/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.506%)  route 0.621ns (81.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  PC/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[8]/Q
                         net (fo=21, routed)          0.621     2.203    OTTER_MEMORY/Q[6]
    RAMB36_X1Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.876     2.003    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                         clock pessimism             -0.250     1.753    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.936    OTTER_MEMORY/memory_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 PC/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OTTER_MEMORY/memory_reg_bram_5/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.506%)  route 0.621ns (81.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    PC/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  PC/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC/data_out_reg[8]/Q
                         net (fo=21, routed)          0.621     2.203    OTTER_MEMORY/Q[6]
    RAMB36_X1Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_5/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.866     1.993    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                         clock pessimism             -0.250     1.743    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.926    OTTER_MEMORY/memory_reg_bram_5
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   OTTER_MEMORY/memory_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   OTTER_MEMORY/memory_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   OTTER_MEMORY/memory_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   OTTER_MEMORY/memory_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   OTTER_MEMORY/memory_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   OTTER_MEMORY/memory_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   OTTER_MEMORY/memory_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   OTTER_MEMORY/memory_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   OTTER_MEMORY/memory_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   OTTER_MEMORY/memory_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  RegFile/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.792ns  (logic 7.985ns (36.640%)  route 13.808ns (63.360%))
  Logic Levels:           14  (CARRY4=3 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.363    11.298    RegFile/reg_file_reg_r2_0_31_18_23/ADDRB1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.642 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=11, routed)          1.157    12.799    OTTER_MEMORY/iobus_out_OBUF[12]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.147 r  OTTER_MEMORY/result0_carry__4_i_4/O
                         net (fo=5, routed)           0.891    14.037    alu/iobus_addr_OBUF[24]_inst_i_3[4]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.587 r  alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.587    alu/result0_carry__4_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.713    alu/result0_carry__5_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.028 r  alu/result0_carry__6/O[3]
                         net (fo=1, routed)           0.402    15.430    OTTER_MEMORY/data0[31]
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.307    15.737 r  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.764    16.501    OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_6_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.625 r  OTTER_MEMORY/iobus_addr_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.807    17.432    OTTER_MEMORY/iobus_addr_OBUF[31]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124    17.556 r  OTTER_MEMORY/iobus_wr_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.304    17.860    OTTER_MEMORY/iobus_wr_OBUF_inst_i_5_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.984 r  OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_comp/O
                         net (fo=97, routed)          2.101    20.084    OTTER_MEMORY/iobus_wr_OBUF_inst_i_2_n_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.124    20.208 r  OTTER_MEMORY/iobus_wr_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.077    24.286    iobus_wr_OBUF
    D10                  OBUF (Prop_obuf_I_O)         2.624    26.910 r  iobus_wr_OBUF_inst/O
                         net (fo=0)                   0.000    26.910    iobus_wr
    D10                                                               r  iobus_wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.167ns  (logic 7.246ns (37.803%)  route 11.921ns (62.197%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.086    11.022    RegFile/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y15         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345    11.367 f  RegFile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          1.043    12.409    OTTER_MEMORY/DIADI[4]
    SLICE_X39Y15         LUT6 (Prop_lut6_I5_O)        0.331    12.740 f  OTTER_MEMORY/result0_carry__0_i_11/O
                         net (fo=20, routed)          1.172    13.912    OTTER_MEMORY/ALU_srcB_Wire[4]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.036 f  OTTER_MEMORY/iobus_addr_OBUF[16]_inst_i_8/O
                         net (fo=4, routed)           1.038    15.074    OTTER_MEMORY/iobus_addr_OBUF[16]_inst_i_8_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.124    15.198 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_8/O
                         net (fo=2, routed)           0.611    15.809    OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_8_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.124    15.933 f  OTTER_MEMORY/iobus_addr_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.411    16.344    OTTER_MEMORY/iobus_addr_OBUF[10]_inst_i_6_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  OTTER_MEMORY/iobus_addr_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.000    16.468    OTTER_MEMORY/iobus_addr_OBUF[10]_inst_i_4_n_0
    SLICE_X29Y8          MUXF7 (Prop_muxf7_I1_O)      0.245    16.713 f  OTTER_MEMORY/iobus_addr_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.323    17.037    OTTER_MEMORY/iobus_addr_OBUF[10]_inst_i_2_n_0
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.298    17.335 r  OTTER_MEMORY/iobus_addr_OBUF[10]_inst_i_1/O
                         net (fo=17, routed)          4.303    21.637    iobus_addr_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         2.647    24.284 r  iobus_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000    24.284    iobus_addr[10]
    H16                                                               r  iobus_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.024ns  (logic 7.103ns (37.336%)  route 11.921ns (62.664%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.614     5.135    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.589 r  OTTER_MEMORY/memory_reg_bram_10/DOBDO[0]
                         net (fo=1, routed)           2.001     9.590    OTTER_MEMORY/memory_reg_bram_10_n_67
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  OTTER_MEMORY/result0_carry__2_i_17/O
                         net (fo=1, routed)           0.000     9.714    OTTER_MEMORY/result0_carry__2_i_17_n_0
    SLICE_X35Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     9.926 r  OTTER_MEMORY/result0_carry__2_i_13/O
                         net (fo=3, routed)           0.000     9.926    OTTER_MEMORY/result0_carry__2_i_13_n_0
    SLICE_X35Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    10.020 r  OTTER_MEMORY/iobus_addr_OBUF[30]_inst_i_10/O
                         net (fo=2, routed)           1.102    11.122    OTTER_MEMORY/irWire[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.316    11.438 r  OTTER_MEMORY/FSM_sequential_PS[1]_i_2/O
                         net (fo=16, routed)          0.876    12.314    OTTER_MEMORY/FSM_sequential_PS[1]_i_2_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.438 r  OTTER_MEMORY/result0_carry__0_i_11_replica_1/O
                         net (fo=39, routed)          0.916    13.355    OTTER_MEMORY/ALU_srcB_Wire[4]_repN_1
    SLICE_X40Y8          LUT5 (Prop_lut5_I2_O)        0.124    13.479 f  OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.597    14.076    OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_11_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.200 r  OTTER_MEMORY/iobus_addr_OBUF[7]_inst_i_13/O
                         net (fo=4, routed)           0.819    15.019    OTTER_MEMORY/iobus_addr_OBUF[7]_inst_i_13_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.143 f  OTTER_MEMORY/iobus_addr_OBUF[7]_inst_i_11/O
                         net (fo=2, routed)           0.757    15.900    OTTER_MEMORY/iobus_addr_OBUF[7]_inst_i_11_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124    16.024 f  OTTER_MEMORY/iobus_addr_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.310    16.334    OTTER_MEMORY/iobus_addr_OBUF[8]_inst_i_6_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.458 f  OTTER_MEMORY/iobus_addr_OBUF[8]_inst_i_4/O
                         net (fo=2, routed)           0.000    16.458    OTTER_MEMORY/iobus_addr_OBUF[8]_inst_i_4_n_0
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    16.672 f  OTTER_MEMORY/iobus_addr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.469    17.141    OTTER_MEMORY/iobus_addr_OBUF[8]_inst_i_2_n_0
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.297    17.438 r  OTTER_MEMORY/iobus_addr_OBUF[8]_inst_i_1/O
                         net (fo=17, routed)          4.073    21.511    iobus_addr_OBUF[8]
    G15                  OBUF (Prop_obuf_I_O)         2.648    24.159 r  iobus_addr_OBUF[8]_inst/O
                         net (fo=0)                   0.000    24.159    iobus_addr[8]
    G15                                                               r  iobus_addr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.021ns  (logic 7.700ns (40.480%)  route 11.321ns (59.520%))
  Logic Levels:           13  (CARRY4=3 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.596     5.117    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     7.571 r  OTTER_MEMORY/memory_reg_bram_8/DOBDO[21]
                         net (fo=1, routed)           1.934     9.505    OTTER_MEMORY/memory_reg_bram_8_n_46
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.000     9.629    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_30_n_0
    SLICE_X37Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     9.841    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X37Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     9.935 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          1.551    11.487    RegFile/reg_file_reg_r2_0_31_6_11/ADDRB1
    SLICE_X38Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.344    11.831 r  RegFile/reg_file_reg_r2_0_31_6_11/RAMB/O
                         net (fo=12, routed)          1.073    12.903    OTTER_MEMORY/iobus_out_OBUF[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.348    13.251 r  OTTER_MEMORY/i__carry__0_i_12/O
                         net (fo=6, routed)           0.683    13.935    OTTER_MEMORY/ALU_srcB_Wire[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.124    14.059 r  OTTER_MEMORY/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.522    alu/result0_inferred__6/i__carry__1_0[0]
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.048 r  alu/result0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.048    alu/result0_inferred__6/i__carry__0_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  alu/result0_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.162    alu/result0_inferred__6/i__carry__1_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.276 r  alu/result0_inferred__6/i__carry__2/CO[3]
                         net (fo=1, routed)           0.899    16.175    OTTER_MEMORY/CO[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.124    16.299 r  OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    16.299    OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_7_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    16.516 r  OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.343    16.859    OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.299    17.158 r  OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_1/O
                         net (fo=101, routed)         4.374    21.532    iobus_addr_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         2.606    24.138 r  iobus_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.138    iobus_addr[0]
    H14                                                               r  iobus_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.929ns  (logic 7.270ns (38.405%)  route 11.659ns (61.595%))
  Logic Levels:           12  (LUT1=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.609     5.130    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     7.584 r  OTTER_MEMORY/memory_reg_bram_1/DOBDO[20]
                         net (fo=1, routed)           1.856     9.440    OTTER_MEMORY/memory_reg_bram_1_n_47
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.564 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.000     9.564    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_32_n_0
    SLICE_X39Y14         MUXF7 (Prop_muxf7_I0_O)      0.238     9.802 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     9.802    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X39Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     9.906 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=43, routed)          1.474    11.380    RegFile/reg_file_reg_r2_0_31_18_23/ADDRC0
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.345    11.725 f  RegFile/reg_file_reg_r2_0_31_18_23/RAMC/O
                         net (fo=15, routed)          1.271    12.996    OTTER_MEMORY/iobus_out_OBUF[14]
    SLICE_X42Y10         LUT6 (Prop_lut6_I1_O)        0.331    13.327 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_30/O
                         net (fo=1, routed)           0.789    14.116    OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_30_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.240 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_26/O
                         net (fo=1, routed)           0.491    14.731    RegFile/iobus_addr_OBUF[1]_inst_i_6_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.855 f  RegFile/iobus_addr_OBUF[9]_inst_i_11/O
                         net (fo=10, routed)          0.528    15.383    OTTER_MEMORY/memory_reg_bram_15_2
    SLICE_X41Y8          LUT2 (Prop_lut2_I1_O)        0.124    15.507 f  OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           0.739    16.246    OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_6_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.370 f  OTTER_MEMORY/iobus_addr_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.000    16.370    OTTER_MEMORY/iobus_addr_OBUF[2]_inst_i_3_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    16.582 f  OTTER_MEMORY/iobus_addr_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.364    16.945    OTTER_MEMORY/iobus_addr_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.299    17.244 r  OTTER_MEMORY/iobus_addr_OBUF[2]_inst_i_1/O
                         net (fo=17, routed)          4.148    21.392    iobus_addr_OBUF[2]
    F17                  OBUF (Prop_obuf_I_O)         2.667    24.059 r  iobus_addr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.059    iobus_addr[2]
    F17                                                               r  iobus_addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.783ns  (logic 7.247ns (38.582%)  route 11.536ns (61.418%))
  Logic Levels:           12  (LUT1=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.609     5.130    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     7.584 r  OTTER_MEMORY/memory_reg_bram_1/DOBDO[20]
                         net (fo=1, routed)           1.856     9.440    OTTER_MEMORY/memory_reg_bram_1_n_47
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.564 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.000     9.564    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_32_n_0
    SLICE_X39Y14         MUXF7 (Prop_muxf7_I0_O)      0.238     9.802 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     9.802    OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X39Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     9.906 r  OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=43, routed)          1.474    11.380    RegFile/reg_file_reg_r2_0_31_18_23/ADDRC0
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.345    11.725 f  RegFile/reg_file_reg_r2_0_31_18_23/RAMC/O
                         net (fo=15, routed)          1.271    12.996    OTTER_MEMORY/iobus_out_OBUF[14]
    SLICE_X42Y10         LUT6 (Prop_lut6_I1_O)        0.331    13.327 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_30/O
                         net (fo=1, routed)           0.789    14.116    OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_30_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.240 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_26/O
                         net (fo=1, routed)           0.491    14.731    RegFile/iobus_addr_OBUF[1]_inst_i_6_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.855 f  RegFile/iobus_addr_OBUF[9]_inst_i_11/O
                         net (fo=10, routed)          0.528    15.383    OTTER_MEMORY/memory_reg_bram_15_2
    SLICE_X41Y8          LUT2 (Prop_lut2_I1_O)        0.124    15.507 f  OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           0.760    16.267    OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_6_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.391 f  OTTER_MEMORY/iobus_addr_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.000    16.391    OTTER_MEMORY/iobus_addr_OBUF[3]_inst_i_3_n_0
    SLICE_X34Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    16.600 f  OTTER_MEMORY/iobus_addr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.700    17.300    OTTER_MEMORY/iobus_addr_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.297    17.597 r  OTTER_MEMORY/iobus_addr_OBUF[3]_inst_i_1/O
                         net (fo=17, routed)          3.668    21.264    iobus_addr_OBUF[3]
    H18                  OBUF (Prop_obuf_I_O)         2.649    23.913 r  iobus_addr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.913    iobus_addr[3]
    H18                                                               r  iobus_addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.702ns  (logic 6.715ns (35.907%)  route 11.987ns (64.093%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.608     5.129    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     7.583 r  OTTER_MEMORY/memory_reg_bram_14/DOBDO[17]
                         net (fo=1, routed)           1.976     9.559    OTTER_MEMORY/memory_reg_bram_14_n_50
    SLICE_X36Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.000     9.683    OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     9.900 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.000     9.900    OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X36Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     9.994 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.302    11.296    RegFile/reg_file_reg_r1_0_31_24_29/ADDRA2
    SLICE_X38Y9          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.316    11.612 r  RegFile/reg_file_reg_r1_0_31_24_29/RAMA_D1/O
                         net (fo=6, routed)           0.958    12.570    OTTER_MEMORY/rs1Wire[25]
    SLICE_X38Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.694 f  OTTER_MEMORY/result0_carry__5_i_11/O
                         net (fo=11, routed)          0.800    13.494    OTTER_MEMORY/result0_carry__5_i_11_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    13.618 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_27/O
                         net (fo=2, routed)           0.696    14.313    OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_27_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.437 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           0.975    15.413    OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_12_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.537 r  OTTER_MEMORY/iobus_addr_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.315    15.852    OTTER_MEMORY/iobus_addr_OBUF[5]_inst_i_7_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.976 f  OTTER_MEMORY/iobus_addr_OBUF[4]_inst_i_9/O
                         net (fo=2, routed)           0.415    16.391    OTTER_MEMORY/iobus_addr_OBUF[4]_inst_i_9_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.515 f  OTTER_MEMORY/iobus_addr_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.451    16.965    OTTER_MEMORY/iobus_addr_OBUF[4]_inst_i_5_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.089 r  OTTER_MEMORY/iobus_addr_OBUF[4]_inst_i_1/O
                         net (fo=17, routed)          4.099    21.189    iobus_addr_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         2.642    23.831 r  iobus_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.831    iobus_addr[4]
    H17                                                               r  iobus_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.538ns  (logic 6.722ns (36.260%)  route 11.816ns (63.740%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.608     5.129    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     7.583 r  OTTER_MEMORY/memory_reg_bram_14/DOBDO[17]
                         net (fo=1, routed)           1.976     9.559    OTTER_MEMORY/memory_reg_bram_14_n_50
    SLICE_X36Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.000     9.683    OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     9.900 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.000     9.900    OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X36Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     9.994 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.300    11.294    RegFile/reg_file_reg_r1_0_31_24_29/ADDRB2
    SLICE_X38Y9          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.316    11.610 r  RegFile/reg_file_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=6, routed)           0.968    12.578    OTTER_MEMORY/rs1Wire[27]
    SLICE_X40Y12         LUT5 (Prop_lut5_I4_O)        0.124    12.702 f  OTTER_MEMORY/result0_carry__5_i_9/O
                         net (fo=15, routed)          0.899    13.601    OTTER_MEMORY/result0_carry__5_i_9_n_0
    SLICE_X37Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.725 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_28/O
                         net (fo=2, routed)           0.360    14.084    OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_28_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.208 f  OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_14/O
                         net (fo=4, routed)           0.979    15.188    OTTER_MEMORY/iobus_addr_OBUF[9]_inst_i_14_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  OTTER_MEMORY/iobus_addr_OBUF[11]_inst_i_24/O
                         net (fo=2, routed)           0.650    15.962    OTTER_MEMORY/iobus_addr_OBUF[11]_inst_i_24_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    16.086 f  OTTER_MEMORY/iobus_addr_OBUF[11]_inst_i_19/O
                         net (fo=2, routed)           0.322    16.408    OTTER_MEMORY/iobus_addr_OBUF[11]_inst_i_19_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.532 f  OTTER_MEMORY/iobus_addr_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.496    17.028    OTTER_MEMORY/iobus_addr_OBUF[11]_inst_i_7_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    17.152 r  OTTER_MEMORY/iobus_addr_OBUF[11]_inst_i_1/O
                         net (fo=17, routed)          3.867    21.019    iobus_addr_OBUF[11]
    F18                  OBUF (Prop_obuf_I_O)         2.649    23.668 r  iobus_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000    23.668    iobus_addr[11]
    F18                                                               r  iobus_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.526ns  (logic 7.093ns (38.288%)  route 11.433ns (61.712%))
  Logic Levels:           13  (LUT1=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.614     5.135    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.589 r  OTTER_MEMORY/memory_reg_bram_10/DOBDO[0]
                         net (fo=1, routed)           2.001     9.590    OTTER_MEMORY/memory_reg_bram_10_n_67
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  OTTER_MEMORY/result0_carry__2_i_17/O
                         net (fo=1, routed)           0.000     9.714    OTTER_MEMORY/result0_carry__2_i_17_n_0
    SLICE_X35Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     9.926 r  OTTER_MEMORY/result0_carry__2_i_13/O
                         net (fo=3, routed)           0.000     9.926    OTTER_MEMORY/result0_carry__2_i_13_n_0
    SLICE_X35Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    10.020 r  OTTER_MEMORY/iobus_addr_OBUF[30]_inst_i_10/O
                         net (fo=2, routed)           1.102    11.122    OTTER_MEMORY/irWire[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.316    11.438 r  OTTER_MEMORY/FSM_sequential_PS[1]_i_2/O
                         net (fo=16, routed)          0.876    12.314    OTTER_MEMORY/FSM_sequential_PS[1]_i_2_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.438 f  OTTER_MEMORY/result0_carry__0_i_11_replica_1/O
                         net (fo=39, routed)          0.825    13.263    OTTER_MEMORY/ALU_srcB_Wire[4]_repN_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  OTTER_MEMORY/iobus_addr_OBUF[4]_inst_i_8/O
                         net (fo=23, routed)          0.889    14.277    OTTER_MEMORY/iobus_addr_OBUF[4]_inst_i_8_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    14.401 r  OTTER_MEMORY/iobus_addr_OBUF[7]_inst_i_12/O
                         net (fo=2, routed)           0.580    14.980    OTTER_MEMORY/iobus_addr_OBUF[7]_inst_i_12_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.104 r  OTTER_MEMORY/iobus_addr_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.855    15.960    OTTER_MEMORY/iobus_addr_OBUF[5]_inst_i_9_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.084 r  OTTER_MEMORY/iobus_addr_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.151    16.235    OTTER_MEMORY/iobus_addr_OBUF[6]_inst_i_5_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.359 f  OTTER_MEMORY/iobus_addr_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.000    16.359    OTTER_MEMORY/iobus_addr_OBUF[6]_inst_i_3_n_0
    SLICE_X37Y5          MUXF7 (Prop_muxf7_I0_O)      0.212    16.571 f  OTTER_MEMORY/iobus_addr_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.299    16.870    OTTER_MEMORY/iobus_addr_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y4          LUT1 (Prop_lut1_I0_O)        0.299    17.169 r  OTTER_MEMORY/iobus_addr_OBUF[6]_inst_i_1/O
                         net (fo=17, routed)          3.854    21.023    iobus_addr_OBUF[6]
    G14                  OBUF (Prop_obuf_I_O)         2.638    23.661 r  iobus_addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.661    iobus_addr[6]
    G14                                                               r  iobus_addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.350ns  (logic 6.731ns (36.682%)  route 11.619ns (63.318%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.598     5.119    OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     7.573 r  OTTER_MEMORY/memory_reg_bram_13/DOBDO[15]
                         net (fo=1, routed)           1.880     9.453    OTTER_MEMORY/memory_reg_bram_13_n_52
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.577 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.000     9.577    OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X37Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     9.794 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.000     9.794    OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X37Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     9.888 r  OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.480    11.369    RegFile/reg_file_reg_r1_0_31_18_23/ADDRC0
    SLICE_X34Y14         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.345    11.714 r  RegFile/reg_file_reg_r1_0_31_18_23/RAMC/O
                         net (fo=12, routed)          0.836    12.549    OTTER_MEMORY/rs1Wire[22]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.331    12.880 r  OTTER_MEMORY/result0_carry__4_i_2/O
                         net (fo=8, routed)           1.039    13.920    OTTER_MEMORY/ALU_srcA_Wire[17]
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.124    14.044 f  OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_16/O
                         net (fo=4, routed)           1.010    15.053    OTTER_MEMORY/iobus_addr_OBUF[0]_inst_i_16_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    15.177 r  OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_9/O
                         net (fo=5, routed)           0.814    15.991    OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_9_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.124    16.115 f  OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_3_comp/O
                         net (fo=1, routed)           0.350    16.465    OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_3_n_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I3_O)        0.124    16.589 r  OTTER_MEMORY/iobus_addr_OBUF[1]_inst_i_1_comp/O
                         net (fo=17, routed)          4.211    20.799    iobus_addr_OBUF[1]
    E18                  OBUF (Prop_obuf_I_O)         2.670    23.470 r  iobus_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.470    iobus_addr[1]
    E18                                                               r  iobus_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.095ns  (logic 1.673ns (54.055%)  route 1.422ns (45.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    RegFile/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.919 r  RegFile/reg_file_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=26, routed)          1.422     3.341    iobus_out_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.195     4.536 r  iobus_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.536    iobus_out[1]
    C16                                                               r  iobus_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.211ns  (logic 1.658ns (51.644%)  route 1.553ns (48.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.443    RegFile/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y10         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.921 r  RegFile/reg_file_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=29, routed)          1.553     3.473    iobus_out_OBUF[7]
    E15                  OBUF (Prop_obuf_I_O)         1.180     4.654 r  iobus_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.654    iobus_out[7]
    E15                                                               r  iobus_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.272ns  (logic 1.678ns (51.287%)  route 1.594ns (48.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.554     1.436    RegFile/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X34Y19         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.826 r  RegFile/reg_file_reg_r2_0_31_12_17/RAMC/O
                         net (fo=11, routed)          1.594     3.420    iobus_out_OBUF[16]
    A14                  OBUF (Prop_obuf_I_O)         1.288     4.708 r  iobus_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.708    iobus_out[16]
    A14                                                               r  iobus_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_addr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.318ns  (logic 1.723ns (51.932%)  route 1.595ns (48.068%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.439    RegFile/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X38Y17         RAMD32                                       r  RegFile/reg_file_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.829 r  RegFile/reg_file_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          0.178     2.006    OTTER_MEMORY/rs1Wire[16]
    SLICE_X39Y16         LUT5 (Prop_lut5_I4_O)        0.113     2.119 f  OTTER_MEMORY/i__carry__1_i_13/O
                         net (fo=7, routed)           0.449     2.568    OTTER_MEMORY/i__carry__1_i_13_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.613 f  OTTER_MEMORY/iobus_addr_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.097     2.711    OTTER_MEMORY/iobus_addr_OBUF[16]_inst_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.756 r  OTTER_MEMORY/iobus_addr_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.871     3.626    iobus_addr_OBUF[16]
    N6                   OBUF (Prop_obuf_I_O)         1.130     4.757 r  iobus_addr_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.757    iobus_addr[16]
    N6                                                                r  iobus_addr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.753ns (52.812%)  route 1.566ns (47.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    RegFile/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.933 r  RegFile/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=28, routed)          1.566     3.499    iobus_out_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.261     4.760 r  iobus_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.760    iobus_out[0]
    B17                                                               r  iobus_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.327ns  (logic 1.571ns (47.208%)  route 1.756ns (52.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.554     1.436    RegFile/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X34Y19         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.824 r  RegFile/reg_file_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=13, routed)          1.756     3.580    iobus_out_OBUF[15]
    C14                  OBUF (Prop_obuf_I_O)         1.183     4.762 r  iobus_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.762    iobus_out[15]
    C14                                                               r  iobus_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_18_23/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.347ns  (logic 1.692ns (50.560%)  route 1.655ns (49.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    RegFile/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X38Y13         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_18_23/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.919 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMA_D1/O
                         net (fo=10, routed)          1.655     3.573    iobus_out_OBUF[19]
    B12                  OBUF (Prop_obuf_I_O)         1.214     4.787 r  iobus_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.787    iobus_out[19]
    B12                                                               r  iobus_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.584ns (47.325%)  route 1.763ns (52.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.441    RegFile/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X38Y13         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.829 r  RegFile/reg_file_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=15, routed)          1.763     3.592    iobus_out_OBUF[21]
    D11                  OBUF (Prop_obuf_I_O)         1.196     4.788 r  iobus_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.788    iobus_out[21]
    D11                                                               r  iobus_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.655ns (49.157%)  route 1.712ns (50.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.554     1.436    RegFile/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X34Y19         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.830 r  RegFile/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=15, routed)          1.712     3.541    iobus_out_OBUF[14]
    B15                  OBUF (Prop_obuf_I_O)         1.261     4.802 r  iobus_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.802    iobus_out[14]
    B15                                                               r  iobus_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegFile/reg_file_reg_r2_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iobus_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.582ns (47.051%)  route 1.780ns (52.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.443    RegFile/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y10         RAMD32                                       r  RegFile/reg_file_reg_r2_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.831 r  RegFile/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=10, routed)          1.780     3.611    iobus_out_OBUF[9]
    E13                  OBUF (Prop_obuf_I_O)         1.194     4.805 r  iobus_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.805    iobus_out[9]
    E13                                                               r  iobus_out[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            my_fsm/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 1.106ns (28.852%)  route 2.727ns (71.148%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N1                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  RST_IBUF_inst/O
                         net (fo=2, routed)           2.727     3.683    my_fsm/RST_IBUF
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.150     3.833 r  my_fsm/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     3.833    my_fsm/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X43Y11         FDRE                                         r  my_fsm/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.444     4.787    my_fsm/clk_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  my_fsm/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            my_fsm/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.080ns (29.839%)  route 2.539ns (70.161%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N1                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  RST_IBUF_inst/O
                         net (fo=2, routed)           2.539     3.495    OTTER_MEMORY/RST_IBUF
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.619 r  OTTER_MEMORY/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.619    my_fsm/FSM_sequential_PS_reg[1]_1
    SLICE_X44Y17         FDRE                                         r  my_fsm/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.440     4.783    my_fsm/clk_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  my_fsm/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 iobus_in[5]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.686ns  (logic 0.940ns (34.975%)  route 1.747ns (65.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  iobus_in[5] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[5]
    T7                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  iobus_in_IBUF[5]_inst/O
                         net (fo=1, routed)           1.747     2.686    OTTER_MEMORY/ioBuffer_reg[31]_0[5]
    SLICE_X52Y18         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.442     4.785    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[5]/C

Slack:                    inf
  Source:                 iobus_in[0]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.629ns  (logic 0.914ns (34.774%)  route 1.715ns (65.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  iobus_in[0] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  iobus_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.715     2.629    OTTER_MEMORY/ioBuffer_reg[31]_0[0]
    SLICE_X53Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.449     4.792    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[0]/C

Slack:                    inf
  Source:                 iobus_in[3]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.949ns (36.902%)  route 1.623ns (63.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  iobus_in[3] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[3]
    V6                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  iobus_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.623     2.572    OTTER_MEMORY/ioBuffer_reg[31]_0[3]
    SLICE_X54Y15         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.446     4.789    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[3]/C

Slack:                    inf
  Source:                 iobus_in[31]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.957ns (37.265%)  route 1.611ns (62.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  iobus_in[31] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[31]
    P1                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  iobus_in_IBUF[31]_inst/O
                         net (fo=1, routed)           1.611     2.568    OTTER_MEMORY/ioBuffer_reg[31]_0[31]
    SLICE_X55Y18         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.442     4.785    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[31]/C

Slack:                    inf
  Source:                 iobus_in[30]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 0.939ns (36.596%)  route 1.626ns (63.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  iobus_in[30] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[30]
    M4                   IBUF (Prop_ibuf_I_O)         0.939     0.939 r  iobus_in_IBUF[30]_inst/O
                         net (fo=1, routed)           1.626     2.565    OTTER_MEMORY/ioBuffer_reg[31]_0[30]
    SLICE_X55Y18         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.442     4.785    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[30]/C

Slack:                    inf
  Source:                 iobus_in[1]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.956ns (37.578%)  route 1.587ns (62.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  iobus_in[1] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[1]
    V7                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  iobus_in_IBUF[1]_inst/O
                         net (fo=1, routed)           1.587     2.543    OTTER_MEMORY/ioBuffer_reg[31]_0[1]
    SLICE_X54Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.449     4.792    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[1]/C

Slack:                    inf
  Source:                 iobus_in[2]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.535ns  (logic 0.953ns (37.614%)  route 1.581ns (62.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  iobus_in[2] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[2]
    V8                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  iobus_in_IBUF[2]_inst/O
                         net (fo=1, routed)           1.581     2.535    OTTER_MEMORY/ioBuffer_reg[31]_0[2]
    SLICE_X54Y12         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.448     4.791    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[2]/C

Slack:                    inf
  Source:                 iobus_in[27]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.522ns  (logic 0.944ns (37.427%)  route 1.578ns (62.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  iobus_in[27] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[27]
    N2                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  iobus_in_IBUF[27]_inst/O
                         net (fo=1, routed)           1.578     2.522    OTTER_MEMORY/ioBuffer_reg[31]_0[27]
    SLICE_X54Y16         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.445     4.788    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iobus_in[11]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.147ns (22.418%)  route 0.509ns (77.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  iobus_in[11] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[11]
    P5                   IBUF (Prop_ibuf_I_O)         0.147     0.147 r  iobus_in_IBUF[11]_inst/O
                         net (fo=1, routed)           0.509     0.656    OTTER_MEMORY/ioBuffer_reg[31]_0[11]
    SLICE_X54Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.835     1.962    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[11]/C

Slack:                    inf
  Source:                 iobus_in[21]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.071%)  route 0.502ns (72.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  iobus_in[21] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[21]
    T2                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  iobus_in_IBUF[21]_inst/O
                         net (fo=1, routed)           0.502     0.688    OTTER_MEMORY/ioBuffer_reg[31]_0[21]
    SLICE_X54Y20         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.826     1.953    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[21]/C

Slack:                    inf
  Source:                 iobus_in[14]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.179ns (26.041%)  route 0.509ns (73.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  iobus_in[14] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[14]
    U4                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  iobus_in_IBUF[14]_inst/O
                         net (fo=1, routed)           0.509     0.689    OTTER_MEMORY/ioBuffer_reg[31]_0[14]
    SLICE_X54Y14         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.959    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[14]/C

Slack:                    inf
  Source:                 iobus_in[12]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.161ns (22.879%)  route 0.544ns (77.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  iobus_in[12] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[12]
    P6                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iobus_in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.544     0.705    OTTER_MEMORY/ioBuffer_reg[31]_0[12]
    SLICE_X54Y13         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.959    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[12]/C

Slack:                    inf
  Source:                 iobus_in[16]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.175ns (23.852%)  route 0.558ns (76.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  iobus_in[16] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[16]
    T4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  iobus_in_IBUF[16]_inst/O
                         net (fo=1, routed)           0.558     0.733    OTTER_MEMORY/ioBuffer_reg[31]_0[16]
    SLICE_X52Y17         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.956    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[16]/C

Slack:                    inf
  Source:                 iobus_in[9]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.177ns (23.971%)  route 0.560ns (76.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  iobus_in[9] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[9]
    U5                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  iobus_in_IBUF[9]_inst/O
                         net (fo=1, routed)           0.560     0.737    OTTER_MEMORY/ioBuffer_reg[31]_0[9]
    SLICE_X54Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.835     1.962    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[9]/C

Slack:                    inf
  Source:                 iobus_in[10]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.184ns (24.833%)  route 0.558ns (75.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  iobus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[10]
    U6                   IBUF (Prop_ibuf_I_O)         0.184     0.184 r  iobus_in_IBUF[10]_inst/O
                         net (fo=1, routed)           0.558     0.743    OTTER_MEMORY/ioBuffer_reg[31]_0[10]
    SLICE_X52Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.835     1.962    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[10]/C

Slack:                    inf
  Source:                 iobus_in[19]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.194ns (25.803%)  route 0.557ns (74.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  iobus_in[19] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[19]
    U1                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  iobus_in_IBUF[19]_inst/O
                         net (fo=1, routed)           0.557     0.751    OTTER_MEMORY/ioBuffer_reg[31]_0[19]
    SLICE_X52Y17         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.956    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[19]/C

Slack:                    inf
  Source:                 iobus_in[22]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.183ns (23.916%)  route 0.584ns (76.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  iobus_in[22] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[22]
    R3                   IBUF (Prop_ibuf_I_O)         0.183     0.183 r  iobus_in_IBUF[22]_inst/O
                         net (fo=1, routed)           0.584     0.767    OTTER_MEMORY/ioBuffer_reg[31]_0[22]
    SLICE_X55Y19         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.827     1.954    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[22]/C

Slack:                    inf
  Source:                 iobus_in[24]
                            (input port)
  Destination:            OTTER_MEMORY/ioBuffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.181ns (23.575%)  route 0.586ns (76.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  iobus_in[24] (IN)
                         net (fo=0)                   0.000     0.000    iobus_in[24]
    R2                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  iobus_in_IBUF[24]_inst/O
                         net (fo=1, routed)           0.586     0.767    OTTER_MEMORY/ioBuffer_reg[31]_0[24]
    SLICE_X55Y19         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.827     1.954    OTTER_MEMORY/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  OTTER_MEMORY/ioBuffer_reg[24]/C





