{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 20:36:37 2008 " "Info: Processing started: Fri Dec 26 20:36:37 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dlock -c dlock --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dlock -c dlock --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dlock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dlock-behave " "Info: Found design unit 1: dlock-behave" {  } { { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dlock " "Info: Found entity 1: dlock" {  } { { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_control-behave " "Info: Found design unit 1: dl_control-behave" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_control " "Info: Found entity 1: dl_control" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_counter-behave " "Info: Found design unit 1: dl_counter-behave" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_counter " "Info: Found entity 1: dl_counter" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_reg-behave " "Info: Found design unit 1: dl_reg-behave" {  } { { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_reg " "Info: Found entity 1: dl_reg" {  } { { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_cmp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_cmp-behave " "Info: Found design unit 1: dl_cmp-behave" {  } { { "dl_cmp.vhd" "" { Text "E:/dlock/dl_cmp.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_cmp " "Info: Found entity 1: dl_cmp" {  } { { "dl_cmp.vhd" "" { Text "E:/dlock/dl_cmp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_coder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_coder-behave " "Info: Found design unit 1: dl_coder-behave" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_coder " "Info: Found entity 1: dl_coder" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_conuter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_conuter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_counter2-behave " "Info: Found design unit 1: dl_counter2-behave" {  } { { "dl_conuter2.vhd" "" { Text "E:/dlock/dl_conuter2.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_counter2 " "Info: Found entity 1: dl_counter2" {  } { { "dl_conuter2.vhd" "" { Text "E:/dlock/dl_conuter2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dlock " "Info: Elaborating entity \"dlock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_control dl_control:CONTROL " "Info: Elaborating entity \"dl_control\" for hierarchy \"dl_control:CONTROL\"" {  } { { "dlock.vhd" "CONTROL" { Text "E:/dlock/dlock.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_counter dl_counter:CONUTER " "Info: Elaborating entity \"dl_counter\" for hierarchy \"dl_counter:CONUTER\"" {  } { { "dlock.vhd" "CONUTER" { Text "E:/dlock/dlock.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_counter2 dl_counter2:COUNTER2 " "Info: Elaborating entity \"dl_counter2\" for hierarchy \"dl_counter2:COUNTER2\"" {  } { { "dlock.vhd" "COUNTER2" { Text "E:/dlock/dlock.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_reg dl_reg:REG " "Info: Elaborating entity \"dl_reg\" for hierarchy \"dl_reg:REG\"" {  } { { "dlock.vhd" "REG" { Text "E:/dlock/dlock.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_cmp dl_cmp:COMPARATOR " "Info: Elaborating entity \"dl_cmp\" for hierarchy \"dl_cmp:COMPARATOR\"" {  } { { "dlock.vhd" "COMPARATOR" { Text "E:/dlock/dlock.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_coder dl_coder:CODER " "Info: Elaborating entity \"dl_coder\" for hierarchy \"dl_coder:CODER\"" {  } { { "dlock.vhd" "CODER" { Text "E:/dlock/dlock.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux0\"" {  } { { "dl_reg.vhd" "Mux0" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux1\"" {  } { { "dl_reg.vhd" "Mux1" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux2\"" {  } { { "dl_reg.vhd" "Mux2" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux3\"" {  } { { "dl_reg.vhd" "Mux3" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux4\"" {  } { { "dl_reg.vhd" "Mux4" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux5\"" {  } { { "dl_reg.vhd" "Mux5" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux6\"" {  } { { "dl_reg.vhd" "Mux6" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux7\"" {  } { { "dl_reg.vhd" "Mux7" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux8\"" {  } { { "dl_reg.vhd" "Mux8" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux9\"" {  } { { "dl_reg.vhd" "Mux9" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux10\"" {  } { { "dl_reg.vhd" "Mux10" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux11\"" {  } { { "dl_reg.vhd" "Mux11" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux12\"" {  } { { "dl_reg.vhd" "Mux12" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux13\"" {  } { { "dl_reg.vhd" "Mux13" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux14\"" {  } { { "dl_reg.vhd" "Mux14" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "dl_reg:REG\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dl_reg:REG\|Mux15\"" {  } { { "dl_reg.vhd" "Mux15" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dl_reg:REG\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"dl_reg:REG\|lpm_mux:Mux0\"" {  } { { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "E:/dlock/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 20:36:39 2008 " "Info: Processing ended: Fri Dec 26 20:36:39 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
