0.6
2019.2
Nov  6 2019
21:57:16
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sim_1/new/testbench.v,1631243126,verilog,,,,testbench,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v,1631110207,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,data_ram,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1632576429,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/control.v,,inst_rom,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/control.v,1631508465,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/cpu_pipeline.v,,control,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/cpu_pipeline.v,1632658261,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex.v,,cpu_pipeline,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex.v,1631455964,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex_mem.v,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/predef.vh,ex,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex_mem.v,1631456138,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id.v,,ex_mem,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id.v,1631524168,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id_ex.v,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/predef.vh,id,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id_ex.v,1631195653,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/if_id.v,,id_ex,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/if_id.v,1631083175,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem.v,,if_id,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem.v,1631108214,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem_wb.v,,mem,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem_wb.v,1631109561,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/pc.v,,mem_wb,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/pc.v,1631245339,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/regfile.v,,pc,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/predef.vh,1631249545,verilog,,,,,,,,,,,,
E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/regfile.v,1631172298,verilog,,E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sim_1/new/testbench.v,,regfile,,,../../../../CPU_Pipeline.srcs/sources_1/new,,,,,
