set_global_assignment -name FAMILY "Cyclone 10 GX"
set_global_assignment -name TOP_LEVEL_ENTITY Pulse_Detector
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.4.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:59:12  APRIL 10, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.4.0 Pro Edition"
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/subFilter.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/Pulse_Detector.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/MATLAB_Function.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/Local_Peak.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/FilterTapSystolicWvldin.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/FilterCoef_block1.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/FilterCoef_block.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/FilterCoef.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/FilterBank.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/Discrete_FIR_Filter_HDL_Optimized.v
set_global_assignment -name VERILOG_FILE ../hdl_project_verilog/hdlsrc/project_detect/Compute_Power.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE 10CX220YF780I5G
