// Seed: 2473196349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_16;
  assign id_16 = 1;
  assign id_2  = 1'b0;
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4,
    input uwire id_5,
    output wire id_6,
    output wor id_7,
    input tri id_8,
    output supply1 id_9,
    output supply1 id_10,
    input wand id_11,
    output uwire id_12,
    output uwire id_13,
    input wire id_14,
    input tri1 id_15
    , id_32,
    input wand id_16,
    input tri id_17,
    input tri0 id_18,
    output wand id_19,
    input supply0 id_20,
    output uwire id_21,
    output wire id_22,
    output wire id_23,
    input supply0 id_24,
    output supply1 id_25,
    input tri0 id_26#(.id_33(1))
    , id_34,
    input wor id_27,
    input supply0 id_28,
    input tri id_29,
    input tri id_30
);
  wire id_35;
  xnor (
      id_6,
      id_32,
      id_17,
      id_14,
      id_3,
      id_33,
      id_11,
      id_24,
      id_8,
      id_29,
      id_35,
      id_28,
      id_27,
      id_26,
      id_34,
      id_18,
      id_0,
      id_5,
      id_15,
      id_2,
      id_1,
      id_16,
      id_30,
      id_20
  );
  module_0(
      id_34,
      id_34,
      id_35,
      id_35,
      id_35,
      id_32,
      id_32,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_32,
      id_34,
      id_32
  );
endmodule
