Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 24 14:53:37 2023
| Host         : DESKTOP-F3GIU1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I2C_writing_master_timing_summary_routed.rpt -pb I2C_writing_master_timing_summary_routed.pb -rpx I2C_writing_master_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_writing_master
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (10)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: valid (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: scl_enable_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: scl_internal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.649        0.000                      0                    6        0.199        0.000                      0                    6        3.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
I2C_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
I2C_clock           5.649        0.000                      0                    6        0.199        0.000                      0                    6        3.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  I2C_clock
  To Clock:  I2C_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 scl_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_internal_reg/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I2C_clock rise@8.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.842ns (35.917%)  route 1.502ns (64.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.973     0.973    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.419     1.392 r  scl_counter_reg[0]/Q
                         net (fo=5, routed)           0.701     2.093    scl_counter[0]
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.299     2.392 r  scl_internal_i_3/O
                         net (fo=2, routed)           0.801     3.193    scl_internal_i_3_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124     3.317 r  scl_internal_i_1/O
                         net (fo=1, routed)           0.000     3.317    scl_internal_i_1_n_0
    SLICE_X10Y21         FDPE                                         r  scl_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=5, unset)            0.924     8.924    clock
    SLICE_X10Y21         FDPE                                         r  scl_internal_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y21         FDPE (Setup_fdpe_C_D)        0.077     8.966    scl_internal_reg
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 scl_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I2C_clock rise@8.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.747ns (40.492%)  route 1.098ns (59.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.973     0.973    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.419     1.392 f  scl_counter_reg[0]/Q
                         net (fo=5, routed)           0.476     1.868    scl_counter[0]
    SLICE_X11Y20         LUT5 (Prop_lut5_I4_O)        0.328     2.196 r  scl_counter[0]_i_1/O
                         net (fo=1, routed)           0.621     2.818    scl_counter[0]_i_1_n_0
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=5, unset)            0.924     8.924    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y20         FDPE (Setup_fdpe_C_D)       -0.250     8.639    scl_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 scl_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I2C_clock rise@8.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.842ns (40.896%)  route 1.217ns (59.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.973     0.973    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.419     1.392 r  scl_counter_reg[0]/Q
                         net (fo=5, routed)           0.701     2.093    scl_counter[0]
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.299     2.392 r  scl_internal_i_3/O
                         net (fo=2, routed)           0.516     2.908    scl_internal_i_3_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.032 r  scl_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.032    scl_counter[4]_i_1_n_0
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=5, unset)            0.924     8.924    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[4]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y20         FDPE (Setup_fdpe_C_D)        0.029     8.918    scl_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 scl_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I2C_clock rise@8.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.718ns (48.307%)  route 0.768ns (51.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.973     0.973    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.419     1.392 r  scl_counter_reg[0]/Q
                         net (fo=5, routed)           0.768     2.160    scl_counter[0]
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.299     2.459 r  scl_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.459    scl_counter[3]_i_1_n_0
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=5, unset)            0.924     8.924    clock
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[3]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y20         FDPE (Setup_fdpe_C_D)        0.077     8.966    scl_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 scl_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I2C_clock rise@8.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.718ns (48.372%)  route 0.766ns (51.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.973     0.973    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.419     1.392 r  scl_counter_reg[0]/Q
                         net (fo=5, routed)           0.766     2.158    scl_counter[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.299     2.457 r  scl_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.457    scl_counter[2]_i_1_n_0
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=5, unset)            0.924     8.924    clock
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y20         FDPE (Setup_fdpe_C_D)        0.081     8.970    scl_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 scl_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I2C_clock rise@8.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.734%)  route 0.688ns (54.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.973     0.973    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.456     1.429 r  scl_counter_reg[1]/Q
                         net (fo=4, routed)           0.688     2.117    scl_counter[1]
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.241 r  scl_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.241    scl_counter[1]_i_1_n_0
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=5, unset)            0.924     8.924    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y20         FDPE (Setup_fdpe_C_D)        0.031     8.920    scl_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                  6.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 scl_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_internal_reg/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2C_clock rise@0.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.410     0.410    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.551 r  scl_counter_reg[4]/Q
                         net (fo=2, routed)           0.154     0.705    scl_counter[4]
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.045     0.750 r  scl_internal_i_1/O
                         net (fo=1, routed)           0.000     0.750    scl_internal_i_1_n_0
    SLICE_X10Y21         FDPE                                         r  scl_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.432     0.432    clock
    SLICE_X10Y21         FDPE                                         r  scl_internal_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y21         FDPE (Hold_fdpe_C_D)         0.120     0.552    scl_internal_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 scl_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2C_clock rise@0.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.410     0.410    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.128     0.538 r  scl_counter_reg[0]/Q
                         net (fo=5, routed)           0.096     0.635    scl_counter[0]
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.099     0.734 r  scl_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.734    scl_counter[1]_i_1_n_0
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.432     0.432    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y20         FDPE (Hold_fdpe_C_D)         0.092     0.524    scl_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 scl_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2C_clock rise@0.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.410     0.410    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.551 r  scl_counter_reg[1]/Q
                         net (fo=4, routed)           0.172     0.723    scl_counter[1]
    SLICE_X10Y20         LUT5 (Prop_lut5_I4_O)        0.045     0.768 r  scl_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.768    scl_counter[2]_i_1_n_0
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.432     0.432    clock
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y20         FDPE (Hold_fdpe_C_D)         0.121     0.553    scl_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 scl_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2C_clock rise@0.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.410     0.410    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.551 r  scl_counter_reg[1]/Q
                         net (fo=4, routed)           0.173     0.724    scl_counter[1]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.769 r  scl_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.769    scl_counter[3]_i_1_n_0
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.432     0.432    clock
    SLICE_X10Y20         FDPE                                         r  scl_counter_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y20         FDPE (Hold_fdpe_C_D)         0.120     0.552    scl_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 scl_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2C_clock rise@0.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.410     0.410    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.551 r  scl_counter_reg[4]/Q
                         net (fo=2, routed)           0.168     0.719    scl_counter[4]
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.764 r  scl_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.764    scl_counter[4]_i_1_n_0
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.432     0.432    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y20         FDPE (Hold_fdpe_C_D)         0.091     0.523    scl_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 scl_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scl_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by I2C_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I2C_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2C_clock rise@0.000ns - I2C_clock rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.227ns (35.425%)  route 0.414ns (64.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.410     0.410    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.128     0.538 f  scl_counter_reg[0]/Q
                         net (fo=5, routed)           0.182     0.721    scl_counter[0]
    SLICE_X11Y20         LUT5 (Prop_lut5_I4_O)        0.099     0.820 r  scl_counter[0]_i_1/O
                         net (fo=1, routed)           0.231     1.051    scl_counter[0]_i_1_n_0
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2C_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5, unset)            0.432     0.432    clock
    SLICE_X11Y20         FDPE                                         r  scl_counter_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y20         FDPE (Hold_fdpe_C_D)         0.010     0.442    scl_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2C_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X11Y20  scl_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X11Y20  scl_counter_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X10Y20  scl_counter_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X10Y20  scl_counter_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X11Y20  scl_counter_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X10Y21  scl_internal_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y21  scl_internal_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X10Y20  scl_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X11Y20  scl_counter_reg[4]/C



