Begin Function 'dot_prod_Pipeline_compute'

RTL state condition: (1'b1 == 1'b1)
# ST_4
local mul_ln44 <mul_44> <integer> <Arithmetic><MultiCycle> 'mul' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44>
mul_ln44 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44
reg: mul_ln44_reg_171[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_1
local icmp_ln43 <icmp_43> <integer> <Comparator> 'icmp' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43>
icmp_ln43 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43
reg: icmp_ln43_reg_147[0:0] lv

# ST_2
local va_buffer_load <load_44> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44>
va_buffer_load /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44
reg: va_buffer_load_reg_161[31:0] lv

local vb_buffer_load <load_44> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44>
vb_buffer_load /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44
reg: vb_buffer_load_reg_166[31:0] lv


End Function 'dot_prod_Pipeline_compute'

