//James Jhong
//Jean Kim
//1/18/2022
//EE469 Lab 2

//This module is a Full Adder, capable of doing
//addition between two bits and carry in bit
//outputting either a 1 or 0 sum and a carry out

module fullAdder(a, b, ci, co, sum) ;
	input logic a, b, ci;
	output logic co, sum; 
	
	
endmodule
