# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
cd /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel
vlib work
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:30:21 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 13:30:21 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:30:26 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 13:30:26 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:30:30 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 13:30:30 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:30:33 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:30:33 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:22 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 13:33:22 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:23 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 13:33:23 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:25 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 13:33:25 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:26 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 13:33:26 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:27 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:33:27 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:31 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder_5to32
# -- Compiling architecture behavior of decoder_5to32
# End time: 13:33:31 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:35 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nAdd_Sub
# -- Compiling architecture structure of nAdd_Sub
# End time: 13:33:35 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:40 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture structure of Full_Adder
# End time: 13:33:40 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:44 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Full_Adder
# -- Compiling architecture structure of N_Full_Adder
# End time: 13:33:44 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:46 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 13:33:46 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:54 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structure of FetchLogic
# End time: 13:33:54 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:57 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture regFile of RegisterFile
# End time: 13:33:57 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:58 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 13:33:58 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:33:59 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ProgramCounter
# -- Compiling architecture behavioral of ProgramCounter
# End time: 13:33:59 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:01 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 13:34:01 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:04 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_comp
# -- Compiling architecture dataflow of branch_comp
# End time: 13:34:04 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:05 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrelShifter
# -- Compiling architecture structural of barrelShifter
# End time: 13:34:05 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:07 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 13:34:07 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:10 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture dataflow of controlUnit
# End time: 13:34:10 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:12 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structure of FetchLogic
# End time: 13:34:12 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:14 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ImmGen
# -- Compiling architecture behavioral of ImmGen
# End time: 13:34:14 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:20 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ProgramCounter
# -- Compiling architecture behavioral of ProgramCounter
# End time: 13:34:21 on Oct 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:23 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structure of FetchLogic
# End time: 13:34:23 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:24 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 13:34:24 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:25 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_N
# -- Compiling architecture structure of Reg_N
# End time: 13:34:26 on Oct 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:27 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture regFile of RegisterFile
# End time: 13:34:27 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:34:29 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 13:34:29 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.riscv_processor -voptargs=+acc
# vsim work.riscv_processor -voptargs="+acc" 
# Start time: 13:34:41 on Oct 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(0)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(1)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(2)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(3)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(4)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(5)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(6)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage1(7)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(114): (vopt-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage2(0)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(114): (vopt-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_1/gen_stage2(1)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(0)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(1)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(2)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(3)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(4)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(5)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(6)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(100): (vopt-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage1(7)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(114): (vopt-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage2(0)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd(114): (vopt-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#         Region: /RISCV_Processor/RF/mux_2/gen_stage2(1)
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -16 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -15 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -14 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -13 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -12 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -11 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -10 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -9 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -8 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -7 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -6 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -5 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -8 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -7 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -6 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -5 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(113): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(113): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(127): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=52.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
# Break key hit
quit -sim
# End time: 13:35:09 on Oct 26,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 72
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:37:14 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# -- Loading entity mux2t1
# End time: 13:37:14 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:37:20 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:37:20 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.riscv_processor
# vsim -voptargs="+acc" work.riscv_processor 
# Start time: 13:37:43 on Oct 26,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:38:34 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# -- Loading entity mux2t1
# End time: 13:38:34 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:38:35 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:38:35 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 13:39:21 on Oct 26,2025, Elapsed time: 0:01:38
# Errors: 0, Warnings: 20
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:39:25 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# -- Loading entity mux2t1
# End time: 13:39:25 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:39:27 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:39:28 on Oct 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:39:30 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 13:39:30 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.riscv_processor
# vsim -voptargs="+acc" work.riscv_processor 
# Start time: 13:39:37 on Oct 26,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
quit -sim
# End time: 13:41:53 on Oct 26,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 20
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:42:27 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 13:42:27 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:42:30 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 13:42:30 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:42:32 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 13:42:32 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:42:33 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 13:42:33 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:42:34 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 13:42:34 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:42:37 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:42:37 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:42:39 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 13:42:39 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.riscv_processor
# vsim -voptargs="+acc" work.riscv_processor 
# Start time: 13:42:45 on Oct 26,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_1/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(2) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(3) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(4) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(5) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(6) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE1 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage1(7) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(0) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# ** Warning: (vsim-3473) Component instance "MUX4_STAGE2 : mux4t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/RF/mux_2/gen_stage2(1) File: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
quit -sim
# End time: 13:46:12 on Oct 26,2025, Elapsed time: 0:03:27
# Errors: 0, Warnings: 20
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:23 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 13:46:23 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:25 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 13:46:25 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:27 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 13:46:27 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:28 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 13:46:29 on Oct 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:30 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:46:30 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:35 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 13:46:35 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:37 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 13:46:37 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:38 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrelShifter
# -- Compiling architecture structural of barrelShifter
# End time: 13:46:38 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:40 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_comp
# -- Compiling architecture dataflow of branch_comp
# End time: 13:46:40 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:42 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture dataflow of controlUnit
# End time: 13:46:42 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:45 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder_5to32
# -- Compiling architecture behavior of decoder_5to32
# End time: 13:46:45 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:47 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 13:46:47 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:48 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structure of FetchLogic
# End time: 13:46:48 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:50 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture structure of Full_Adder
# End time: 13:46:50 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:51 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ImmGen
# -- Compiling architecture behavioral of ImmGen
# End time: 13:46:51 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:53 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionMemory
# -- Compiling architecture behavioral of InstructionMemory
# -- Loading entity mem
# End time: 13:46:53 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:55 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 13:46:55 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:57 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 13:46:57 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:46:59 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 13:46:59 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:01 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 13:47:01 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:02 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 13:47:02 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:08 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 13:47:08 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:10 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 13:47:10 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:12 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrelShifter
# -- Compiling architecture structural of barrelShifter
# End time: 13:47:12 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:18 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_comp
# -- Compiling architecture dataflow of branch_comp
# End time: 13:47:18 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:19 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture dataflow of controlUnit
# End time: 13:47:19 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:21 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder_5to32
# -- Compiling architecture behavior of decoder_5to32
# End time: 13:47:21 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:23 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 13:47:23 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:25 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structure of FetchLogic
# End time: 13:47:25 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:27 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture structure of Full_Adder
# End time: 13:47:28 on Oct 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:29 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ImmGen
# -- Compiling architecture behavioral of ImmGen
# End time: 13:47:29 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:31 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionMemory
# -- Compiling architecture behavioral of InstructionMemory
# -- Loading entity mem
# End time: 13:47:31 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:33 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 13:47:33 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:35 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 13:47:35 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:37 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 13:47:37 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:39 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 13:47:39 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:41 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 13:47:41 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:43 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 13:47:43 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:44 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:47:44 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:46 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Full_Adder
# -- Compiling architecture structure of N_Full_Adder
# End time: 13:47:46 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:47 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nAdd_Sub
# -- Compiling architecture structure of nAdd_Sub
# End time: 13:47:47 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:49 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 13:47:49 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:51 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ProgramCounter
# -- Compiling architecture behavioral of ProgramCounter
# End time: 13:47:51 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:52 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 13:47:52 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:53 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_N
# -- Compiling architecture structure of Reg_N
# End time: 13:47:53 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:47:55 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture regFile of RegisterFile
# End time: 13:47:55 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:00 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture regFile of RegisterFile
# End time: 13:48:00 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:01 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 13:48:01 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:02 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:48:03 on Oct 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:06 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 13:48:06 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:08 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 13:48:08 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:10 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrelShifter
# -- Compiling architecture structural of barrelShifter
# End time: 13:48:10 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:12 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_comp
# -- Compiling architecture dataflow of branch_comp
# End time: 13:48:12 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:13 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Full_Adder
# -- Compiling architecture structure of N_Full_Adder
# End time: 13:48:13 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:14 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 13:48:14 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:16 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 13:48:16 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:18 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3t1_N
# -- Compiling architecture behavioral of mux3t1_N
# End time: 13:48:18 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:20 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 13:48:20 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:21 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 13:48:21 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:23 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Full_Adder
# -- Compiling architecture structure of N_Full_Adder
# End time: 13:48:23 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:48:24 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nAdd_Sub
# -- Compiling architecture structure of nAdd_Sub
# End time: 13:48:24 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.riscv_processor
# vsim -voptargs="+acc" work.riscv_processor 
# Start time: 13:48:54 on Oct 26,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -16 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -15 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -14 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -13 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -12 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -11 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -10 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -9 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -8 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -7 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -6 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -5 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -8 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -7 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -6 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -5 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(113): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(113): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(127): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=32.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# Loading work.mux4t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
# Debug data file, vsim.dbg, does not exist.
# 
# Invoke vsim with -debugDB to create this file.
# Debug data file, vsim.dbg, does not exist.
# 
# Invoke vsim with -debugDB to create this file.
vsim -debugDB
# No design specified
quit -sim
# End time: 13:50:38 on Oct 26,2025, Elapsed time: 0:01:44
# Errors: 0, Warnings: 32
vsim -debugdb -voptargs=+acc work.riscv_processor
# vsim -debugdb -voptargs="+acc" work.riscv_processor 
# Start time: 13:51:45 on Oct 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -16 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -15 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -14 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -13 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -12 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -11 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -10 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -9 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -8 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -7 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -6 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -5 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(71): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -8 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -7 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -6 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -5 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(85): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -4 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -3 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(99): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(113): (vopt-1152) Index value -2 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(113): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd(127): (vopt-1152) Index value -1 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=32, depth=1024, type=RAM at location /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd:36
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=32.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# Loading work.mux4t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.

add schematic sim:/riscv_processor
add schematic sim:/riscv_processor/IMem
add schematic sim:/riscv_processor/DMem
add schematic sim:/riscv_processor/Arith_Logic_Unit
add schematic sim:/riscv_processor/FL
add schematic sim:/riscv_processor/CU
add schematic sim:/riscv_processor/RF
add schematic sim:/riscv_processor/IG
add schematic sim:/riscv_processor/bc
add schematic sim:/riscv_processor/AMUX
add schematic sim:/riscv_processor/BMUX
add schematic sim:/riscv_processor/WRDATAMUX
add schematic /riscv_processor/IG/o_Imm
add schematic sim:/riscv_processor/FL
add schematic sim:/riscv_processor/IMem
add schematic /riscv_processor/iInstLd /riscv_processor/iCLK /riscv_processor/s_Inst /riscv_processor/iInstExt /riscv_processor/s_IMemAddr
add schematic sim:/riscv_processor/CU
add schematic sim:/riscv_processor
add schematic sim:/riscv_processor/IMem
add schematic sim:/riscv_processor/FL
add schematic sim:/riscv_processor/CU
add schematic sim:/riscv_processor/RF
add schematic sim:/riscv_processor/IG
add schematic sim:/riscv_processor/bc
add schematic sim:/riscv_processor/AMUX
add schematic sim:/riscv_processor/BMUX
add schematic 
add schematic sim:/riscv_processor/Arith_Logic_Unit
add schematic sim:/riscv_processor/WRDATAMUX
add schematic sim:/riscv_processor/DMem
run 500
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscv_processor/Arith_Logic_Unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscv_processor/Arith_Logic_Unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_processor/RF/Decoder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_processor/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_processor/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /riscv_processor/DMem
quit -sim
# End time: 14:18:13 on Oct 26,2025, Elapsed time: 0:26:28
# Errors: 0, Warnings: 38
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 14:18:19 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 14:18:19 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -debugdb -voptargs=+acc work.riscv_processor
# vsim -debugdb -voptargs="+acc" work.riscv_processor 
# Start time: 14:19:28 on Oct 26,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetchlogic(structure)#1
# Loading work.programcounter(behavioral)#1
# Loading work.controlunit(dataflow)#1
# Loading work.registerfile(regfile)#1
# Loading work.decoder_5to32(behavior)#1
# Loading work.reg_n(structure)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_n(structural)#1
# Loading work.mux4t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.immgen(behavioral)#1
# Loading work.branch_comp(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nadd_sub(structure)#1
# Loading work.n_full_adder(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.barrelshifter(structural)#1
# Loading work.mux3t1_n(behavioral)#1
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add schematic sim:/riscv_processor
quit -sim
# End time: 14:23:21 on Oct 26,2025, Elapsed time: 0:03:53
# Errors: 0, Warnings: 1
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 14:29:42 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 14:29:42 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 14:29:44 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 14:29:44 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 14:29:44 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture structural of mux4t1_N
# End time: 14:29:44 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 14:29:46 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture structural of mux32t1_N
# End time: 14:29:46 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 14:29:48 on Oct 26,2025
# vcom -reportprogress 300 -work work /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 14:29:48 on Oct 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
