[key: x=opcode s=subop, z=subop extention, a|b=source, c=dest, n=imm/val]
Operations:

v2-s16
xxxx|op-|format-------------
0000 al1 xxxx-ssss-bbbb-aaaa ssss: ior nor and nan xor xno abs neg sxt two inv avr inc dec . .
0001 al2 xxxx-zsss-bbbb-aaaa ssss: bsl bsr asr csl csr lzc tzc bc  bfm bfl bvl bvm brs bst . .
0010 alx xxxx-ssss-bbbb-aaaa ssss: adc sbb mulb mul ___ ___ nfss ncss bfss bcss nbd bbd . . . . / [fine/coarse] [s]tring [s]earch / [nibble/byte] [b]it [d]ecompose
0011 add xxxx-cccc-bbbb-aaaa
0100 sub xxxx-cccc-bbbb-aaaa
0101 ___ ____-____-____-____
0110 ___ ____-____-____-____
0111 ___ ____-____-____-____
1000 ___ ____-____-____-____
1001 ___ ____-____-____-____
1010 ___ ____-____-____-____
1011 lim xxxx-cccn-nnnn-nnnn n...: sign extended Â±256
1100 ls  xxxx-ssss-bbbb-aaaa ldb ldw ldp stb stw stp mv  cmvz cmvc cmvo cmvs ___ ___ ___ ___ .  / [b]yte [w]ord=2B [p]age=16B
1101 cmp xxxx-ssss-bbbb-aaaa tio tno tan tna txn tim tni tfc sn  lt  le  eq  gt  ge  slt sgt
1110 jmp xxxx-ssss-bbbb-aaaa jlr jld jrr jrd jir brz brc brs bdz bdc bds mrc mrz mrs . ret
1111 ext xxxx-ssss-nnnn-nnnn ssss: lpc lsr lcr scr clr . . . . . . . . . int / n...: interupt code, data or address [wip]


[ ADDRESSING MODES ] TODO









[ REGISTERS ]

General Registers:  r0-r15
*Status Registets:  sr0-sr15 (read-only, tied to gprs)
*Control Registers: c0-c6, c7 <- ret instructions can place an 8-bit return value here


(*hidden, accessed through "ext" instructions)

