Digital simulation
##################

:date: 2008-Aug-6 12:00
:modified: 2008-Aug-6 12:00
:tags: news
:slug: 2008-Aug-6
:category: news
:authors: Qucs Team

Simulation time for digital files (Verilog and VHDL) now stored in additional configuration file.
