<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>hdv_engine</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.639</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>131</DSP>
            <FF>13631</FF>
            <LUT>17637</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>nrst_i</name>
            <Object>nrst_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>op_mode_i</name>
            <Object>op_mode_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_in</name>
            <Object>frame_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TDATA</name>
            <Object>sdata_i_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TVALID</name>
            <Object>sdata_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TREADY</name>
            <Object>sdata_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TDEST</name>
            <Object>sdata_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TKEEP</name>
            <Object>sdata_i_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TSTRB</name>
            <Object>sdata_i_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TUSER</name>
            <Object>sdata_i_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TLAST</name>
            <Object>sdata_i_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TID</name>
            <Object>sdata_i_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chv_i</name>
            <Object>chv_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>704</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bhv_i</name>
            <Object>bhv_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lhv_i</name>
            <Object>lhv_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pred_class_o</name>
            <Object>pred_class_o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>status_o</name>
            <Object>status_o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hdv_engine</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_286_1_fu_948</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_286_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>948</ID>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_294_2_fu_966</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_294_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>966</ID>
                    <BindInstances>add_ln294_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_511_4_fu_988</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_511_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>988</ID>
                    <BindInstances>state_2_fu_1597_p2 add_ln483_fu_2777_p2 add_ln483_1_fu_2801_p2 add_ln483_2_fu_2825_p2 add_ln483_3_fu_2849_p2 add_ln483_4_fu_2873_p2 add_ln483_5_fu_2897_p2 add_ln483_6_fu_2921_p2 add_ln483_7_fu_2945_p2 add_ln483_8_fu_2969_p2 add_ln483_9_fu_2993_p2 add_ln483_10_fu_3017_p2 add_ln483_11_fu_3041_p2 add_ln483_12_fu_3065_p2 add_ln483_13_fu_3089_p2 add_ln483_14_fu_3113_p2 add_ln483_15_fu_3137_p2 add_ln483_16_fu_3161_p2 add_ln483_17_fu_3185_p2 add_ln483_18_fu_3209_p2 add_ln483_19_fu_3233_p2 add_ln483_20_fu_3257_p2 add_ln483_21_fu_3281_p2 add_ln483_22_fu_3305_p2 add_ln483_23_fu_3329_p2 add_ln483_24_fu_3353_p2 add_ln483_25_fu_3377_p2 add_ln483_26_fu_3401_p2 add_ln483_27_fu_3425_p2 add_ln483_28_fu_3449_p2 add_ln483_29_fu_3473_p2 add_ln483_30_fu_3497_p2 add_ln483_31_fu_3521_p2 add_ln483_32_fu_3545_p2 add_ln483_33_fu_3569_p2 add_ln483_34_fu_3593_p2 add_ln483_35_fu_3617_p2 add_ln483_36_fu_3641_p2 add_ln483_37_fu_3665_p2 add_ln483_38_fu_3689_p2 add_ln483_39_fu_3713_p2 add_ln483_40_fu_3737_p2 add_ln483_41_fu_3761_p2 add_ln483_42_fu_3785_p2 add_ln483_43_fu_3809_p2 add_ln483_44_fu_3833_p2 add_ln483_45_fu_3857_p2 add_ln483_46_fu_3881_p2 add_ln483_47_fu_3905_p2 add_ln483_48_fu_3929_p2 add_ln483_49_fu_3953_p2 add_ln483_50_fu_3977_p2 add_ln483_51_fu_4001_p2 add_ln483_52_fu_4025_p2 add_ln483_53_fu_4049_p2 add_ln483_54_fu_4073_p2 add_ln483_55_fu_4097_p2 add_ln483_56_fu_4121_p2 add_ln483_57_fu_4145_p2 add_ln483_58_fu_4169_p2 add_ln483_59_fu_4193_p2 add_ln483_60_fu_4217_p2 add_ln483_61_fu_4241_p2 add_ln483_62_fu_4265_p2 add_ln483_63_fu_4289_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_916_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1377</ID>
                    <BindInstances>add_ln916_fu_375_p2 mul_32s_15ns_47_1_1_U17 add_ln286_fu_414_p2 sub_ln286_fu_488_p2 sub_ln286_1_fu_570_p2 sub_ln286_2_fu_845_p2 sub_ln286_3_fu_927_p2 sub_ln286_4_fu_1009_p2 sub_ln286_5_fu_1323_p2 sub_ln286_6_fu_1405_p2 sub_ln286_7_fu_1487_p2 sub_ln286_8_fu_1801_p2 sub_ln286_9_fu_1883_p2 sub_ln286_10_fu_1965_p2 sub_ln286_11_fu_2302_p2 sub_ln286_12_fu_2384_p2 sub_ln286_13_fu_2683_p2 sub_ln286_14_fu_2744_p2 res_I_30_fu_2945_p2 add_ln286_1_fu_609_p2 sub_ln286_15_fu_683_p2 sub_ln286_16_fu_765_p2 sub_ln286_17_fu_1084_p2 sub_ln286_18_fu_1166_p2 sub_ln286_19_fu_1248_p2 sub_ln286_20_fu_1562_p2 sub_ln286_21_fu_1644_p2 sub_ln286_22_fu_1726_p2 sub_ln286_23_fu_2040_p2 sub_ln286_24_fu_2122_p2 sub_ln286_25_fu_2204_p2 sub_ln286_26_fu_2517_p2 sub_ln286_27_fu_2599_p2 sub_ln286_28_fu_2822_p2 sub_ln286_29_fu_2883_p2 res_I_62_fu_2956_p2 mul_17ns_17ns_34_1_1_U21</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_929_8_fu_1396</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_929_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1396</ID>
                    <BindInstances>i_2_fu_81_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_2s_11s_13_1_1_U237 mul_11s_11s_22_1_1_U238 mul_2s_2s_4_1_1_U239 mul_2s_11s_13_1_1_U240 mul_11s_11s_22_1_1_U241 mul_2s_2s_4_1_1_U242 mac_muladd_2s_11s_13s_14_4_1_U336 mac_muladd_11s_11s_22s_23_4_1_U337 mac_muladd_2s_2s_4s_5_4_1_U338 mul_2s_11s_13_1_1_U243 mul_11s_11s_22_1_1_U244 mul_2s_2s_4_1_1_U245 mac_muladd_2s_11s_13s_14_4_1_U339 mac_muladd_11s_11s_22s_23_4_1_U340 mac_muladd_2s_2s_4s_5_4_1_U341 mul_2s_11s_13_1_1_U246 mul_11s_11s_22_1_1_U247 mul_2s_2s_4_1_1_U248 mac_muladd_2s_11s_13s_14_4_1_U342 mac_muladd_11s_11s_22s_23_4_1_U343 mac_muladd_2s_2s_4s_5_4_1_U344 mul_2s_11s_13_1_1_U249 mul_11s_11s_22_1_1_U250 mul_2s_2s_4_1_1_U251 mac_muladd_2s_11s_13s_14_4_1_U345 mac_muladd_11s_11s_22s_23_4_1_U346 mac_muladd_2s_2s_4s_5_4_1_U347 mul_2s_11s_13_1_1_U252 mul_11s_11s_22_1_1_U253 mul_2s_2s_4_1_1_U254 mac_muladd_2s_11s_13s_14_4_1_U348 mac_muladd_11s_11s_22s_23_4_1_U349 mac_muladd_2s_2s_4s_5_4_1_U350 mul_2s_11s_13_1_1_U255 mul_11s_11s_22_1_1_U256 mul_2s_2s_4_1_1_U257 mac_muladd_2s_11s_13s_14_4_1_U351 mac_muladd_11s_11s_22s_23_4_1_U352 mac_muladd_2s_2s_4s_5_4_1_U353 mul_2s_11s_13_1_1_U258 mul_11s_11s_22_1_1_U259 mul_2s_2s_4_1_1_U260 mac_muladd_2s_11s_13s_14_4_1_U354 mac_muladd_11s_11s_22s_23_4_1_U355 mac_muladd_2s_2s_4s_5_4_1_U356 mul_2s_11s_13_1_1_U261 mul_11s_11s_22_1_1_U262 mul_2s_2s_4_1_1_U263 mac_muladd_2s_11s_13s_14_4_1_U357 mac_muladd_11s_11s_22s_23_4_1_U358 mac_muladd_2s_2s_4s_5_4_1_U359 mul_2s_11s_13_1_1_U264 mul_11s_11s_22_1_1_U265 mul_2s_2s_4_1_1_U266 mac_muladd_2s_11s_13s_14_4_1_U360 mac_muladd_11s_11s_22s_23_4_1_U361 mac_muladd_2s_2s_4s_5_4_1_U362 mul_2s_11s_13_1_1_U267 mul_11s_11s_22_1_1_U268 mul_2s_2s_4_1_1_U269 mac_muladd_2s_11s_13s_14_4_1_U363 mac_muladd_11s_11s_22s_23_4_1_U364 mac_muladd_2s_2s_4s_5_4_1_U365 mul_2s_11s_13_1_1_U270 mul_11s_11s_22_1_1_U271 mul_2s_2s_4_1_1_U272 mac_muladd_2s_11s_13s_14_4_1_U366 mac_muladd_11s_11s_22s_23_4_1_U367 mac_muladd_2s_2s_4s_5_4_1_U368 mul_2s_11s_13_1_1_U273 mul_11s_11s_22_1_1_U274 mul_2s_2s_4_1_1_U275 mac_muladd_2s_11s_13s_14_4_1_U369 mac_muladd_11s_11s_22s_23_4_1_U370 mac_muladd_2s_2s_4s_5_4_1_U371 mul_2s_11s_13_1_1_U276 mul_11s_11s_22_1_1_U277 mul_2s_2s_4_1_1_U278 mac_muladd_2s_11s_13s_14_4_1_U372 mac_muladd_11s_11s_22s_23_4_1_U373 mac_muladd_2s_2s_4s_5_4_1_U374 mul_2s_11s_13_1_1_U279 mul_11s_11s_22_1_1_U280 mul_2s_2s_4_1_1_U281 mac_muladd_2s_11s_13s_14_4_1_U375 mac_muladd_11s_11s_22s_23_4_1_U376 mac_muladd_2s_2s_4s_5_4_1_U377 mul_2s_11s_13_1_1_U282 mac_muladd_11s_11s_22s_23_4_1_U378 mul_2s_2s_4_1_1_U283 mac_muladd_2s_11s_13s_14_4_1_U379 mul_11s_11s_22_1_1_U284 mac_muladd_2s_2s_4s_5_4_1_U380 mac_muladd_2s_11s_13s_14_4_1_U381 mac_muladd_11s_11s_22s_23_4_1_U382 mac_muladd_2s_2s_4s_5_4_1_U383 mul_2s_11s_13_1_1_U285 mul_11s_11s_22_1_1_U286 mul_2s_2s_4_1_1_U287 mac_muladd_2s_11s_13s_14_4_1_U384 mac_muladd_11s_11s_22s_23_4_1_U385 mac_muladd_2s_2s_4s_5_4_1_U386 mul_2s_11s_13_1_1_U288 mul_11s_11s_22_1_1_U289 mul_2s_2s_4_1_1_U290 mac_muladd_2s_11s_13s_14_4_1_U387 mac_muladd_11s_11s_22s_23_4_1_U388 mac_muladd_2s_2s_4s_5_4_1_U389 mul_2s_11s_13_1_1_U291 mul_11s_11s_22_1_1_U292 mul_2s_2s_4_1_1_U293 mac_muladd_2s_11s_13s_14_4_1_U390 mac_muladd_11s_11s_22s_23_4_1_U391 mac_muladd_2s_2s_4s_5_4_1_U392 mul_2s_11s_13_1_1_U294 mul_11s_11s_22_1_1_U295 mul_2s_2s_4_1_1_U296 mac_muladd_2s_11s_13s_14_4_1_U393 mac_muladd_11s_11s_22s_23_4_1_U394 mac_muladd_2s_2s_4s_5_4_1_U395 mul_2s_11s_13_1_1_U297 mul_11s_11s_22_1_1_U298 mul_2s_2s_4_1_1_U299 mac_muladd_2s_11s_13s_14_4_1_U396 mac_muladd_11s_11s_22s_23_4_1_U397 mac_muladd_2s_2s_4s_5_4_1_U398 mul_2s_11s_13_1_1_U300 mul_11s_11s_22_1_1_U301 mul_2s_2s_4_1_1_U302 mac_muladd_2s_11s_13s_14_4_1_U399 mac_muladd_11s_11s_22s_23_4_1_U400 mac_muladd_2s_2s_4s_5_4_1_U401 mul_2s_11s_13_1_1_U303 mul_11s_11s_22_1_1_U304 mul_2s_2s_4_1_1_U305 mac_muladd_2s_11s_13s_14_4_1_U402 mac_muladd_11s_11s_22s_23_4_1_U403 mac_muladd_2s_2s_4s_5_4_1_U404 mul_2s_11s_13_1_1_U306 mul_11s_11s_22_1_1_U307 mul_2s_2s_4_1_1_U308 mac_muladd_2s_11s_13s_14_4_1_U405 mac_muladd_11s_11s_22s_23_4_1_U406 mac_muladd_2s_2s_4s_5_4_1_U407 mul_2s_11s_13_1_1_U309 mul_11s_11s_22_1_1_U310 mul_2s_2s_4_1_1_U311 mac_muladd_2s_11s_13s_14_4_1_U408 mac_muladd_11s_11s_22s_23_4_1_U409 mac_muladd_2s_2s_4s_5_4_1_U410 mul_2s_11s_13_1_1_U312 mul_11s_11s_22_1_1_U313 mul_2s_2s_4_1_1_U314 mac_muladd_2s_11s_13s_14_4_1_U411 mac_muladd_11s_11s_22s_23_4_1_U412 mac_muladd_2s_2s_4s_5_4_1_U413 mul_2s_11s_13_1_1_U315 mul_11s_11s_22_1_1_U316 mul_2s_2s_4_1_1_U317 mac_muladd_2s_11s_13s_14_4_1_U414 mac_muladd_11s_11s_22s_23_4_1_U415 mac_muladd_2s_2s_4s_5_4_1_U416 mul_2s_11s_13_1_1_U318 mul_11s_11s_22_1_1_U319 mul_2s_2s_4_1_1_U320 mac_muladd_2s_11s_13s_14_4_1_U417 mac_muladd_11s_11s_22s_23_4_1_U418 mac_muladd_2s_2s_4s_5_4_1_U419 mul_2s_11s_13_1_1_U321 mul_11s_11s_22_1_1_U322 mul_2s_2s_4_1_1_U323 mac_muladd_2s_11s_13s_14_4_1_U420 mac_muladd_11s_11s_22s_23_4_1_U421 mac_muladd_2s_2s_4s_5_4_1_U422 mul_2s_11s_13_1_1_U324 mul_11s_11s_22_1_1_U325 mul_2s_2s_4_1_1_U326 mac_muladd_2s_11s_13s_14_4_1_U423 mul_11s_11s_22_1_1_U327 mac_muladd_2s_2s_4s_5_4_1_U424 mul_2s_11s_13_1_1_U328 mac_muladd_11s_11s_22s_23_4_1_U425 mul_2s_2s_4_1_1_U329 mul_2s_11s_13_1_1_U330 mac_muladd_11s_11s_22s_23_4_1_U426 mul_2s_2s_4_1_1_U331 mac_muladd_2s_11s_13s_14_4_1_U427 mul_11s_11s_22_1_1_U332 mac_muladd_2s_2s_4s_5_4_1_U428 mac_muladd_2s_11s_13s_14_4_1_U429 mac_muladd_2s_11s_13s_14_4_1_U427 mac_muladd_2s_11s_13s_14_4_1_U423 add_ln239_2_fu_5460_p2 mac_muladd_2s_11s_13s_14_4_1_U417 mac_muladd_2s_11s_13s_14_4_1_U420 add_ln239_5_fu_5476_p2 add_ln239_6_fu_5486_p2 mac_muladd_2s_11s_13s_14_4_1_U405 mac_muladd_2s_11s_13s_14_4_1_U408 add_ln239_9_fu_5502_p2 mac_muladd_2s_11s_13s_14_4_1_U411 mac_muladd_2s_11s_13s_14_4_1_U414 add_ln239_12_fu_5518_p2 add_ln239_13_fu_5528_p2 add_ln239_14_fu_5538_p2 mac_muladd_2s_11s_13s_14_4_1_U381 mac_muladd_2s_11s_13s_14_4_1_U384 add_ln239_17_fu_5550_p2 mac_muladd_2s_11s_13s_14_4_1_U387 mac_muladd_2s_11s_13s_14_4_1_U390 add_ln239_20_fu_5566_p2 add_ln239_21_fu_5576_p2 mac_muladd_2s_11s_13s_14_4_1_U393 mac_muladd_2s_11s_13s_14_4_1_U396 add_ln239_24_fu_5592_p2 mac_muladd_2s_11s_13s_14_4_1_U399 mac_muladd_2s_11s_13s_14_4_1_U402 add_ln239_27_fu_5608_p2 add_ln239_28_fu_5618_p2 add_ln239_29_fu_5628_p2 add_ln239_30_fu_6540_p2 mac_muladd_2s_11s_13s_14_4_1_U336 mac_muladd_2s_11s_13s_14_4_1_U339 add_ln239_33_fu_5640_p2 mac_muladd_2s_11s_13s_14_4_1_U342 mac_muladd_2s_11s_13s_14_4_1_U345 add_ln239_36_fu_5656_p2 add_ln239_37_fu_5666_p2 mac_muladd_2s_11s_13s_14_4_1_U348 mac_muladd_2s_11s_13s_14_4_1_U351 add_ln239_40_fu_5682_p2 mac_muladd_2s_11s_13s_14_4_1_U354 mac_muladd_2s_11s_13s_14_4_1_U357 add_ln239_43_fu_5698_p2 add_ln239_44_fu_5708_p2 add_ln239_45_fu_5718_p2 mac_muladd_2s_11s_13s_14_4_1_U360 mac_muladd_2s_11s_13s_14_4_1_U363 add_ln239_48_fu_5730_p2 mac_muladd_2s_11s_13s_14_4_1_U366 mac_muladd_2s_11s_13s_14_4_1_U369 add_ln239_51_fu_5746_p2 add_ln239_52_fu_5756_p2 mac_muladd_2s_11s_13s_14_4_1_U372 mac_muladd_2s_11s_13s_14_4_1_U375 add_ln239_55_fu_5772_p2 mac_muladd_2s_11s_13s_14_4_1_U379 mac_muladd_2s_11s_13s_14_4_1_U429 add_ln239_58_fu_5788_p2 add_ln239_59_fu_5798_p2 add_ln239_60_fu_5808_p2 add_ln239_61_fu_6556_p2 similarity_1_fu_6566_p2 mac_muladd_11s_11s_22s_23_4_1_U430 mac_muladd_11s_11s_22s_23_4_1_U425 mac_muladd_11s_11s_22s_23_4_1_U421 add_ln242_2_fu_5820_p2 mac_muladd_11s_11s_22s_23_4_1_U415 mac_muladd_11s_11s_22s_23_4_1_U418 add_ln242_5_fu_5836_p2 add_ln242_6_fu_5846_p2 mac_muladd_11s_11s_22s_23_4_1_U403 mac_muladd_11s_11s_22s_23_4_1_U406 add_ln242_9_fu_5862_p2 mac_muladd_11s_11s_22s_23_4_1_U409 mac_muladd_11s_11s_22s_23_4_1_U412 add_ln242_12_fu_5878_p2 add_ln242_13_fu_5888_p2 add_ln242_14_fu_5898_p2 mac_muladd_11s_11s_22s_23_4_1_U378 mac_muladd_11s_11s_22s_23_4_1_U382 add_ln242_17_fu_5910_p2 mac_muladd_11s_11s_22s_23_4_1_U385 mac_muladd_11s_11s_22s_23_4_1_U388 add_ln242_20_fu_5926_p2 add_ln242_21_fu_5936_p2 mac_muladd_11s_11s_22s_23_4_1_U391 mac_muladd_11s_11s_22s_23_4_1_U394 add_ln242_24_fu_5952_p2 mac_muladd_11s_11s_22s_23_4_1_U397 mac_muladd_11s_11s_22s_23_4_1_U400 add_ln242_27_fu_5968_p2 add_ln242_28_fu_5978_p2 add_ln242_29_fu_5988_p2 add_ln242_30_fu_6582_p2 mac_muladd_11s_11s_22s_23_4_1_U430 mac_muladd_11s_11s_22s_23_4_1_U337 add_ln242_33_fu_6000_p2 mac_muladd_11s_11s_22s_23_4_1_U340 mac_muladd_11s_11s_22s_23_4_1_U343 add_ln242_36_fu_6016_p2 add_ln242_37_fu_6026_p2 mac_muladd_11s_11s_22s_23_4_1_U346 mac_muladd_11s_11s_22s_23_4_1_U349 add_ln242_40_fu_6042_p2 mac_muladd_11s_11s_22s_23_4_1_U352 mac_muladd_11s_11s_22s_23_4_1_U355 add_ln242_43_fu_6058_p2 add_ln242_44_fu_6068_p2 add_ln242_45_fu_6078_p2 mac_muladd_11s_11s_22s_23_4_1_U358 mac_muladd_11s_11s_22s_23_4_1_U361 add_ln242_48_fu_6090_p2 mac_muladd_11s_11s_22s_23_4_1_U364 mac_muladd_11s_11s_22s_23_4_1_U367 add_ln242_51_fu_6106_p2 add_ln242_52_fu_6116_p2 mac_muladd_11s_11s_22s_23_4_1_U370 mac_muladd_11s_11s_22s_23_4_1_U373 add_ln242_55_fu_6132_p2 mac_muladd_11s_11s_22s_23_4_1_U376 mac_muladd_11s_11s_22s_23_4_1_U426 add_ln242_58_fu_6148_p2 add_ln242_59_fu_6158_p2 add_ln242_60_fu_6168_p2 add_ln242_61_fu_6598_p2 denom_a_1_fu_6608_p2 mac_muladd_2s_2s_4s_5_4_1_U431 mac_muladd_2s_2s_4s_5_4_1_U428 mac_muladd_2s_2s_4s_5_4_1_U424 add_ln243_2_fu_6180_p2 mac_muladd_2s_2s_4s_5_4_1_U419 mac_muladd_2s_2s_4s_5_4_1_U422 add_ln243_5_fu_6196_p2 add_ln243_6_fu_6206_p2 mac_muladd_2s_2s_4s_5_4_1_U407 mac_muladd_2s_2s_4s_5_4_1_U410 add_ln243_9_fu_6222_p2 mac_muladd_2s_2s_4s_5_4_1_U413 mac_muladd_2s_2s_4s_5_4_1_U416 add_ln243_12_fu_6238_p2 add_ln243_13_fu_6248_p2 add_ln243_14_fu_6258_p2 mac_muladd_2s_2s_4s_5_4_1_U383 mac_muladd_2s_2s_4s_5_4_1_U386 add_ln243_17_fu_6270_p2 mac_muladd_2s_2s_4s_5_4_1_U389 mac_muladd_2s_2s_4s_5_4_1_U392 add_ln243_20_fu_6286_p2 add_ln243_21_fu_6296_p2 mac_muladd_2s_2s_4s_5_4_1_U395 mac_muladd_2s_2s_4s_5_4_1_U398 add_ln243_24_fu_6312_p2 mac_muladd_2s_2s_4s_5_4_1_U401 mac_muladd_2s_2s_4s_5_4_1_U404 add_ln243_27_fu_6328_p2 add_ln243_28_fu_6338_p2 add_ln243_29_fu_6348_p2 add_ln243_30_fu_6624_p2 mac_muladd_2s_2s_4s_5_4_1_U338 mac_muladd_2s_2s_4s_5_4_1_U341 add_ln243_33_fu_6360_p2 mac_muladd_2s_2s_4s_5_4_1_U344 mac_muladd_2s_2s_4s_5_4_1_U347 add_ln243_36_fu_6376_p2 add_ln243_37_fu_6386_p2 mac_muladd_2s_2s_4s_5_4_1_U350 mac_muladd_2s_2s_4s_5_4_1_U353 add_ln243_40_fu_6402_p2 mac_muladd_2s_2s_4s_5_4_1_U356 mac_muladd_2s_2s_4s_5_4_1_U359 add_ln243_43_fu_6418_p2 add_ln243_44_fu_6428_p2 add_ln243_45_fu_6438_p2 mac_muladd_2s_2s_4s_5_4_1_U362 mac_muladd_2s_2s_4s_5_4_1_U365 add_ln243_48_fu_6450_p2 mac_muladd_2s_2s_4s_5_4_1_U368 mac_muladd_2s_2s_4s_5_4_1_U371 add_ln243_51_fu_6466_p2 add_ln243_52_fu_6476_p2 mac_muladd_2s_2s_4s_5_4_1_U374 mac_muladd_2s_2s_4s_5_4_1_U377 add_ln243_55_fu_6492_p2 mac_muladd_2s_2s_4s_5_4_1_U380 mac_muladd_2s_2s_4s_5_4_1_U431 add_ln243_58_fu_6508_p2 add_ln243_59_fu_6518_p2 add_ln243_60_fu_6528_p2 add_ln243_61_fu_6640_p2 denom_b_1_fu_6650_p2 add_ln865_fu_6683_p2 add_ln866_fu_6718_p2 add_ln867_fu_6753_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_286_1</Name>
            <Loops>
                <VITIS_LOOP_286_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_286_1>
                        <Name>VITIS_LOOP_286_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_286_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_294_2</Name>
            <Loops>
                <VITIS_LOOP_294_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>0.975</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_294_2>
                        <Name>VITIS_LOOP_294_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>15.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_294_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>45</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_60_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:294" URAM="0" VARIABLE="add_ln294"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_916_7</Name>
            <Loops>
                <VITIS_LOOP_916_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>87</Best-caseLatency>
                    <Average-caseLatency>87</Average-caseLatency>
                    <Worst-caseLatency>87</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.435 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.435 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.435 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>87</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_916_7>
                        <Name>VITIS_LOOP_916_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>85</Latency>
                        <AbsoluteTimeLatency>0.425 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_916_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10043</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>10102</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln916_fu_375_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:916" URAM="0" VARIABLE="add_ln916"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_15ns_47_1_1_U17" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327" URAM="0" VARIABLE="mul_ln327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_414_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_fu_488_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_1_fu_570_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_2_fu_845_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_3_fu_927_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_4_fu_1009_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_5_fu_1323_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_6_fu_1405_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_7_fu_1487_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_8_fu_1801_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_9_fu_1883_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_10_fu_1965_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_11_fu_2302_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_12_fu_2384_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_13_fu_2683_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_14_fu_2744_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="add" PRAGMA="" RTLNAME="res_I_30_fu_2945_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:363" URAM="0" VARIABLE="res_I_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_1_fu_609_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="add_ln286_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_15_fu_683_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_16_fu_765_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_17_fu_1084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_18_fu_1166_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_19_fu_1248_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_20_fu_1562_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_21_fu_1644_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_22_fu_1726_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_23_fu_2040_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_24_fu_2122_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_25_fu_2204_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_26_fu_2517_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_27_fu_2599_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_28_fu_2822_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_29_fu_2883_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="add" PRAGMA="" RTLNAME="res_I_62_fu_2956_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:363" URAM="0" VARIABLE="res_I_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_916_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17ns_17ns_34_1_1_U21" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327" URAM="0" VARIABLE="mul_ln327_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_929_8</Name>
            <Loops>
                <VITIS_LOOP_929_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.275</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_929_8>
                        <Name>VITIS_LOOP_929_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>15.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_929_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_929_8" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_81_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:929" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_511_4</Name>
            <Loops>
                <VITIS_LOOP_511_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.443</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_511_4>
                        <Name>VITIS_LOOP_511_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_511_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3970</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="state_2_fu_1597_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:511" URAM="0" VARIABLE="state_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_fu_2777_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_1_fu_2801_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_2_fu_2825_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_3_fu_2849_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_4_fu_2873_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_5_fu_2897_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_6_fu_2921_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_7_fu_2945_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_8_fu_2969_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_9_fu_2993_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_10_fu_3017_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_11_fu_3041_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_12_fu_3065_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_13_fu_3089_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_14_fu_3113_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_15_fu_3137_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_16_fu_3161_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_17_fu_3185_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_18_fu_3209_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_19_fu_3233_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_20_fu_3257_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_21_fu_3281_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_22_fu_3305_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_23_fu_3329_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_24_fu_3353_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_25_fu_3377_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_26_fu_3401_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_27_fu_3425_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_28_fu_3449_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_29_fu_3473_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_30_fu_3497_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_31_fu_3521_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_32_fu_3545_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_33_fu_3569_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_34_fu_3593_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_35_fu_3617_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_36_fu_3641_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_37_fu_3665_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_38_fu_3689_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_39_fu_3713_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_40_fu_3737_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_41_fu_3761_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_42_fu_3785_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_43_fu_3809_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_44_fu_3833_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_45_fu_3857_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_46_fu_3881_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_47_fu_3905_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_48_fu_3929_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_49_fu_3953_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_50_fu_3977_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_51_fu_4001_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_52_fu_4025_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_53_fu_4049_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_54_fu_4073_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_55_fu_4097_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_56_fu_4121_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_57_fu_4145_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_58_fu_4169_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_59_fu_4193_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_60_fu_4217_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_61_fu_4241_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_62_fu_4265_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_63_fu_4289_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:483" URAM="0" VARIABLE="add_ln483_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>131</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>13631</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>17637</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U237" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="similarity"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U238" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="denom_a"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U239" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="denom_b"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U240" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U241" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U242" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U336" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U337" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U338" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U243" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U244" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U245" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U339" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U340" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U341" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U246" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U247" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U248" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U342" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U343" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U344" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U249" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U250" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U251" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U345" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U346" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U347" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U252" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U253" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U254" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U348" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U349" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U350" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U255" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U256" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U257" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U351" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U352" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U353" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U258" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U259" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U260" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U354" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U355" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U356" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U261" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U262" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U263" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U357" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U358" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U359" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U264" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U265" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U266" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U360" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U361" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U362" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U267" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U268" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U269" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U363" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U364" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U365" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U270" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U271" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U272" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U366" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U367" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U368" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U273" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U274" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U275" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U369" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U370" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U371" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U276" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U277" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U278" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U372" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U373" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U374" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U279" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U280" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U281" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U375" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U376" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U377" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U282" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U378" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U283" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U379" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U284" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U380" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U381" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U382" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U383" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U285" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U286" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U287" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U384" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U385" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U386" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U288" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U289" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U290" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U387" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U388" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U389" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U291" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U292" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U293" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U390" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U391" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U392" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U294" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U295" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U296" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U393" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U394" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U395" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U297" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U298" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U299" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U396" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U397" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U398" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U300" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U301" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U302" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U399" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U400" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U401" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U303" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U304" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U305" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U402" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U403" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U404" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U306" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U307" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U308" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U405" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U406" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U407" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U309" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U310" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U311" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U408" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U409" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U410" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U312" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U313" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U314" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U411" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U412" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U413" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U315" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U316" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U317" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U414" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U415" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U416" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U318" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U319" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U320" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U417" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U418" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U419" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U321" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U322" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U323" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U420" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U421" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U422" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U324" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U325" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U326" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U423" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U327" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U424" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U328" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U425" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U329" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_11s_13_1_1_U330" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U426" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U331" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U427" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_11s_22_1_1_U332" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U428" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U429" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="mul_ln239_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U427" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U423" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_2_fu_5460_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U417" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U420" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_5_fu_5476_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_6_fu_5486_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U405" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U408" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_9_fu_5502_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U411" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U414" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_12_fu_5518_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_13_fu_5528_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_14_fu_5538_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U381" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U384" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_17_fu_5550_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U387" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U390" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_20_fu_5566_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_21_fu_5576_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U393" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U396" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_24_fu_5592_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U399" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U402" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_27_fu_5608_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_28_fu_5618_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_29_fu_5628_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_30_fu_6540_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U336" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U339" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_33_fu_5640_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U342" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U345" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_36_fu_5656_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_37_fu_5666_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U348" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U351" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_40_fu_5682_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U354" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U357" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_43_fu_5698_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_44_fu_5708_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_45_fu_5718_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U360" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U363" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_48_fu_5730_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U366" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U369" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_51_fu_5746_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_52_fu_5756_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U372" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U375" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_55_fu_5772_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U379" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_11s_13s_14_4_1_U429" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_58_fu_5788_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_59_fu_5798_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_60_fu_5808_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_61_fu_6556_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="add_ln239_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="similarity_1_fu_6566_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:239" URAM="0" VARIABLE="similarity_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U430" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="mul_ln242_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U425" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U421" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_2_fu_5820_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U415" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U418" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_5_fu_5836_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_6_fu_5846_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U403" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U406" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_9_fu_5862_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U409" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U412" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_12_fu_5878_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_13_fu_5888_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_14_fu_5898_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U378" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U382" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_17_fu_5910_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U385" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U388" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_20_fu_5926_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_21_fu_5936_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U391" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U394" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_24_fu_5952_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U397" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U400" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_27_fu_5968_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_28_fu_5978_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_29_fu_5988_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_30_fu_6582_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U430" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U337" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_33_fu_6000_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U340" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U343" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_36_fu_6016_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_37_fu_6026_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U346" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U349" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_40_fu_6042_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U352" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U355" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_43_fu_6058_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_44_fu_6068_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_45_fu_6078_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U358" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U361" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_48_fu_6090_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U364" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U367" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_51_fu_6106_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_52_fu_6116_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U370" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U373" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_55_fu_6132_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U376" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_23_4_1_U426" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_58_fu_6148_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_59_fu_6158_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_60_fu_6168_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_61_fu_6598_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="add_ln242_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_1_fu_6608_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:242" URAM="0" VARIABLE="denom_a_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U431" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="mul_ln243_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U428" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U424" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_2_fu_6180_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U419" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U422" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_5_fu_6196_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_6_fu_6206_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U407" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U410" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_9_fu_6222_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U413" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U416" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_12_fu_6238_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_13_fu_6248_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_14_fu_6258_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U383" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U386" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_17_fu_6270_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U389" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U392" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_20_fu_6286_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_21_fu_6296_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U395" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U398" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_24_fu_6312_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U401" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U404" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_27_fu_6328_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_28_fu_6338_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_29_fu_6348_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_30_fu_6624_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U338" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U341" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_33_fu_6360_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U344" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U347" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_36_fu_6376_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_37_fu_6386_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U350" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U353" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_40_fu_6402_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U356" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U359" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_43_fu_6418_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_44_fu_6428_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_45_fu_6438_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U362" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U365" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_48_fu_6450_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U368" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U371" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_51_fu_6466_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_52_fu_6476_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U374" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U377" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_55_fu_6492_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U380" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U431" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_58_fu_6508_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_59_fu_6518_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_60_fu_6528_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_61_fu_6640_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="add_ln243_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_1_fu_6650_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:243" URAM="0" VARIABLE="denom_b_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln865_fu_6683_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:865" URAM="0" VARIABLE="add_ln865"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln866_fu_6718_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:866" URAM="0" VARIABLE="add_ln866"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln867_fu_6753_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:867" URAM="0" VARIABLE="add_ln867"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="nrst_i" index="0" direction="in" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="nrst_i" name="nrst_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="op_mode_i" index="1" direction="in" srcType="" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="op_mode_i" name="op_mode_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="frame_in" index="2" direction="in" srcType="" srcSize="48">
            <hwRefs>
                <hwRef type="port" interface="frame_in" name="frame_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sdata_i" index="3" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="sdata_i" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chv_i" index="4" direction="in" srcType="&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="port" interface="chv_i" name="chv_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bhv_i" index="5" direction="in" srcType="&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="bhv_i" name="bhv_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lhv_i" index="6" direction="in" srcType="&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="lhv_i" name="lhv_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pred_class_o" index="7" direction="out" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="pred_class_o" name="pred_class_o" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status_o" index="8" direction="out" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="status_o" name="status_o" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">sdata_i</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="nrst_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="nrst_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>nrst_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nrst_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="op_mode_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="op_mode_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>op_mode_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="op_mode_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="48">
            <portMaps>
                <portMap portMapName="frame_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>frame_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="frame_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sdata_i" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="sdata_i_">
            <ports>
                <port>sdata_i_TDATA</port>
                <port>sdata_i_TDEST</port>
                <port>sdata_i_TID</port>
                <port>sdata_i_TKEEP</port>
                <port>sdata_i_TLAST</port>
                <port>sdata_i_TREADY</port>
                <port>sdata_i_TSTRB</port>
                <port>sdata_i_TUSER</port>
                <port>sdata_i_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="sdata_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chv_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="704">
            <portMaps>
                <portMap portMapName="chv_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>chv_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="chv_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bhv_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="bhv_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>bhv_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="bhv_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lhv_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="lhv_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>lhv_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="lhv_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pred_class_o" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="pred_class_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>pred_class_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="pred_class_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="status_o" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="status_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>status_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="status_o"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="sdata_i">in, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="bhv_i">ap_none, in, 64</column>
                    <column name="chv_i">ap_none, in, 704</column>
                    <column name="frame_in">ap_none, in, 48</column>
                    <column name="lhv_i">ap_none, in, 64</column>
                    <column name="nrst_i">ap_none, in, 1</column>
                    <column name="op_mode_i">ap_none, in, 16</column>
                    <column name="pred_class_o">ap_none, out, 6</column>
                    <column name="status_o">ap_none, out, 5</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="nrst_i">in, bool&amp;</column>
                    <column name="op_mode_i">in, </column>
                    <column name="frame_in">in, </column>
                    <column name="sdata_i">in, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="chv_i">in, &amp;</column>
                    <column name="bhv_i">in, &amp;</column>
                    <column name="lhv_i">in, &amp;</column>
                    <column name="pred_class_o">out, pointer</column>
                    <column name="status_o">out, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="nrst_i">nrst_i, port</column>
                    <column name="op_mode_i">op_mode_i, port</column>
                    <column name="frame_in">frame_in, port</column>
                    <column name="sdata_i">sdata_i, interface</column>
                    <column name="chv_i">chv_i, port</column>
                    <column name="bhv_i">bhv_i, port</column>
                    <column name="lhv_i">lhv_i, port</column>
                    <column name="pred_class_o">pred_class_o, port</column>
                    <column name="status_o">status_o, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/../headers/sqrt_approx.hpp:46" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:12" status="valid" parentFunction="add" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:14" status="valid" parentFunction="add" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:20" status="valid" parentFunction="multiply" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:22" status="valid" parentFunction="multiply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:28" status="valid" parentFunction="xor_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:30" status="valid" parentFunction="xor_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:36" status="valid" parentFunction="xnor_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:38" status="valid" parentFunction="xnor_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:44" status="valid" parentFunction="or_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:46" status="valid" parentFunction="or_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:52" status="valid" parentFunction="nand_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:54" status="valid" parentFunction="nand_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:126" status="valid" parentFunction="similarity_phase1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:133" status="valid" parentFunction="similarity_phase1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:136" status="valid" parentFunction="similarity_phase1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:280" status="valid" parentFunction="similarity_phase2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:368" status="valid" parentFunction="bind" variable="Binded_HV" isDirective="0" options="variable=Binded_HV complete"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:370" status="valid" parentFunction="bind" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:373" status="valid" parentFunction="bind" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:398" status="valid" parentFunction="permute" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:453" status="valid" parentFunction="bundle" variable="HV2" isDirective="0" options="variable=HV2 complete"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:455" status="valid" parentFunction="bundle" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:462" status="valid" parentFunction="bundle" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:465" status="valid" parentFunction="bundle" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:530" status="valid" parentFunction="clip" variable="clipped_HV" isDirective="0" options="variable=clipped_HV complete"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:534" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:550" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:608" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:628" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:665" status="valid" parentFunction="generate_basehvs" variable="baseVector" isDirective="0" options="variable=baseVector complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:717" status="valid" parentFunction="generate_levelhvs" variable="levelVector" isDirective="0" options="variable=levelVector complete"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:854" status="valid" parentFunction="random_hv" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:146" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = nrst_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:149" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="axis port = sdata_i depth = 1"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:156" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = chv_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:159" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = bhv_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:162" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = lhv_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:177" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = pred_class_o"/>
        <Pragma type="aggregate" location="./../src/hw/hls_xilinx/main.cpp:178" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="compact=bit variable = pred_class_o"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:198" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = status_o"/>
        <Pragma type="aggregate" location="./../src/hw/hls_xilinx/main.cpp:199" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="compact=bit variable = status_o"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:258" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _bhv_i complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:259" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _lhv_i complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:260" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _lhv_i0 complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:261" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _lhv_i1 complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:262" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _chv_i complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:263" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _bhv complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:264" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _lhv complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:265" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _chv complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:266" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _n_gram_idx complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:267" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = BundledHV complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:268" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Clipped_BundledHV complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:269" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Encoded_HV complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:270" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = similarity_classes complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:271" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Binded_Features complete"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:272" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = BundledHV type=inter distance=1 true"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:273" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Clipped_BundledHV type=inter distance=1 true"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:274" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = similarity_classes type=inter distance=16 true"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:275" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = similarity_max type=inter distance=16 true">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'similarity_max'."/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:278" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:282" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:311" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:366" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:493" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/main.cpp:507" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="'#pragma HLS unroll' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:510" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:513" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="II = 5"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:520" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:554" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:629" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:641" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/main.cpp:645" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:672" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:734" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:808" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/main.cpp:811" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="'#pragma HLS unroll' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:815" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:835" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="II=5">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:908" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:918" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="II=3"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:931" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="hdv_engine" options="dim=1 type=cyclic factor=13 variable=_bhv_i302" pragmaLocId="./../src/hw/hls_xilinx/main.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="./../src/hw/hls_xilinx/main.cpp:513" srcPragmaSource="pragma" srcIsDirective="0" variable="_bhv_i302" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="hdv_engine" options="dim=1 type=cyclic factor=13 variable=_lhv_i303" pragmaLocId="./../src/hw/hls_xilinx/main.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="./../src/hw/hls_xilinx/main.cpp:513" srcPragmaSource="pragma" srcIsDirective="0" variable="_lhv_i303" varLoc=""/>
    </AutoPragmaReport>
</profile>

