#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 20:29:18 2019
# Process ID: 7300
# Current directory: C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17840 C:\Users\jerry\OneDrive\ProjectsFolder\cs202\vivado\final sim all pass dup\final_lab.xpr
# Log file: C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/vivado.log
# Journal file: C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/clockregtest2.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/clockregtest2.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/clockregtest.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/clocktest.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/lighttest.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/clockregtest.v} {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/clocktest.v} {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/lighttest.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sim_1/new/clock_sim.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sim_1/new/cpuclocktestsim.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sim_1/new/clock_sim.v} {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sim_1/new/cpuclocktestsim.v}}
reset_target all [get_files  {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci}}] -sync -no_script -force -quiet
reset_target all [get_files  {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci}}] -sync -no_script -force -quiet
generate_target all [get_files {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final'
WARNING: [Vivado 12-818] No files matched 'sim'
WARNING: [Vivado 12-818] No files matched 'all'
WARNING: [Vivado 12-818] No files matched 'pass'
WARNING: [Vivado 12-818] No files matched 'dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci'
export_ip_user_files -of_objects [get_files {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final'
WARNING: [Vivado 12-818] No files matched 'sim'
WARNING: [Vivado 12-818] No files matched 'all'
WARNING: [Vivado 12-818] No files matched 'pass'
WARNING: [Vivado 12-818] No files matched 'dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci'
export_simulation -of_objects [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci}}] -directory {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.ip_user_files} -ipstatic_source_dir {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/modelsim} {questa=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/questa} {riviera=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset RAM
set_property top RAM [get_fileset RAM]
move_files -fileset [get_fileset RAM] [get_files -of_objects [get_fileset sources_1] {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci}}]
generate_target all [get_files {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final'
WARNING: [Vivado 12-818] No files matched 'sim'
WARNING: [Vivado 12-818] No files matched 'all'
WARNING: [Vivado 12-818] No files matched 'pass'
WARNING: [Vivado 12-818] No files matched 'dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci'
export_ip_user_files -of_objects [get_files {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final'
WARNING: [Vivado 12-818] No files matched 'sim'
WARNING: [Vivado 12-818] No files matched 'all'
WARNING: [Vivado 12-818] No files matched 'pass'
WARNING: [Vivado 12-818] No files matched 'dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci'
export_simulation -of_objects [get_files {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.ip_user_files} -ipstatic_source_dir {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/modelsim} {questa=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/questa} {riviera=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset prgrom
set_property top prgrom [get_fileset prgrom]
move_files -fileset [get_fileset prgrom] [get_files -of_objects [get_fileset sources_1] {{C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci}}]
launch_run {RAM_synth_1 prgrom_synth_1}
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = c9d868c33cf61158; cache size = 4.935 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP prgrom, cache-ID = bb2a5e6ffd34ef48; cache size = 4.935 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom.xci' is already up-to-date
[Mon May 27 20:30:45 2019] Launched RAM_synth_1, prgrom_synth_1...
Run output will be captured here:
RAM_synth_1: C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.runs/RAM_synth_1/runme.log
prgrom_synth_1: C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.runs/prgrom_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 795.535 ; gain = 18.563
wait_on_run RAM_synth_1

[Mon May 27 20:30:45 2019] Waiting for RAM_synth_1 to finish...
[Mon May 27 20:30:50 2019] Waiting for RAM_synth_1 to finish...
[Mon May 27 20:30:55 2019] Waiting for RAM_synth_1 to finish...

*** Running vivado
    with args -log RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAM.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP RAM, cache-ID = c9d868c33cf61158.
INFO: [Common 17-206] Exiting Vivado at Mon May 27 20:30:52 2019...
[Mon May 27 20:30:55 2019] RAM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 795.535 ; gain = 0.000
wait_on_run RAM_synth_1
wait_on_run prgrom_synth_1

[Mon May 27 20:30:55 2019] Waiting for RAM_synth_1 to finish...

*** Running vivado
    with args -log RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAM.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP RAM, cache-ID = c9d868c33cf61158.
INFO: [Common 17-206] Exiting Vivado at Mon May 27 20:30:52 2019...
[Mon May 27 20:30:55 2019] RAM_synth_1 finished
[Mon May 27 20:30:55 2019] Waiting for prgrom_synth_1 to finish...
[Mon May 27 20:31:00 2019] Waiting for prgrom_synth_1 to finish...

*** Running vivado
    with args -log prgrom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source prgrom.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source prgrom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP prgrom, cache-ID = bb2a5e6ffd34ef48.
INFO: [Common 17-206] Exiting Vivado at Mon May 27 20:30:59 2019...
[Mon May 27 20:31:00 2019] prgrom_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 795.535 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'minisys_sim_debug' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj minisys_sim_debug_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/RAM/RAM_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module RAM_bindec
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/prgrom/prgrom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-311] analyzing module prgrom_bindec
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab12/lab12.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab11/lab11.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/cpu_debugd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_debugd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab10/lab10.srcs/sources_1/imports/lab10/idecode32-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sim_1/new/minisys_sim_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2421] module glbl is previously defined, ignoring this definition [C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 796.449 ; gain = 0.914
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9510e1d9a8754332a8c3c33f34708e4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot minisys_sim_debug_behav xil_defaultlib.minisys_sim_debug xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 24 for port switchrdata [C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/cpu_debugd.v:123]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/switchs.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.prgrom_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.prgrom_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100001101...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000100...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom_blk_mem_gen_top
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.Idecode32
Compiling module xil_defaultlib.Executs32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.RAM_bindec
Compiling module xil_defaultlib.RAM_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM_blk_mem_gen_top
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.cpu_debugd
Compiling module xil_defaultlib.minisys_sim_debug
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_debug_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 796.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "minisys_sim_debug_behav -key {Behavioral:sim_1:Functional:minisys_sim_debug} -tclbatch {minisys_sim_debug.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source minisys_sim_debug.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 60000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance minisys_sim_debug.u.cpuclk.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'minisys_sim_debug_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 60000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 877.363 ; gain = 81.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'minisys_sim_debug' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj minisys_sim_debug_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/cpu_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_debug
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab10/lab10.srcs/sources_1/imports/lab10/idecode32-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sim_1/new/minisys_sim_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim_debug
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9510e1d9a8754332a8c3c33f34708e4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot minisys_sim_debug_behav xil_defaultlib.minisys_sim_debug xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 24 for port switchrdata [C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/cpu_debug.v:119]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/switchs.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.prgrom_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.prgrom_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100001101...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000100...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom_blk_mem_gen_top
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.Idecode32
Compiling module xil_defaultlib.Executs32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.RAM_bindec
Compiling module xil_defaultlib.RAM_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM_blk_mem_gen_top
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.cpu_debug
Compiling module xil_defaultlib.minisys_sim_debug
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_debug_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 886.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "minisys_sim_debug_behav -key {Behavioral:sim_1:Functional:minisys_sim_debug} -tclbatch {minisys_sim_debug.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source minisys_sim_debug.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 60000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance minisys_sim_debug.u.cpuclk.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'minisys_sim_debug_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 60000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 886.805 ; gain = 0.039
archive_project C:/Users/jerry/Desktop/final_lab_cpu.xpr.zip -temp_dir {C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/.Xil/Vivado-7300-JERRYLU-LAPTOP} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/.Xil/Vivado-7300-JERRYLU-LAPTOP' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/.Xil/Vivado-7300-JERRYLU-LAPTOP/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'cpuclk_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'RAM_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'prgrom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'cpuclk_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'RAM_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'prgrom_impl_1'...
