

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_132_2'
================================================================
* Date:           Thu Jan 12 11:13:59 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmm-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_2  |       32|       32|         1|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_36"   --->   Operation 7 'read' 'tmp_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [trmm-max-throughput/src/correlation.cpp:132]   --->   Operation 10 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_7, i32 6" [trmm-max-throughput/src/correlation.cpp:132]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_141_4.preheader.exitStub" [trmm-max-throughput/src/correlation.cpp:132]   --->   Operation 13 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln134 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [trmm-max-throughput/src/correlation.cpp:134]   --->   Operation 14 'specpipeline' 'specpipeline_ln134' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [trmm-max-throughput/src/correlation.cpp:130]   --->   Operation 15 'specloopname' 'specloopname_ln130' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [trmm-max-throughput/src/correlation.cpp:136]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_36_read, i5 %lshr_ln" [trmm-max-throughput/src/correlation.cpp:136]   --->   Operation 17 'bitconcatenate' 'add_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i11 %add_ln" [trmm-max-throughput/src/correlation.cpp:136]   --->   Operation 18 'zext' 'zext_ln136' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln136" [trmm-max-throughput/src/correlation.cpp:136]   --->   Operation 19 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%store_ln136 = store i16 0, i11 %reg_file_4_0_addr" [trmm-max-throughput/src/correlation.cpp:136]   --->   Operation 20 'store' 'store_ln136' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln136" [trmm-max-throughput/src/correlation.cpp:136]   --->   Operation 21 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln136 = store i16 0, i11 %reg_file_4_1_addr" [trmm-max-throughput/src/correlation.cpp:136]   --->   Operation 22 'store' 'store_ln136' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln132 = add i7 %j_7, i7 2" [trmm-max-throughput/src/correlation.cpp:132]   --->   Operation 23 'add' 'add_ln132' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln132 = store i7 %add_ln132, i7 %j" [trmm-max-throughput/src/correlation.cpp:132]   --->   Operation 24 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc" [trmm-max-throughput/src/correlation.cpp:132]   --->   Operation 25 'br' 'br_ln132' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 01]
specmemcore_ln0    (specmemcore      ) [ 00]
specmemcore_ln0    (specmemcore      ) [ 00]
tmp_36_read        (read             ) [ 00]
store_ln0          (store            ) [ 00]
br_ln0             (br               ) [ 00]
j_7                (load             ) [ 00]
tmp                (bitselect        ) [ 01]
empty              (speclooptripcount) [ 00]
br_ln132           (br               ) [ 00]
specpipeline_ln134 (specpipeline     ) [ 00]
specloopname_ln130 (specloopname     ) [ 00]
lshr_ln            (partselect       ) [ 00]
add_ln             (bitconcatenate   ) [ 00]
zext_ln136         (zext             ) [ 00]
reg_file_4_0_addr  (getelementptr    ) [ 00]
store_ln136        (store            ) [ 00]
reg_file_4_1_addr  (getelementptr    ) [ 00]
store_ln136        (store            ) [ 00]
add_ln132          (add              ) [ 00]
store_ln132        (store            ) [ 00]
br_ln132           (br               ) [ 00]
ret_ln0            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_36">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_36"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_36_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_36_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="reg_file_4_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="11" slack="0"/>
<pin id="64" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln136_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="reg_file_4_1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="11" slack="0"/>
<pin id="78" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln136_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="11" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_7_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="lshr_ln_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="4" slack="0"/>
<pin id="109" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln136_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln132_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln132_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="44" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="93" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="54" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="104" pin="4"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="132"><net_src comp="93" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="50" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_4_1 | {1 }
	Port: reg_file_4_0 | {1 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_132_2 : tmp_36 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		tmp : 2
		br_ln132 : 3
		lshr_ln : 2
		add_ln : 3
		zext_ln136 : 4
		reg_file_4_0_addr : 5
		store_ln136 : 6
		reg_file_4_1_addr : 5
		store_ln136 : 6
		add_ln132 : 2
		store_ln132 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |    add_ln132_fu_128    |    0    |    14   |
|----------|------------------------|---------|---------|
|   read   | tmp_36_read_read_fu_54 |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|        tmp_fu_96       |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln_fu_104     |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      add_ln_fu_114     |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln136_fu_122   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    14   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_139|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   14   |
+-----------+--------+--------+
