Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 28 01:19:03 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper2_timing_summary_routed.rpt -pb OTTER_Wrapper2_timing_summary_routed.pb -rpx OTTER_Wrapper2_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper2
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 371         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (371)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2096)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (371)
--------------------------
 There are 337 register/latch pins with no clock driven by root clock pin: MY_DIV/count_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2096)
---------------------------------------------------
 There are 2096 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     5.085    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  s_clk_reg/Q
                         net (fo=2, routed)           0.505     6.047    s_clk
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.171 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.171    s_clk_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    15.079    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  s_clk_reg/Q
                         net (fo=2, routed)           0.168     1.754    s_clk
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.799    s_clk_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2124 Endpoints
Min Delay          2124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.457ns  (logic 4.694ns (15.412%)  route 25.763ns (84.588%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          2.560    25.727    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.851 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          4.606    30.457    my_otter/OTTER_MEMORY/p_1_in_0[23]
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_12/DIADI[19]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.311ns  (logic 4.694ns (15.486%)  route 25.617ns (84.514%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          2.615    25.782    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.906 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_25/O
                         net (fo=16, routed)          4.405    30.311    my_otter/OTTER_MEMORY/p_1_in_0[19]
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_12/DIADI[19]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.259ns  (logic 4.694ns (15.513%)  route 25.565ns (84.487%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          2.560    25.727    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.851 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          4.408    30.259    my_otter/OTTER_MEMORY/p_1_in_0[23]
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_2/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.114ns  (logic 4.694ns (15.587%)  route 25.420ns (84.413%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          2.560    25.727    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.851 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          4.264    30.114    my_otter/OTTER_MEMORY/p_1_in_0[23]
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_2/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_1/DIADI[26]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.071ns  (logic 4.694ns (15.610%)  route 25.377ns (84.390%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          1.806    24.973    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.097 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_18/O
                         net (fo=16, routed)          4.974    30.071    my_otter/OTTER_MEMORY/p_1_in_0[26]
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_1/DIADI[26]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[19]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.868ns  (logic 4.694ns (15.716%)  route 25.174ns (84.284%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          2.615    25.782    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.906 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_25/O
                         net (fo=16, routed)          3.962    29.868    my_otter/OTTER_MEMORY/p_1_in_0[19]
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[19]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_0/DIADI[26]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.860ns  (logic 4.694ns (15.720%)  route 25.166ns (84.280%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          1.806    24.973    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.097 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_18/O
                         net (fo=16, routed)          4.764    29.860    my_otter/OTTER_MEMORY/p_1_in_0[26]
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_0/DIADI[26]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_10/DIADI[26]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.829ns  (logic 4.694ns (15.736%)  route 25.135ns (84.264%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          1.806    24.973    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.097 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_18/O
                         net (fo=16, routed)          4.733    29.829    my_otter/OTTER_MEMORY/p_1_in_0[26]
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_10/DIADI[26]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[22]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.820ns  (logic 4.694ns (15.741%)  route 25.126ns (84.259%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          2.119    25.286    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.410 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_22/O
                         net (fo=16, routed)          4.411    29.820    my_otter/OTTER_MEMORY/p_1_in_0[22]
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[22]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.744ns  (logic 4.694ns (15.781%)  route 25.050ns (84.219%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13]
                         net (fo=1, routed)           2.047     4.501    my_otter/OTTER_MEMORY/memory_reg_bram_7_n_54
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.625 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216/O
                         net (fo=1, routed)           0.000     4.625    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_216_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     4.872 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153/O
                         net (fo=1, routed)           0.000     4.872    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_153_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     4.970 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=74, routed)          4.512     9.482    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_1[7]
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.347     9.829 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71/O
                         net (fo=1, routed)           0.852    10.681    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_71_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.326    11.007 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_44/O
                         net (fo=79, routed)          2.469    13.476    my_otter/ALU_MUX_A/alu_b_sel[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.150    13.626 f  my_otter/ALU_MUX_A/CSR_MTVEC[31]_i_14/O
                         net (fo=46, routed)          3.474    17.100    my_otter/OTTER_MEMORY/alu_a[31]
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.328    17.428 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180/O
                         net (fo=4, routed)           0.637    18.065    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_180_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.189 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148/O
                         net (fo=2, routed)           1.668    19.857    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_148_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.981 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=2, routed)           0.814    20.796    my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    20.920 f  my_otter/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=45, routed)          2.123    23.043    my_otter/OTTER_MEMORY/IOBUS_addr[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124    23.167 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=51, routed)          2.560    25.727    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.851 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          3.893    29.744    my_otter/OTTER_MEMORY/p_1_in_0[23]
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[23]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[5]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[5]/Q
                         net (fo=2, routed)           0.065     0.206    my_otter/PC_MUX/mtvec[5]
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  my_otter/PC_MUX/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.251    my_otter/PC/D[5]
    SLICE_X38Y13         FDCE                                         r  my_otter/PC/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[12]/C
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[12]/Q
                         net (fo=2, routed)           0.098     0.239    my_otter/PC_MUX/mtvec[12]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  my_otter/PC_MUX/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.284    my_otter/PC/D[12]
    SLICE_X34Y11         FDCE                                         r  my_otter/PC/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[18]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[18]/Q
                         net (fo=2, routed)           0.099     0.240    my_otter/PC_MUX/mtvec[18]
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  my_otter/PC_MUX/data_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.285    my_otter/PC/D[18]
    SLICE_X30Y21         FDCE                                         r  my_otter/PC/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[10]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[10]/Q
                         net (fo=2, routed)           0.099     0.240    my_otter/PC_MUX/mtvec[10]
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  my_otter/PC_MUX/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.285    my_otter/PC/D[10]
    SLICE_X38Y13         FDCE                                         r  my_otter/PC/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MEPC_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MEPC_reg[25]/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MEPC_reg[25]/Q
                         net (fo=2, routed)           0.100     0.241    my_otter/PC_MUX/mepc[25]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  my_otter/PC_MUX/data_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.286    my_otter/PC/D[25]
    SLICE_X30Y22         FDCE                                         r  my_otter/PC/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[6]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[6]/Q
                         net (fo=2, routed)           0.101     0.242    my_otter/PC_MUX/mtvec[6]
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.287 r  my_otter/PC_MUX/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.287    my_otter/PC/D[6]
    SLICE_X38Y13         FDCE                                         r  my_otter/PC/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_129/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_18_23_i_31/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.127%)  route 0.152ns (51.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_129/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_129/Q
                         net (fo=64, routed)          0.152     0.293    reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X15Y14         FDRE                                         r  reg_file_reg_r1_0_31_18_23_i_31/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_129/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_18_23_i_33/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.127%)  route 0.152ns (51.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_129/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_129/Q
                         net (fo=64, routed)          0.152     0.293    reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X15Y14         FDRE                                         r  reg_file_reg_r1_0_31_18_23_i_33/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_129/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_50/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.127%)  route 0.152ns (51.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_129/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_129/Q
                         net (fo=64, routed)          0.152     0.293    reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X14Y14         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_50/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_129/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_54/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.127%)  route 0.152ns (51.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_129/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_129/Q
                         net (fo=64, routed)          0.152     0.293    reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X14Y14         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_54/CE
  -------------------------------------------------------------------    -------------------





