[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32L431CCU6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. May 2018 DS11453 Rev 3 1/208STM32L431xx  \nUltra-low-power Arm® Cortex®-M4 32-bit MCU+FPU, 100DMIPS,  \n up to 256KB Flash, 64KB SRAM, analog, audio\nDatasheet - production data\nFeatures\n•Ultra-low-power with FlexPowerControl\n– 1.71 V to 3.6 V power supply– -40 °C to 85/105/125 °C temperature range\n– 200 nA in V\nBAT mode: supply for RTC and \n32x32-bit backup registers\n– 8 nA Shutdown mode (5 wakeup pins)– 28 nA Standby mode (5 wakeup pins)\n– 280 nA Standby mode with RTC\n– 1.0 µA Stop 2 mode, 1.28 µA with RTC\n– 84 µA/MHz run mode\n– Batch acquisition mode (BAM)– 4 µs wakeup from Stop mode\n– Brown out reset (BOR)\n– Interconnect matrix\n•Core: Arm\n® 32-bit Cortex®-M4 CPU with FPU, \nAdaptive real-time accelerator (ART Accelerator™) allowing 0- wait-state execution \nfrom Flash memory, frequency up to 80 MHz, MPU, 100DMIPS and DSP instructions\n•Performance benchmark\n– 1.25 DMIPS/MHz (Drystone 2.1)\n– 273.55 CoreMark\n® (3.42 CoreMark/MHz @ \n80 MHz)\n•Energy benchmark\n– 176.7 ULPBench® score\n•Clock Sources\n– 4 to 48 MHz crystal oscillator– 32 kHz crystal oscillator for RTC (LSE)\n– Internal 16 MHz factory-trimmed RC (±1%)\n– Internal low-power 32 kHz RC (±5%)\n– Internal multispeed 100 kHz to 48 MHz \noscillator, auto-trimmed by LSE (better than ±0.25 % accuracy)\n– Internal 48 MHz wi th clock recovery\n– 2 PLLs for system clock, audio, ADC•Up to 83 fast I/Os, most 5 V-tolerant\n•RTC with HW calendar, alarms and calibration\n•Up to 21 capacitive sensing channels: support \ntouchkey, linear and rotary touch sensors\n•11x timers: 1x 16-bit advanced motor-control, \n1x 32-bit and 2x 16-bit general purpose, 2x 16-bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer\n•Memories\n– Up to 256 KB single bank Flash, \nproprietary code readout protection\n– 64 KB of SRAM including 16 KB with \nhardware parity check\n– Quad SPI memory interface\n•Rich analog peripherals (independent supply)\n– 1x 12-bit ADC 5 Msps, up to 16-bit with \nhardware oversampling, 200 µA/Msps\n– 2x 12-bit DAC output channels, low-power \nsample and hold \n– 1x operational amplifier with built-in PGA– 2x ultra-low-power comparators\n•16x communication interfaces\n– 1x SAI (serial audio interface)\n–3 x  I 2 C  F M + ( 1  M b i t/s), SMBus/PMBus\n– 4x USARTs (ISO 7816, LIN, IrDA, modem)– 1x LPUART (Stop 2 wake-up)\n– 3x SPIs (and 1x Quad SPI)\n– CAN (2.0B Active) and SDMMC interface– SWPMI single wire pr otocol master I/F\n– IRTIM (Infrared interface)\n•14-channel DMA controller\n•True random number generator\n•CRC calculation unit, 96-bit unique IDUFBGA100 (7×7) LQFP64 (10x10)\nUFBGA64 (5x5) LQFP48 (7x7)LQFP100 (14x14)\nWLCSP64 UFQFPN32 (5x5)\nWLCSP49 UFQFPN48 (7x7)\nwww.st.com\nSTM32L431xx\n2/208 DS11453 Rev 3•Development support: serial wire debug \n(SWD), JTAG, Embedded Trace Macrocell™•All packages are ECOPACK2® compliant\n          Table 1. Device summary \nReference Part numbers\nSTM32L431xxSTM32L431CC, STM32L431KC, STM32L431RC, STM32L431VC, STM32L431CB, \nSTM32L431KB, STM32L431RB\nDS11453 Rev 3 3/208STM32L431xx Contents\n6Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.1 Arm® Cortex®-M4 core with FPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)  . . . . . . . . . 17\n3.3 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.4 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.5 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.6 Firewall . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.7 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203.8 Cyclic redundancy check calculation unit (CRC)  . . . . . . . . . . . . . . . . . . . 20\n3.9 Power supply management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.9.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.9.2 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.9.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233.9.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.9.5 Reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.9.6 VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.10 Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.11 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333.12 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 36\n3.13 Direct memory access controller (DMA) . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n3.14 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n3.14.1 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 37\n3.14.2 Extended interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . 37\n3.15 Analog to digital converter (ADC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.15.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.15.2 Internal voltage reference (VREFINT) . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.15.3 VBAT battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.16 Digital to analog converter (DAC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nContents STM32L431xx\n4/208 DS11453 Rev 33.17 Voltage reference buffer (VREFBUF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n3.18 Comparators (COMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n3.19 Operational amplifier (OPAMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n3.20 Touch sensing controller (TSC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 413.21 Random number generator (RNG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n3.22 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n3.22.1 Advanced-control timer (TIM1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n3.22.2 General-purpose timers (TIM2, TIM15, TI M16) . . . . . . . . . . . . . . . . . . . 44\n3.22.3 Basic timers (TIM6 and TIM7)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 443.22.4 Low-power timer (LPTIM1 and LPTIM2)  . . . . . . . . . . . . . . . . . . . . . . . . 44\n3.22.5 Infrared interface (IRTIM)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n3.22.6 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 453.22.7 System window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n3.22.8 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n3.23 Real-time clock (RTC) and backup registers  . . . . . . . . . . . . . . . . . . . . . . 46\n3.24 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n3.25 Universal synchronous/asynchronous re ceiver transmitter (USART)  . . . 48\n3.26 Low-power universal asynchronous rece iver transmitter (LPUART)  . . . . 49\n3.27 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n3.28 Serial audio interfaces (SAI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 503.29 Single wire protocol master interface (SWPMI)  . . . . . . . . . . . . . . . . . . . . 51\n3.30 Controller area network (CAN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\n3.31 Secure digital input/output and MultiMediaCards Interface (SDMMC) . . . 523.32 Clock recovery system (CRS)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 523.33 Quad SPI memory interface (QUADSPI) . . . . . . . . . . . . . . . . . . . . . . . . . 53\n3.34 Development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n3.34.1 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 54\n3.34.2 Embedded Trace Macrocell™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nDS11453 Rev 3 5/208STM32L431xx Contents\n66.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 846.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\n6.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\n6.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 89\n6.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 89\n6.3.4 Embedded voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n6.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 936.3.6 Wakeup time from low-power modes and voltage scaling  \ntransition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\n6.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 114\n6.3.8 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . 119\n6.3.9 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\n6.3.10 Flash memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\n6.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1286.3.12 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\n6.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\n6.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1316.3.15 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136\n6.3.16 Extended interrupt and event controller input (EXTI) characteristics . . 137\n6.3.17 Analog switches booster  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1376.3.18 Analog-to-Digital converter characteristics  . . . . . . . . . . . . . . . . . . . . . 138\n6.3.19 Digital-to-Analog converter characteristics  . . . . . . . . . . . . . . . . . . . . . 151\n6.3.20 Voltage reference buffer ch aracteristics  . . . . . . . . . . . . . . . . . . . . . . . 156\n6.3.21 Comparator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\n6.3.22 Operational amplifiers characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 159\n6.3.23 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\n6.3.24 V\nBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\n6.3.25 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1636.3.26 Communication interfaces characteristics . . . . . . . . . . . . . . . . . . . . . . 164\nContents STM32L431xx\n6/208 DS11453 Rev 37 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177\n7.1 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177\n7.2 UFBGA100 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1807.3 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183\n7.4 UFBGA64 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\n7.5 WLCSP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1887.6 WLCSP49 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\n7.7 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194\n7.8 UFQFPN48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1977.9 UFQFPN32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199\n7.10 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203\n7.10.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203\n7.10.2 Selecting the product temperature range  . . . . . . . . . . . . . . . . . . . . . . 204\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207\nDS11453 Rev 3 7/208STM32L431xx List of tables\n9List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 2\nTable 2. STM32L431xx family device features and periphera l counts . . . . . . . . . . . . . . . . . . . . . . . 13\nTable 3. Access status versus readout protection level and execution modes. . . . . . . . . . . . . . . . . 18\nTable 4. STM32L431xx modes overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Table 5. Functionalities depending on the working mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 6. STM32L431xx peripherals interconnect matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nTable 7. DMA implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 8. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 9. Internal voltage reference calibrati on values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 10. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nTable 11. I2C implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 12. STM32L431xx USART/LPUART features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48Table 13. SAI implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nTable 14. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 15. STM32L431xx pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nTable 16. Alternate function AF0 to AF7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 70\nTable 17. Alternate function AF8 to AF15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nTable 18. STM32L431xx memory map and peripheral register boundary addresses  . . . . . . . . . . . . 81Table 19. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 20. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nTable 21. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 87\nTable 22. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 88\nTable 23. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89Table 24. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 89\nTable 25. Embedded internal voltage reference. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1\nTable 26. Current consumption in Run and Lo w-power run modes, code with data processing  \nrunning from Flash, ART enable (Cache ON Prefetch OFF)  . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 27. Current consumption in Run and Low-power run modes, code with data processing  \nrunning from Flash, ART disable  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 28. Current consumption in Run and Lo w-power run modes, code with data processing  \nrunning from SRAM1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nTable 29. Typical current consumption in Run a nd Low-power run modes, with different codes  \nrunning from Flash, ART enable (Cache ON Prefetch OFF)  . . . . . . . . . . . . . . . . . . . . . . . 97\nTable 30. Typical current consumption in Run a nd Low-power run modes, with different codes  \nrunning from Flash, ART disable  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 31. Typical current consumption in Run a nd Low-power run modes, with different codes  \nrunning from SRAM1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 32. Current consumption in Sleep and Low-power sleep modes, Flash ON  . . . . . . . . . . . . . . 99\nTable 33. Current consumption in Low-power sleep modes, Flash in power-down . . . . . . . . . . . . . 100Table 34. Current consumption in Stop 2 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100Table 35. Current consumption in Stop 1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102Table 36. Current consumption in Stop 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  103\nTable 37. Current consumption in Standby mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104Table 38. Current consumption in Shutdown  mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 39. Current consumption in VBAT mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107Table 40. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  109\nTable 41. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111Table 42. Regulator modes transition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113\nList of tables STM32L431xx\n8/208 DS11453 Rev 3Table 43. Wakeup time using USART/LPUART. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113\nTable 44. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114\nTable 45. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 46. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nTable 47. LSE oscillator characteristics (fLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117\nTable 48. HSI16 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 49. MSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .121\nTable 50. HSI48 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nTable 51. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 52. PLL, PLLSAI1 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 53. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\nTable 54. Flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\nTable 55. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\nTable 56. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 129\nTable 57. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 9\nTable 58. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 130\nTable 59. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\nTable 60. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 131\nTable 61. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 133\nTable 62. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\nTable 63. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 136\nTable 64. EXTI Input Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 137\nTable 65. Analog switches booster characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nTable 66. ADC characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nTable 67. Maximum ADC RAIN  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 140\nTable 68. ADC accuracy - limited test  conditions 1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142\nTable 69. ADC accuracy - limited test  conditions 2  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\nTable 70. ADC accuracy - limited test  conditions 3  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nTable 71. ADC accuracy - limited test  conditions 4  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148\nTable 72. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151\nTable 73. DAC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154\nTable 74. VREFBUF characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 156\nTable 75. COMP characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nTable 76.  OPAMP characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 159\nTable 77. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\nTable 78. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\nTable 79. VBAT charging characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\nTable 80. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 163\nTable 81. IWDG min/max timeout period at 32 kHz (LSI). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164\nTable 82. WWDG min/max timeout value at 80 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164\nTable 83. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 165\nTable 84. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166\nTable 85. Quad SPI characteristics in SDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169Table 86. QUADSPI characteristics in DDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170Table 87. SAI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172\nTable 88. SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V . . . . . . . . . . . . . . . . . . . . . . . . . 174\nTable 89. eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V . . . . . . . . . . . . . . . . . . . . . . . . . . 175Table 90. SWPMI electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  176\nTable 91. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package  \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  177\nTable 92. UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid  \narray package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180\nDS11453 Rev 3 9/208STM32L431xx List of tables\n9Table 93. UFBGA100 recommended PCB design rules (0.5  mm pitch BGA)  . . . . . . . . . . . . . . . . . 181\nTable 94. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183\nTable 95. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pi tch ultra profile fine pitch ball grid array  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186\nTable 96. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)  . . . . . . . . . . . . . . . . . . 186Table 97. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188\nTable 98. WLCSP64 recommended PCB design rules (0.35 mm pitch)  . . . . . . . . . . . . . . . . . . . . . 189\nTable 99. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192\nTable 100. WLCSP49 recommended PCB design rules (0.4 mm pitch)  . . . . . . . . . . . . . . . . . . . . . . 193\nTable 101. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package  \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  195\nTable 102. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm  pitch, ultra thin fine pitch quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198\nTable 103. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201\nTable 104. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203\nTable 105. STM32L431xx ordering information scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206\nTable 106. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 207\nList of figures STM32L431xx\n10/208 DS11453 Rev 3List of figures\nFigure 1. STM32L431xx block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16\nFigure 2. Power supply overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 21\nFigure 3. Power-up/down sequence  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 22\nFigure 4. Clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 35\nFigure 5. Voltage reference buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nFigure 6. STM32L431Vx LQFP100 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nFigure 7. STM32L431Vx UFBGA100 ballout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 8. STM32L431Rx LQFP64 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 9. STM32L431Rx UFBGA64 ballout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nFigure 10. STM32L431Rx WLCSP64 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nFigure 11. STM32L431Cx WLCSP49 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nFigure 12. STM32L431Cx LQFP48 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nFigure 13. STM32L431Cx UFQFPN48 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nFigure 14. STM32L431Kx UFQFPN32 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 15. STM32L431xx memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80\nFigure 16. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 84\nFigure 17. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 18. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nFigure 19. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nFigure 20. VREFINT versus temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nFigure 21. High-speed external clock source AC timing diag ram  . . . . . . . . . . . . . . . . . . . . . . . . . . . 114\nFigure 22. Low-speed external clock source AC timing diagra m. . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nFigure 23. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 7\nFigure 24. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nFigure 25. HSI16 frequency versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nFigure 26. Typical current consumption versus MSI frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\nFigure 27. HSI48 frequency versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nFigure 28. I/O input characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 132\nFigure 29. I/O AC characteristics definition(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136\nFigure 30. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nFigure 31. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 149\nFigure 32. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150Figure 33. 12-bit buffered / non-buffered DAC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  153\nFigure 34. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167Figure 35. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168Figure 36. SPI timing diagram - master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 68\nFigure 37. Quad SPI timing diagram - SDR mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171Figure 38. Quad SPI timing diagram - DDR mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171Figure 39. SAI master timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173\nFigure 40. SAI slave timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174\nFigure 41. SDIO high-speed mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175\nFigure 42. SD default mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176\nFigure 43. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline  . . . . . . . . . . . . . . 177Figure 44. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178\nFigure 45. LQFP100 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179\nFigure 46. UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid  \narray package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 0\nDS11453 Rev 3 11/208STM32L431xx List of figures\n11Figure 47. UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid  \narray package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181\nFigure 48. UFBGA100 marking (package top vi ew)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182\nFigure 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline  . . . . . . . . . . . . . . . . 183\nFigure 50. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184\nFigure 51. LQFP64 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185Figure 52. UFBGA64 – 64-ball, 5 x 5 mm, 0. 5 mm pitch ultra profile fine pitch ball grid  \narray package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5\nFigure 53. UFBGA64 – 64-ball, 5 x 5 mm, 0. 5 mm pitch ultra profile fine pitch ball grid  \narray package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186\nFigure 54. UFBGA64 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187\nFigure 55. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188\nFigure 56. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189\nFigure 57. WLCSP64 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190\nFigure 58. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\nFigure 59. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192\nFigure 60. WLCSP49 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193\nFigure 61. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat  package outline  . . . . . . . . . . . . . . . . . . 194\nFigure 62. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196\nFigure 63. LQFP48 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196Figure 64. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm  pitch, ultra thin fine pitch quad flat  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197\nFigure 65. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm  pitch, ultra thin fine pitch quad flat  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198\nFigure 66. UFQFPN48 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199\nFigure 67. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199\nFigure 68. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201\nFigure 69. UFQFPN32 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202\nFigure 70. LQFP64 P\nD max vs. TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205\nIntroduction STM32L431xx\n12/208 DS11453 Rev 31 Introduction\nThis datasheet provides the ordering informat ion and mechanical device characteristics of \nthe STM32L431xx microcontrollers.\nThis document should be re ad in conjunction with the STM32L43xxx/44xxx/45xxx/46xxx \nreference manual (RM0394). The reference manual is available from the STMicroelectronics website www.st.com .\nFor information on the Arm®(a) Cortex®-M4 core, please refer to the Cortex®-M4 Technical \nReference Manual, available from the www.arm.com website.\n          \na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDS11453 Rev 3 13/208STM32L431xx Description\n542 Description\nThe STM32L431xx devices are the ultra-low- power microcontrollers based on the high-\nperformance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 80 MHz. \nThe Cortex-M4 core features a Floating point un it (FPU) single precision which supports all \nArm® single-precision data-processin g instructions and data types. It also implements a full \nset of DSP instructions and a memory protec tion unit (MPU) which enhances application \nsecurity.\nThe STM32L431xx devices embed high-speed memories (Flash memory up to 256  Kbyte, \n64 Kbyte of SRAM), a Quad SPI flash memories interface (available on all packages) and \nan extensive range of enhanced I/Os and pe ripherals connected to two APB buses, two \nAHB buses and a 32-bit multi-AHB bus matrix.\nThe STM32L431xx devices embed several pr otection mechanisms for embedded Flash \nmemory and SRAM: readout protection, wr ite protection, proprietary code readout \nprotection and Firewall.\nThe devices offer a fast 12-bit ADC (5 Msps),  two comparators, one operational amplifier, \ntwo DAC channels, an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedi cated to motor control, four general-purpose \n16-bit timers, and two 16-bit low-power timers.\nIn addition, up to 21 capacitive sensing channels are available.\nThey also feature standard and ad vanced communication interfaces.\n• Three I2Cs\n• Three SPIs\n• Three USARTs and one Low-Power UART.\n• One SAI (Serial Audio Interfaces)\n• One SDMMC\n• One CAN\n• One SWPMI (Single Wire Protocol Master Interface)\nThe STM32L431xx operates in the -40 to +85  °C (+105  °C junction), -40 to +105  °C \n(+125  °C junction) and -40 to +125  °C (+130  °C junction) temperature ranges from a 1.71 to \n3.6 V power supply. A comprehensive set of powe r-saving modes allows the design of low-\npower applications.\nSome independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparators. A VBAT input allows to backup the RTC and backup registers.\nThe STM32L431xx family offers nine packages from 32 to 100-pin packages.\n          Table 2. STM32L431xx family device features and peripheral counts \nPeripheral STM32L431Vx STM32L431Rx STM32L431Cx STM32L431Kx\nFlash memory 256KB 128KB 256KB 128KB 256KB 128KB 256KB\nSRAM 64KB \nQuad SPI Yes\nDescription STM32L431xx\n14/208 DS11453 Rev 3TimersAdvanced \ncontrol1 (16-bit)\nGeneral \npurpose2 (16-bit)\n1 (32-bit)\nBasic 2 (16-bit)Low -\npower2 (16-bit)\nSysTick \ntimer1\nWatchdog \ntimers (indepen  \ndent, \nwindow)2\nComm. \ninterfacesSPI 3 2\nI\n2C3 2\nUSART\nLPUART3\n12\n1\nSAI 1\nCAN 1\nSDMMC Yes NoSWPMI Yes\nRTC Yes\nTamper pins 3 2 2 1Random generator Yes\nGPIOs\nWakeup pins83\n552\n438 or 39\n(1)\n326\n2\nCapacitive sensing \nNumber of channels21 12 6 3\n12-bit ADC  \nNumber of channels1\n161\n161\n101\n10\n12-bit DAC channels 2\nInternal voltage \nreference bufferYes No\nAnalog comparator 2\nOperational \namplifiers1\nMax. CPU frequency 80 MHz\nOperating voltage 1.71 to 3.6 VTable 2. STM32L431xx family device features and peripheral counts (continued)\nPeripheral STM32L431Vx STM32L431Rx STM32L431Cx STM32L431Kx\nDS11453 Rev 3 15/208STM32L431xx Description\n54Operating \ntemperatureAmbient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C\nJunction temperature: -40 to 105 °C / -40 to 125 °C / -40 to 130 °C\nPackagesLQFP100\nUFBGA100WLCSP64\nLQFP64\nUFBGA64WLCSP49\nLQFP48\nUFQFPN48UFQFPN32\n1. For WLCSP49 package.Table 2. STM32L431xx family device features and peripheral counts (continued)\nPeripheral STM32L431Vx STM32L431Rx STM32L431Cx STM32L431Kx\nDescription STM32L431xx\n16/208 DS11453 Rev 3Figure 1. STM32L431xx block diagram\nNote: AF: alternate function on I/O pins.MSv39204V2Flash\nup to\n256 KB\nGPIO PORT A\nAHB/APB2\nEXT IT. WKUP 83 AF    PA[15:0]\nTIM1 / PWM3 compl. channels (TIM1_CH[1:3]N),\n4 channels (TIM1_CH[1:4]),\nETR, BKIN, BKIN2 as AF\nUSART1 RX, TX, CK,CTS, \nRTS as AF\nSPI1MOSI, MISO,\nSCK, NSS as AF\nAPB260 M Hz\nAPB1 30MH z\nOUT1ITFWWDGRTC_TSOSC32_IN\nOSC32_OUT\nsmcard\nIrDA16bSDIO / MMCD[7:0]\nCMD, CK as AFVBAT = 1.55 to 3.6 VJTAG & SW\nARM Cortex-M4\n80 MHz\nFPU  NVIC ETMMPU\nDMA2\nART \nACCEL/\nCACHERNGFIFO\n@ VDDABORSupply\nsupervision\nPVD, PVMIntreset\nXTAL 32 kHzMA N AGT\nRTCFCLKStandby\ninterfaceIWDG\n@VBAT@ VDD\n@VDD\nAWUReset & clock\ncontrol\nPCLKxVoltage\nregulator\n3.3 to 1.2 VVDD Power management\n@ VDD\nRTC_TAMPxBackup registerAHB bus-matrix\nTIM152 channels,\n1 compl. channel, BKIN as AF\nDAC1\nDAC2TIM6\nTIM7TIM2D-BUS\nSRAM 48 KB\nAPB1 80 MHz (max)SRAM 16 KBI-BUS\nS-BUS\nDMA1\nPB[15:0]\nPC[15:0]\nPD[15:0]\nPE[15:0]\nPH[1:0], \nPH[3]GPIO PORT B\nGPIO PORT C\nGPIO PORT D\nGPIO PORT E\nGPIO PORT H\n16b\nTIM16 16b1 channel,\n1 compl. channel, BKIN as AF\nOUT216b16b32b4 channels, ETR as AF\nAHB/APB1OSC_IN\nOSC_OUTHCLKxXTAL OSC\n4- 16MHz\n16 external analog inputs  \nVREF+USA R T 2MBpsTemperature sensor\n@ VDDA\nSAI1MCLK_A, SD_A, FS_A, SCK_A, EXTCLK\nMCLK_B, SD_B, FS_B, SCK_B as AFTouch sensing controller7 Groups of\n3 channels max as AFRC HSI\nRC LSI\nPLL 1&2MSIQuad SPI memory interfaceD0[3:0],D1[3:0],CLK0, CLK1CS\nCOMP1 INP, INM, OUT\nCOMP2 INP, INM, OUT@ VDDARTC_OUTAHB1 80 MHz\nCRCAPB2 80MHzAHB2 80 MHz\nFIREWALLVREF Buffer@ VDDA@ VDDVDD = 1.71 to 3.6 V\nVSSTRACECLK\nTRACED[3:0]NJTRST, JTDI,\nJTCK/SWCLK\nJTDO/SWD, JTDO\nITF ADC1HSI48VDDA, VSSA\nVDD, VSS, NRST\nCRS CRS_SYNC\nUSART2 RX, TX, CK, CTS, RTS as AFsmcard\nIrDA\nUSART3RX, TX, CK, CTS, RTS as AF smcard\nIrDA\nMOSI, MISO, SCK, NSS as AF SPI2\nMOSI, MISO, SCK, NSS as AF SPI3\nI2C1/SMBUS SCL, SDA, SMBA as AF\nSCL, SDA, SMBA as AF I2C2/SMBUS\nSCL, SDA, SMBA as AF I2C3/SMBUS\nFIFOTX, RX as AF bxCAN1\nVOUT, VINM, VINP OpAmp1@VDDA\nLPUART1 RX, TX, CTS, RTS as AF\nSWPMI1IO\nRX, TX, SUSPEND as AF\nLPTIM1 IN1, IN2, OUT, ETR as AF\nLPTIM2 IN1, OUT, ETR as AF\nDS11453 Rev 3 17/208STM32L431xx Functional overview\n543 Functional overview\n3.1 Arm® Cortex®-M4 core with FPU\nThe Arm® Cortex®-M4 with FPU processor is the latest generation of Arm® processors for \nembedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.\nThe Arm® Cortex®-M4 with FPU 32-bit RISC processor features exceptional code-\nefficiency, delivering the high-performance expected from an Arm® core in the memory size \nusually associated with 8- and 16-bit devices.\nThe processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. \nIts single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.\nWith its embedded Arm® core, the STM32L431xx family  is compatible with all Arm® tools \nand software.\nFigure  1 shows the general block diagram of the STM32L431xx family devices.\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)\nThe ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-\nstandard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of \nthe Arm® Cortex®-M4 over Flash memory technologi es, which normally requires the \nprocessor to wait for the Flash memory at higher frequencies.\nTo release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program \nexecution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accele rator is equivalent to 0 wait state program \nexecution from Flash memory at a CPU frequency up to 80 MHz.\n3.3 Memory protection unit\nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the me mory or resources used by any other active \ntask. This memory area is organized into up to  8 protected areas that can in turn be divided \nup into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 \ngigabytes of addressable memory.\nThe MPU is especially helpful for applications where some critical or certified code has to be \nprotected against the misbehavior of other task s. It is usually managed by an RTOS (real-\ntime operating system). If a prog ram accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and take action . In an RTOS environment, the kernel can \ndynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypasse d for applications that do not need it.\nFunctional overview STM32L431xx\n18/208 DS11453 Rev 33.4 Embedded Flash memory\nSTM32L431xx devices feature up to 256  Kbyte of embedded Flash memory available for \nstoring programs and data in single bank architecture. The Flash memory contains 128 \npages of 2 Kbyte.\nFlexible protections can be configured thanks to option bytes:\n• Readout protection (RDP) to protect the wh ole memory. Three levels are available:\n– Level 0: no readout protection– Level 1: memory readout protection: th e Flash memory cannot be read from or \nwritten to if either debug features are co nnected, boot in RAM or bootloader is \nselected\n– Level 2: chip readout protection: debug  features (Cortex-M4 JTAG and serial \nwire), boot in RAM and bootloader sele ction are disabled (JTAG fuse). This \nselection is irreversible.\n          \n• Write protection (WRP): the protected ar ea is protected against erasing and \nprogramming. Two areas can be selected, with 2-Kbyte granularity.\n• Proprietary code readout protection (PCROP): a part of the flash memory can be \nprotected against read and write from third parties. The protected ar ea is execute-only: \nit can only be reached by the STM32 CPU, as an instruction co de, while all other \naccesses (DMA, debug and CPU data read, wr ite and erase) are strictly prohibited. \nThe PCROP area granularity is 64-bit wi de. An additional option bit (PCROP_RDP) \nallows to select if the PCROP area is erased or not when the RDP protection is \nchanged from Level 1 to Level 0.Table 3. Access status versus readout protection level and execution modes \nAreaProtection \nlevelUser executionDebug, boot from RAM or boot \nfrom system memory (loader)\nRead Write Erase Read Write Erase\nMain \nmemory1 Yes Yes Yes No No No\n2 Yes Yes Yes N/A N/A N/A\nSystem \nmemory1 Yes No No Yes No No\n2 Yes No No N/A N/A N/A\nOption \nbytes1 Yes Yes Yes Yes Yes Yes\n2 Yes No No N/A N/A N/A\nBackup \nregisters1Y e s Y e s N / A(1)\n1. Erased when RDP change from Level 1 to Level 0.No No N/A(1)\n2 Yes Yes N/A N/A N/A N/A\nSRAM21 Yes Yes Yes(1)No No No(1)\n2 Yes Yes Yes N/A N/A N/A\nDS11453 Rev 3 19/208STM32L431xx Functional overview\n54The whole non-volatile memory embeds the error correction code (ECC) feature supporting:\n• single error detection and correction\n• double error detection.\n• The address of the ECC fail can be read in the ECC register\n3.5 Embedded SRAM\nSTM32L431xx devices feature 64  Kbyte of embedded SRAM. This SRAM is split into two \nblocks: \n• 48 Kbyte mapped at address 0x2000 0000 (SRAM1)\n• 16 Kbyte located at address 0x1000 00 00 with hardware parity check (SRAM2).\nThis memory is also mapped at address 0x2000 C000, offering a contiguous address \nspace with the SRAM1 (16 Kbyte aliased by bit band)\nThis block is accessed through the ICode/DCode buses for maximum performance. \nThese 16 Kbyte SRAM can also be retained in Standby mode.\nThe SRAM2 can be write-protec ted with 1 Kbyte granularity.\nThe memory can be accessed in read/writ e at CPU clock speed with 0 wait states.\n3.6 Firewall\nThe device embeds a Firewall which protects  code sensitive and secure data from any \naccess performed by a code executed  outside of the protected areas.\nEach illegal access generates a reset which kills immediat ely the detected intrusion.\nThe Firewall main features are the following:\n• Three segments can be protected and def ined thanks to the Firewall registers:\n– Code segment (located in Flash or SRAM 1 if defined as ex ecutable protected \narea)\n– Non-volatile data segment (located in Flash)\n– Volatile data segment (located in SRAM1)\n• The start address and the length of each segments are configurable:\n– Code segment: up to 1024 Kbyte with granularity of 256 bytes\n– Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes\n– Volatile data segment: up to 48 Kbyte with a granularity of 64 bytes\n• Specific mechanism implemented to open th e Firewall to get access to the protected \nareas (call gate entry sequence)\n• Volatile data segment can be shared or not with the non-protected code\n• Volatile data segment can be executed or not depending on the Firewall configuration\nThe Flash readout protection must be set to le vel 2 in order to reach the expected level of \nprotection.\nFunctional overview STM32L431xx\n20/208 DS11453 Rev 33.7 Boot modes\nAt startup, BOOT0 pin or nS WBOOT0 option bit, and BOOT1 option bit are used to select \none of three boot options:\n• Boot from user Flash\n• Boot from system memory\n• Boot from embedded SRAM\nBOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the \nvalue of a user option bit to free the GPIO pad if needed.\nA Flash empty check mechanism is implemented to force the boot from system flash if the \nfirst flash memory location is not programmed and if the boot selection is configured to boot \nfrom main flash.\nThe boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI or CAN.\n3.8 Cyclic redundancy che ck calculation unit (CRC)\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.\n3.9 Power supply management\n3.9.1 Power supply schemes\n• VDD = 1.71 to 3.6 V: external power supply for I/Os (VDDIO1 ), the internal regulator and \nthe system analog such as reset, power mana gement and internal clocks. It is provided \nexternally through VDD pins.\n• VDDA = 1.62 V (ADCs/COMPs) / 1.8 (DAC/OPAMP) to 3.6 V: external analog power \nsupply for ADCs, DAC, OPAMPs, Comparat ors and Voltage reference buffer. The VDDA \nvoltage level is independent from the VDD voltage.\n• VBAT = 1.55 to 3.6 V: power supply for RTC,  external clock 32  kHz oscillator and \nbackup registers (through power switch) when VDD is not present.\nNote: When the functions supplied by VDDA are not used, this supply should preferably be shorted \nto VDD.\nNote: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5  V \ntolerant (refer to Table  19: Voltage characteristics ).\nNote: VDDIOx  is the I/Os general purpose digital functions supply. VDDIOx  represents VDDIO1 , with \nVDDIO1  = VDD.\nDS11453 Rev 3 21/208STM32L431xx Functional overview\n54Figure 2. Power supply overview\nDuring power-up and power-down phases, the following power sequence requirements \nmust be respected:\n• When VDD is below 1 V, ot her power supplies (VDDA) must remain below VDD + \n300 mV.\n• When VDD is above 1 V, all power supplies are independent.\nDuring the power-down phase, VDD can temporarily become lower than other supplies only \nif the energy provided to the MCU remains below 1  mJ; this allows external decoupling \ncapacitors to be discharged with different time constants during the power- down transient phase.MSv39205V2Low voltage detectorVDDAVDDA domain\nVSSVDD\nVBATA/D converters\nComparatorsD/A convertersOperational amplifiersVoltage reference buffer\nVDD domain\nI/O ringVSSA\nReset blockTemp. sensorPLL, HSI, MSI, HSI48\nStandby circuitry(Wakeup logic, IWDG)\nVoltage regulatorVDDIO1\nLSE crystal 32 K oscBKP registersRCC BDCR registerRTCBackup domainCore\nMemories\nDigital peripheralsVCORE domain\nVCORE\nFunctional overview STM32L431xx\n22/208 DS11453 Rev 3Figure 3. Power-up/down sequence\n1. VDDX refers to VDDA.\n3.9.2 Power supply supervisor\nThe device has an integrated ultra-low-power brown-out reset (BOR) active in all modes \nexcept Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V\nDD is below a \nspecified threshold, without the need for an external reset circuit.\nThe lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected \nthrough option bytes.The device features an  embedded programmable voltage detector \n(PVD) that monitors the VDD power supply and compares it to the VPVD threshold. An \ninterrupt can be generated when VDD drops below the VPVD threshold and/or when VDD is \nhigher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.\nIn addition, the device embeds a Periph eral Voltage Monitor which compares the \nindependent supply voltage VDDA  with a fixed threshold in order to ensure that the \nperipheral is in its functional supply range.MSv47490V1\n0.31VBOR03.6\nOperating mode Power-on Power-down timeV\nVDDX(1)\nVDD\nInvalid supply area V DDX < V DD + 300 mV VDDX independent from V DD\nDS11453 Rev 3 23/208STM32L431xx Functional overview\n543.9.3 Voltage regulator\nTwo embedded linear voltage regulators supply most of the digital circuitries: the main \nregulator (MR) and the low-power regulator (LPR).\n• The MR is used in the Run and Sleep modes and in the Stop 0 mode.\n• The LPR is used in Low-Power Run, Low-Pow er Sleep, Stop 1 and Stop 2 modes. It is \nalso used to supply the 16 Kbyte SRAM2 in Standby with SRAM2 retention.\n• Both regulators are in power-down in Standby and Shutdown modes: the regulator \noutput is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption. \nThe ultralow-power STM32L431xx supports dy namic voltage scaling to  optimize its power \nconsumption in run mode. The voltage from the Main Regulator that supplies the logic (V\nCORE ) can be adjusted according to the sy stem’s maximum operating frequency. \nThere are two power consumption ranges:\n• Range 1 with the CPU running at up to 80 MHz.\n• Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also \nlimited to 26 MHz.\nThe VCORE  can be supplied by the low-power regulator, the main regulator being switched \noff. The system is then in Low-power run mode.\n• Low-power run mode with the CPU running at up to 2 MHz. Peripherals with \nindependent clock can be clocked by HSI16.\n3.9.4 Low-power modes\nThe ultra-low-power STM32L431xx supports se ven low-power modes to achieve the best \ncompromise between low-power consumption, sh ort startup time, available peripherals and \navailable wakeup sources.\nFunctional overview STM32L431xx\n24/208 DS11453 Rev 3\n          \nTable 4. STM32L431xx modes overview \nMode Regulator(1)CPU Flash SRAM Clocks DMA & Peripherals(2)Wakeup source Consumption(3)Wakeup time\nRun MR range 1\nYes ON(4)ON AnyAll\nN/A97 µA/MHz \nN/A\nMR range2 All except RNG 84 µA/MHz\nLPRun LPR Yes ON(4)ONAny \nexcept \nPLLAll except USB_FS, RNG N/A 94 µA/MHzto Range 1: 4 µs\nto Range 2: 64 µs\nSleep MR range 1\nNo ON(4)ON(5)AnyAllAny interrupt or \nevent28 µA/MHz\n6 cycles\nMR range2 All except RNG 26 µA/MHz\nLPSleep LPR No ON(4)ON(5)Any\nexcept \nPLLAll except USB_FS, RNGAny interrupt or \nevent29 µA/MHz 6 cycles\nStop 0MR Range 1\nNo OFF ONLSE\nLSIBOR, PVD, PVM \nRTC, IWDG \nCOMPx (x=1,2) \nDAC1\nOPAMPx (x=1)\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\n***\nAll other peripherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM \nRTC, IWDG\nCOMPx (x=1..2)\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\nSWPMI1(8)108 µA\n2.4 µs in SRAM\n4.1 µs in Flash\nMR Range 2 108 µA\nSTM32L431xx Functional overview\nDS11453 Rev 3 25/208Stop 1 LPR No Off ONLSE\nLSIBOR, PVD, PVM \nRTC, IWDG \nCOMPx (x=1,2) \nDAC1\nOPAMPx (x=1)\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\n***\nAll other peripherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM \nRTC, IWDG\nCOMPx (x=1..2)\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\nSWPMI1(8)4.34 µA w/o RTC\n4.63 µA w RTC6.3 µs in SRAM\n7.8 µs in Flash\nStop 2 LPR No Off ONLSE\nLSIBOR, PVD, PVM \nRTC, IWDG \nCOMPx (x=1..2)\nI2C3(7)\nLPUART1(6)\nLPTIM1\n***\nAll other peripherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM\nRTC, IWDG\nCOMPx (x=1..2)\nI2C3(7)\nLPUART1(6)\nLPTIM11.3 µA w/o RTC\n1.4 µA w/RTC6.8 µs in SRAM\n8.2 µs in FlashTable 4. STM32L431xx modes overview (continued)\nMode Regulator(1)CPU Flash SRAM Clocks DMA & Peripherals(2)Wakeup source Consumption(3)Wakeup time\nFunctional overview STM32L431xx\n26/208 DS11453 Rev 3\nStandbyLPR\nPower\ned OffOffSRAM\n2 ON\nLSE\nLSIBOR, RTC, IWDG\n***\nAll other peripherals are \npowered off.\n***\nI/O configuration can be \nfloating, pull-up or pull-downReset pin \n5 I/Os (WKUPx)(9)\nBOR, RTC, IWDG0.20 µA w/o RTC\n0.46 µA w/ RTC\n12.2 µs\nOFFPower\ned\nOff0.03 µA w/o RTC\n0.29 µA w/ RTC\nShutdown OFFPower\ned OffOffPower\ned\nOffLSERTC\n***\nAll other peripherals are \npowered off.\n***\nI/O configuration can be \nfloating, pull-up or pull-\ndown(10)Reset pin \n5 I/Os (WKUPx)(9)\nRTC0.01 µA w/o RTC\n0.20 µA w/ RTC262 µs\n1. LPR means Main regulator is OF F and Low-power regulator is ON.\n2. All peripherals can be active or cl ock gated to save power consumption.\n3. Typical current at VDD = 1.8 V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz i n \nLPRun/LPSleep.\n4. The Flash memory can be put in power-down and its clock can be gated off w hen executing from SRAM.\n5. The SRAM1 and SRAM2 clocks can be gated on or off independently.\n6. U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received  frame event.\n7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.\n8. SWPMI1 wakeup by resume from suspend.9. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.10. I/Os can be configured with internal pull- up, pull-down or floating in Shutdown mode but the configuration is lost when exit ing the Shutdown mode.Table 4. STM32L431xx modes overview (continued)\nMode Regulator(1)CPU Flash SRAM Clocks DMA & Peripherals(2)Wakeup source Consumption(3)Wakeup time\nDS11453 Rev 3 27/208STM32L431xx Functional overview\n54By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the \nuser to select one of the low-power modes described below:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n• Low-power run  mode\nThis mode is achieved with VCORE  supplied by the low-power regulator to minimize the \nregulator\'s operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz.  The peripherals with independent clock can \nbe clocked by HSI16.\n• Low-power sleep  mode\nThis mode is entered from the low-power run mode. Only the CPU clock is stopped. \nWhen wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.\n• Stop 0, Stop 1 and Stop 2  modes\nStop mode achieves the lowest power consumption while retaining the content of \nSRAM and registers. All clocks in the V\nCORE  domain are stopped, the PLL, the MSI \nRC, the HSI16 RC and the HSE crystal oscilla tors are disabled. The LSE or LSI is still \nrunning. \nThe RTC can remain active (Stop mode with RTC, Stop mode without RTC).Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode \nto detect their wakeup condition.\nThree Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, \nmost of the V\nCORE  domain is put in a lower leakage mode. \nStop 1 offers the largest number of active peripherals and wakeup sources, a smaller \nwakeup time but a higher consumption than St op 2. In Stop 0 mode, the main regulator \nremains ON, allowing a very fast wakeup  time but with much higher consumption.\nThe system clock when exiting from Stop 0, Stop 1 or Stop 2 modes can be either MSI \nup to 48 MHz or HSI16, depending on software configuration.\n• Standby  mode\nThe Standby mode is used to achieve the lo west power consumpt ion with BOR. The \ninternal regulator is swit ched off so that the VCORE  domain is powered off. The PLL, the \nMSI RC, the HSI16 RC and the HSE crysta l oscillators are also switched off.\nThe RTC can remain active (Standby mode  with RTC, Standby mode without RTC).\nThe brown-out reset (BOR) always remains active in Standby mode.The state of each I/O during standby mo de can be selected by software: I/O with \ninternal pull-up, internal pull-down or floating.\nAfter entering Standby mode, SRAM1 and regist er contents are lost except for registers \nin the Backup domain and Standby circuitr y. Optionally, SRAM2 can be retained in \nStandby mode, supplied by the low-power Regulator (Standby with SRAM2 retention mode).\nThe device exits Standby mode when an ex ternal reset (NRST pin), an IWDG reset, \nWKUP pin event (configurable rising or fallin g edge), or an RTC event occurs (alarm, \nperiodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE).\nThe system clock after wake up is MSI up to 8 MHz.\nFunctional overview STM32L431xx\n28/208 DS11453 Rev 3• Shutdown  mode\nThe Shutdown mode allows to achieve the lowest power consumption. The internal \nregulator is switched off so that the VCORE  domain is powered off. The PLL, the HSI16, \nthe MSI, the LSI and the HSE oscillators are also switched off.\nThe RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).The BOR is not available in Shutdown mode. No power voltage monitoring is possible \nin this mode, therefore the switch to Backup domain is not supported. \nSRAM1, SRAM2 and register contents are lo st except for registers in the Backup \ndomain. \nThe device exits Shutdown mode when an ex ternal reset (NRST pin), a WKUP pin \nevent (configurable rising or  falling edge), or an RTC ev ent occurs (alarm, periodic \nwakeup, timestamp, tamper). \nThe system clock after wakeup is MSI at 4 MHz.\nDS11453 Rev 3 29/208STM32L431xx Functional overview\n54          Table 5. Functionalities depending on the working mode(1) \nPeripheral Run SleepLow-\npower \nrunLow-\npower \nsleepStop 0/1 Stop 2 Standby Shutdown\nVBAT\n-\nWakeup capability-\nWakeup capability-\nWakeup capability-\nWakeup capability\nCPU Y - Y - - -- -- -- --\nFlash memory (up to \n256 KB)O(2)O(2)O(2)O(2)- -- -- -- --\nSRAM1 (48 KB) Y Y(3)YY(3)Y -Y -- -- --\nSRAM2 (16 KB) Y Y(3)YY(3)Y -Y -O(4)-- --\nQuad SPI O O O O - -- -- -- --\nBackup Registers Y Y Y Y Y -Y -Y -Y -Y\nBrown-out reset \n(BOR)YYYY Y YY YY Y- --\nProgrammable \nVoltage Detector \n(PVD) OOOO O OO O- -- --\nPeripheral Voltage \nMonitor (PVMx; \nx=1,3,4)OOOO O OO O- -- --\nD M A OOOO - -- -- -- --\nHigh Speed Internal \n(HSI16)OOOO(5)-(5)-- -- --\nOscillator RC48 O O - - - -- -- -- --\nHigh Speed External \n(HSE)OOOO - -- -- -- --\nLow Speed Internal \n(LSI)OOOO O -O -O -- --\nLow Speed External \n(LSE)OOOO O -O -O -O -O\nMulti-Speed Internal \n(MSI)OOOO - -- -- -- --\nClock Security \nSystem (CSS)OOOO - -- -- -- --\nClock Security \nSystem on LSEOOOO O OO OO O- --\nRTC / Auto wakeup O O O O O OO OO OO OO\nNumber of RTC \nTamper pins3333 3 O3 O3 O3 O3\nUSARTx (x=1,2,3) O O O O O(6)O(6)- -- -- --\nFunctional overview STM32L431xx\n30/208 DS11453 Rev 3Low-power UART \n(LPUART)OOOO O(6)O(6)O(6)O(6)- -- --\nI2Cx (x=1,2) O O O O O(7)O(7)- -- -- --\nI 2 C 3 OOOO O(7)O(7)O(7)O(7)- -- --\nSPIx (x=1,2,3) O O O O - -- -- -- --\nC A N OOOO - -- -- -- --\nSDMMC1 O O O O - -- -- -- --\nS W P M I 1 OOOO - O- -- -- --\nSAIx (x=1) O O O O - -- -- -- --\nADCx (x=1) O O O O - -- -- -- --\nDAC1 O O O O O -- -- -- --\nVREFBUF O O O O O -- -- -- --\nOPAMPx (x=1) O O O O O -- -- -- --\nCOMPx (x=1,2) O O O O O OO O- -- --\nTemperature sensor O O O O - -- -- -- --\nTimers (TIMx) O O O O - -- -- -- --\nLow-power timer 1 \n(LPTIM1)OOOO O OO O- -- --\nLow-power timer 2 \n(LPTIM2)OOOO O O- -- -- --\nIndependent \nwatchdog (IWDG)OOOO O OO OO O- --\nWindow watchdog \n(WWDG)OOOO - -- -- -- --\nSysTick timer O O O O - -- -- -- --\nTouch sensing \ncontroller (TSC)OOOO - -- -- -- --\nRandom number \ngenerator (RNG)O(8)O(8)-- - -- -- -- --\nCRC calculation unit O O O O - -- -- -- --\nG P I O s OOOO O OO O(9)5 \npins\n(10)(11)5 \npins\n(10)-Table 5. Functionalities depending on the working mode(1) (continued)\nPeripheral Run SleepLow-\npower \nrunLow-\npower \nsleepStop 0/1 Stop 2 Standby Shutdown\nVBAT\n-\nWakeup capability-\nWakeup capability-\nWakeup capability-\nWakeup capability\nDS11453 Rev 3 31/208STM32L431xx Functional overview\n543.9.5 Reset mode \nIn order to improve the consumption under re set, the I/Os state under and after reset is \n“analog state” (the I/O schmitt trigger is disabl e). In addition, the internal reset pull-up is \ndeactivated when the reset source is internal.\n3.9.6 VBAT operation\nThe VBAT pin allows to power the device VBAT dom ain from an external battery, an external \nsupercapacitor, or from VDD when no external battery and an  external supercapacitor are \npresent. The VBAT pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in VBAT mode.\nVBAT operation is automatically activated when VDD is not present.\nAn internal VBAT battery charging circuit is embedded and can be activated when VDD is \npresent.\nNote: When the microcontroller is supplied from VBA T, external interrupts and RTC alarm/events \ndo not exit it from VBAT operation.\n3.10 Interconnect matrix\nSeveral peripherals have direct connecti ons between them. This allows autonomous \ncommunication between peripherals, savi ng CPU resources thus power supply \nconsumption. In addition, these hardware co nnections allow fast and predictable latency.\nDepending on peripherals, these interconnecti ons can operate in Run, Sleep, low-power run \nand sleep, Stop 0, Stop 1 and Stop 2 modes.\n          1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). - = Not available.\n2. The Flash can be configured in power-down m ode. By default, it is not in power-down mode.\n3. The SRAM clock can be gated on or off.4. SRAM2 content is preserved when the bit RRS is set in PWR_CR3 register.\n5. Some peripherals with wakeup from Stop capability can reque st HSI16 to be enabled. In this case, HSI16 is woken up by \nthe peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put of f when the peripheral does not \nneed it anymore.\n6. UART and LPUART reception is functional in Stop mode,  and generates a wakeup interrupt on Start, address match or \nreceived frame event.\n7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.\n8. Voltage scaling Range 1 only.9. I/Os can be configured with internal pul l-up, pull-down or floating in Standby mode.\n10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.\n11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when \nexiting the Shutdown mode.\nFunctional overview STM32L431xx\n32/208 DS11453 Rev 3Table 6. STM32L431xx peripherals interconnect matrix \n Interconnect sourceInterconnect \ndestinationInterconnect action\nRun\nSleep\nLow-power run\nLow-power sleep\nStop 0 / Stop 1\nStop 2\nTIMx TIMx Timers synchronization or chaining Y Y Y Y - -\nADCx\nDAC1Conversion triggers Y Y Y Y - -\nDMA Memory to memory transfer trigger Y Y Y Y - -\nCOMPx Comparator output blanking Y Y Y Y - -\nTIM15/TIM16 IRTIM Infrared inte rface output generation Y Y Y Y - -\nCOMPx TIM1\nTIM2Timer input channel, trigger, break from \nanalog signals comparisonYYYY - -\nLPTIMERxLow-power timer triggered by analog \nsignals comparison YYYYYY\n(1)\nADCx TIM1 Timer triggered by analog watchdog Y Y Y Y - -\nRTCTIM16 Timer input channel from RTC events Y Y Y Y - -\nLPTIMERxLow-power timer triggered by RTC alarms \nor tampers YYYYYY\n(1)\nAll clocks sources (internal \nand external)TIM2\nTIM15, 16Clock source used as input channel for \nRC measurement and trimmingYYYY - -\nCSS\nCPU (hard fault)\nRAM (parity error)Flash memory (ECC error)\nCOMPx\nPVDTIM1\nTIM15,16Timer break Y Y Y Y - -\nGPIOTIMx External trigger Y Y Y Y - -\nLPTIMERx External trigger Y Y Y Y YY\n(1)\nADCx\nDAC1Conversion external trigger Y Y Y Y - -\n1. LPTIM1 only.\nDS11453 Rev 3 33/208STM32L431xx Functional overview\n543.11 Clocks and startup\nThe clock controller (see Figure  4) distributes the clocks coming from different oscillators to \nthe core and the peripherals. It also manages clock gating for low-power modes and \nensures clock robust ness. It features:\n• Clock prescaler:  to get the best trade-off between speed and current consumption, \nthe clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler\n• Safe clock switching:  clock sources can be changed safely on the fly in run mode \nthrough a configuration register.\n• Clock management:  to reduce power consumption, the clock controller can stop the \nclock to the core, individual peripherals or memory.\n• System clock source:  four different clock sources can be used to drive the master \nclock SYSCLK:\n– 4-48 MHz high-speed external crystal or ceramic resonator (HSE), that can supply \na PLL. The HSE can also be configured in bypass mode for an external clock.\n– 16 MHz high-speed internal RC oscillator (HSI16), trimma ble by software, that can \nsupply a PLL\n– Multispeed internal RC oscillator (MSI), tr immable by software, able to generate \n12 frequencies from 100 kHz to 48 MHz.  When a 32.768 kHz clock source is \navailable in the system (LSE), the MSI fr equency can be automatically trimmed by \nhardware to reach better than ±0.25% accuracy. The MSI can supply a PLL.\n– System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency \nat 80 MHz.\n• RC48 with clock recovery system (HSI48) : internal RC48 MHz clock source can be \nused to drive the SDMMC or the RNG perip herals. This clock can be output on the \nMCO.\n• Auxiliary clock source:  two ultralow-power clock sources that can be used to drive \nthe real-time clock:\n– 32.768 kHz low-speed exte rnal crystal (LSE), support ing four drive capability \nmodes. The LSE can also be configured in bypass mode for an external clock.\n– 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. \nThe LSI clock accura cy is ±5% accuracy.\n• Peripheral clock sources:  Several peripherals (SDMMC, RNG, SAI, USARTs, I2Cs, \nLPTimers, ADC, SWPMI) have their own inde pendent clock whatever the system clock. \nTwo PLLs, each having three independent ou tputs allowing the highest flexibility, can \ngenerate independent clocks for th e ADC, the SDMMC/RNG and the SAI.\n• Startup clock:  after reset, the microcontroller restarts by default with an internal 4 MHz \nclock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.\n• Clock security system (CSS):  this feature can be enabled by software. If a HSE clock \nfailure occurs, the master cl ock is automatically switched to HSI16 and a software \nFunctional overview STM32L431xx\n34/208 DS11453 Rev 3interrupt is generated if enabled. LSE failure can also be detected and generated an \ninterrupt.\n• Clock-out capability: \n– MCO: microcontroller clock output:  it outputs one of the internal clocks for \nexternal use by the application. Low fr equency clocks (LSI, LSE) are available \ndown to Stop 1 low power state.\n– LSCO: low speed clock output:  it outputs LSI or LSE in all low-power modes \ndown to Standby mode. LSE can also be output on LSCO in Shutdown mode. LSCO is not available in VBAT mode.\nSeveral prescalers allow to configure the AHB fr equency, the high speed APB (APB2) and \nthe low speed APB (APB1) domains. The ma ximum frequency of the AHB and the APB \ndomains is 80 MHz.\nDS11453 Rev 3 35/208STM32L431xx Functional overview\n54Figure 4. Clock tree\nMSv39206V3SYSCLKMCOLSCO\n48 MHz clock to RNG, SDMMCto ADCto IWDG\nto RTC\nto PWR\nHCLKto AHB bus, core, memory and DMA\nFCLK Cortex free running clock\nto Cortex system timer\nto APB1 peripherals\nto APB2 peripheralsPCLK1\nPCLK2\nto SAI1LSE\nHSI16\nSYSCLKto USARTx\nx=2..3\nto LPUART1\nto I2Cx\nx=1,2,3\nto LPTIMx\nx=1,2\nSAI1_EXTCLKto SWPMIto TIMx\nx=2,6,7OSC32_OUT\nOSC32_IN\nMSI\nHSI16\nHSEHSI16LSILSE\nHSE\nSYSCLK\nHSE\nMSI\nHSI16\nMSISYSCLKLSE OSC\n32.768 kHz/32\nAHB PRESC\n/ 1,2,..512\n/ 8\nAPB1 PRESC\n/ 1,2,4,8,16\nx1 or x2\nHSI16\nSYSCLK\nLSI\nLSE\nHSI16\nHSI16\nAPB2 PRESC\n/ 1,2,4,8,16\nto TIMx\nx=1,15,16x1 or x2\nto USART1LSE\nHSI16\nSYSCLK/ MMSI RC\n100 kHz – 48 MHzHSI RC\n16 MHzHSE OSC\n4-48 MHz\nClock \ndetectorOSC_OUT\nOSC_IN/ 1→16LSI RC 32 kHz\nClock \nsource \ncontrol\nPLLSAI1CLK\nPLL48M1CLK\nPLLCLK\nPLLSAI2CLK\nPLL48M2CLK\nPLLADC1CLK\nHSI16\nHSI16HSI RC\n48 MHzHSI48\nCRSPLL\nPLLSAI1\nVCOFVCO/ P\n/ R/ Q/ P\n/ Q\n/ RVCOFVCOPLLCLKMSI\nFunctional overview STM32L431xx\n36/208 DS11453 Rev 33.12 General-purpose in puts/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be \nachieved thanks to their mapping on the AHB2 bus.\nThe I/Os alternate function configuration c an be locked if needed following a specific \nsequence in order to avoid spurious writing to the I/Os registers.\n3.13 Direct memory a ccess controller (DMA)\nThe device embeds 2 DMAs. Refer to Table  7: DMA implementation  for the features \nimplementation.\nDirect memory access (DMA) is used in order to provide high-speed data transfer between \nperipherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.\nThe two DMA controllers have 14 channels in total, each dedicated to managing memory access requests from one or more peripherals. Each has an arbiter for handling the priority between DMA requests. \nThe DMA supports:\n• 14 independently configurable channels (requests)\n• Each channel is connected to dedicated ha rdware DMA requests, software trigger is \nalso supported on each channel. This  configuration is done by software.\n• Priorities between requests from channels of one DMA are software programmable (4 \nlevels consisting of very high, high, medi um, low) or hardware in case of equality \n(request 1 has priority over request 2, etc.)\n• Independent source and destination transfer  size (byte, half word, word), emulating \npacking and unpacking. Source/destination addresses must be aligned on the data \nsize.\n• Support for circular buffer management\n• 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) \nlogically ORed together in a single interrupt request for each channel\n• Memory-to-memory transfer\n• Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral \ntransfers \n• Access to Flash, SRAM, APB and AHB peripherals as source and destination\n• Programmable number of data to be transferred: up to 65536.\n          Table 7. DMA implementation \nDMA features DMA1 DMA2\nNumber of regular channels 7 7\nDS11453 Rev 3 37/208STM32L431xx Functional overview\n543.14 Interrupts and events\n3.14.1 Nested vectored inte rrupt controller (NVIC)\nThe devices embed a nested vectored interrupt controller able to manage 16 priority levels, \nand handle up to 67 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-\nM4.\nThe NVIC benefits are the following:\n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Allows early processing of interrupts\n• Processing of late arriving higher priority interrupts\n• Support for tail chaining\n• Processor state automatically saved on interrupt entry, and restored on interrupt exit, \nwith no instruction overhead\nThe NVIC hardware block provides flexible interrupt management features with minimal \ninterrupt latency.\n3.14.2 Extended interrupt/event controller (EXTI)\nThe extended interrupt/event cont roller consists of 37 edge de tector lines used to generate \ninterrupt/event requests and wake-up the system from Stop mode. Each external line can be independently configur ed to select the trigger  event (rising edge, fa lling edge, both) and can \nbe masked independently. A pending register ma intains the status of the interrupt requests. \nThe internal lines are connected to peripherals with wakeup from Stop mode capability. The \nEXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines.\nFunctional overview STM32L431xx\n38/208 DS11453 Rev 33.15 Analog to digital converter (ADC)\nThe device embeds a successive approxima tion analog-to-digital converter with the \nfollowing features:\n• 12-bit native resolution , with built-in calibration\n• 5.33 Msps maximum conversion rate with full resolution\n– Down to 18.75 ns sampling time– Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit \nresolution)\n• Up to 16 external channels.\n• 5 internal channels: internal reference voltage, temperature sensor, VBAT/3, \nDAC1_OUT1 and DAC1_OUT2.\n• One external reference pin is available on some package, allowing the input voltage \nrange to be independent from the power supply\n• Single-ended and differential mode inputs\n• Low-power design\n– Capable of low-current operation at low conversion rate (consumption decreases \nlinearly with speed)\n– Dual clock domain architecture: ADC speed independent from CPU frequency\n• Highly versatile digital interface\n– Single-shot or continuous/discontinuous  sequencer-based scan mode: 2 groups \nof analog signals conversions can be programmed to differentiate background and high-priority real-time conversions\n– ADC supports multiple trigger inputs for synchronization with on-chip timers and \nexternal signals\n– Results stored into data register or in RAM with DMA controller support– Data pre-processing: left/right alignment and per channel offset compensation– Built-in oversampling unit for enhanced SNR– Channel-wise programmable sampling time– Three analog watchdog for automatic vo ltage monitoring, generating interrupts \nand trigger for selected timers\n– Hardware assistant to prepare the context of the injected channels to allow fast \ncontext switching\n3.15.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VTS that varies linearly with temperature. \nThe temperature sensor is internally connec ted to the ADC1_IN17 input channel which is \nused to convert the sensor output voltage into a digital value.\nThe sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As th e offset of the temperature sensor varies \nfrom chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nTo improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode.\nDS11453 Rev 3 39/208STM32L431xx Functional overview\n54          \n3.15.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT) pr ovides a stable (bandgap) voltage output for \nthe ADC and Comparators. VREFINT is inte rnally connected to the ADC1_IN0 input \nchannel. The precise voltage of VREFINT is individually measured for each part by ST \nduring production test and stored in the system  memory area. It is a ccessible in read-only \nmode.\n          \n3.15.3 VBAT battery voltage monitoring\nThis embedded hardware feature allows the application to measure the VBAT battery voltage \nusing the internal ADC chann el ADC1_IN18. As the VBAT voltage may be higher than VDDA, \nand thus outside the ADC input range, the VBA T pin is internally connected to a bridge \ndivider by 3. As a consequence, the converted digital value is one third the VBAT voltage.\n3.16 Digital to anal og converter (DAC)\nTwo 12-bit buffered DAC channels can be used to convert digital signals into analog voltage \nsignal outputs. The chosen design structure is composed of integrated resistor strings and \nan amplifier in inve rting configuration.Table 8. Temperature sensor calibration values \nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at a \ntemperature of 30 °C (± 5 °C), V\nDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75A8 - 0x1FFF 75A9\nTS_CAL2TS ADC raw data acquired at a \ntemperature of 130 °C (± 5 °C), V\nDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75CA - 0x1FFF 75CB\nTable 9. Internal voltage reference calibration values \nCalibration value name Description Memory address\nVREFINTRaw data acquired at a \ntemperature of 30 °C (± 5 °C), \nVDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75AA - 0x1FFF 75AB\nFunctional overview STM32L431xx\n40/208 DS11453 Rev 3This digital interface supports the following features:\n• Up to two DAC output channels\n• 8-bit or 12-bit output mode\n• Buffer offset calibration (factory and user trimming)\n• Left or right data alignment in 12-bit mode\n• Synchronized update capability\n• Noise-wave generation\n• Triangular-wave generation\n• Dual DAC channel independent or simultaneous conversions\n• DMA capability for each channel\n• External triggers for conversion\n• Sample and hold low-power mode, with internal or external capacitor\nThe DAC channels are triggered through the timer update outputs that are also connected \nto different DMA channels.\n3.17 Voltage referen ce buffer (VREFBUF)\nThe STM32L431xx devices embed an voltage reference buffer which can be used as \nvoltage reference for ADCs, DAC and also as voltage reference for external components \nthrough the VREF+ pin.\nThe internal voltage reference buffer supports two voltages:\n• 2.048 V \n• 2.5 V\nAn external voltage reference can be provided through the VREF+ pin when the internal \nvoltage reference buffer is off.\nThe VREF+ pin is double-bonded with VDDA on  some packages. In these packages the \ninternal voltage reference buffer is not available.\nFigure 5. Voltage reference buffer\nMSv40197V1VREFBUF\nLow frequency \ncut-off capacitorDAC, ADC\nBandgap +VDDA\n-\n100 nFVREF+\nDS11453 Rev 3 41/208STM32L431xx Functional overview\n543.18 Comparators (COMP)\nThe STM32L431xx devices embed two rail -to-rail comparators with programmable \nreference voltage (internal or external), hyst eresis and speed (low speed for low-power) and \nwith selectable output polarity.\nThe reference voltage can be one of the following:\n• External I/O\n• DAC output channels\n• Internal reference voltage or submultiple (1/4, 1/2, 3/4). \nAll comparators can wake up from Stop mode, generate interrupts and breaks for the timers \nand can be also combined into a window comparator.\n3.19 Operational amplifier (OPAMP)\nThe STM32L431xx embeds one operational amplifier with external or internal follower routing and PGA capability.\nThe operational amplifier features:\n• Low input bias current\n• Low offset voltage\n• Low-power mode\n• Rail-to-rail input\n3.20 Touch sensing controller (TSC)\nThe touch sensing controller provides a simple  solution for adding capacitive sensing \nfunctionality to any a pplication. Capacitive sensing techno logy is able to detect finger \npresence near an electrode which is protecte d from direct touch by a dielectric (glass, \nplastic, ...). The capacitive variation introduc ed by the finger (or any conductive object) is \nmeasured using a proven implementation based  on a surface charge transfer acquisition \nprinciple.\nThe touch sensing controller is fully supported  by the STMTouch touch sensing firmware \nlibrary which is free to use and allows touch se nsing functionality to be implemented reliably \nin the end application.\nFunctional overview STM32L431xx\n42/208 DS11453 Rev 3The main features of the touch sensing controller are the following:\n• Proven and robust surface charge  transfer acquisition principle\n• Supports up to 21 capacitive sensing channels\n• Up to 3 capacitive sensing channels can be acquired in parallel offering a very good \nresponse time\n• Spread spectrum feature to improve system  robustness in noisy environments\n• Full hardware management of the charge transfer acquisition sequence\n• Programmable charge transfer frequency\n• Programmable sampling capacitor I/O pin\n• Programmable channel I/O pin\n• Programmable max count value to avoid long acquisition when a channel is faulty\n• Dedicated end of acquisiti on and max count er ror flags with inte rrupt capability\n• One sampling capacitor for up to 3 capaciti ve sensing channels to reduce the system \ncomponents\n• Compatible with proximity, touchkey, linear  and rotary touch sensor implementation\n• Designed to operate with STMTouch touch sensing firmware library\nNote: The number of capacitive sensing channels is dependent on the size of the packages and \nsubject to I/ O availability.\n3.21 Random number generator (RNG)\nAll devices embed an RNG that delivers 32-bi t random numbers generated by an integrated \nanalog circuit.\n3.22 Timers and watchdogs\nThe STM32L431xx includes one advanced control timers, up to five general-purpose timers, two basic timers, two low-power timers, two wa tchdog timers and a SysTick timer. The table \nbelow compares the features of the advanced  control, general purpose and basic timers.\n          Table 10. Timer feature comparison \nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputs\nAdvanced \ncontrolTIM1 16-bitUp, down, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 3\nGeneral-\npurposeTIM2 32-bitUp, down, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No\nGeneral-\npurposeTIM15 16-bit UpAny integer \nbetween 1 \nand 65536Yes 2 1\nDS11453 Rev 3 43/208STM32L431xx Functional overview\n543.22.1 Advanced-control timer (TIM1)\nThe advanced-control timer can each be se en as a three-phase PWM multiplexed on 6 \nchannels. They have complementary PWM outputs with programmable inserted dead-\ntimes. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge or cent er-aligned modes) with full  modulation capability (0-\n100%)\n• One-pulse mode output\nIn debug mode, the advanced-control timer counter can be frozen and the PWM outputs \ndisabled to turn off any power s witches driven by these outputs.\nMany features are shared with those of the general-purpose TIMx timers (described in \nSection  3.22.2 ) using the same architecture, so the advanced-control timer can work \ntogether with the TIMx timers via the Time r Link feature for synchronization or event \nchaining.General-\npurposeTIM16 16-bit UpAny integer \nbetween 1 \nand 65536Yes 1 1\nBasic TIM6, TIM7 16-bit UpAny integer \nbetween 1 \nand 65536Yes 0 NoTable 10. Timer feature comparison (continued)\nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputs\nFunctional overview STM32L431xx\n44/208 DS11453 Rev 33.22.2 General-purpose timers  (TIM2, TIM15, TIM16)\nThere are up to three synchronizable general-purpose timers embedded in the \nSTM32L431xx (see Table  10 for differences). Each general-purpose timer can be used to \ngenerate PWM outputs, or act as a simple time base.\n• TIM2\nIt is a full-featured general-purpose timer:TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler.This timer features 4 independent channels for input capture/out put compare, PWM or \none-pulse mode output. It can work with the other general-purpose timers via the Timer \nLink feature for synchronization or event chaining.\nThe counter can be frozen in debug mode.It has independent DMA request generation and support quadrature encoder.\n• TIM15 and 16\nThey are general-purpose timers with mid-range features:They have 16-bit auto-reload upcounters and 16-bit prescalers.– TIM15 has 2 channels and 1 complementary channel– TIM16 has 1 channel and 1 complementary channelAll channels can be used for input captur e/output compare, PWM or one-pulse mode \noutput.\nThe timers can work together via the Timer Link feature for synchronization or event \nchaining. The timers have independent DMA request generation.\nThe counters can be frozen in debug mode.\n3.22.3 Basic timers (TIM6 and TIM7)\nThe basic timers are mainly used for DAC tri gger generation. They can also be used as \ngeneric 16-bit timebases.\n3.22.4 Low-power timer (LPTIM1 and LPTIM2)\nThe devices embed two low-power timers. Thes e timers have an independent clock and are \nrunning in Stop mode if they are clocked by LSE,  LSI or an external clock. They are able to \nwakeup the system from Stop mode.\nLPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.\nLPTIM2 is active in Stop 0 and Stop 1 mode.\nDS11453 Rev 3 45/208STM32L431xx Functional overview\n54This low-power timer suppo rts the following features:\n• 16-bit up counter with 16-bit autoreload register\n• 16-bit compare register\n• Configurable output: pulse, PWM\n• Continuous/ one shot mode\n• Selectable software/h ardware input trigger\n• Selectable clock source\n– Internal clock sources: L SE, LSI, HSI16 or APB clock\n– External clock source over LPTIM input (working even with no internal clock \nsource running, used by pulse counter application).\n• Programmable digita l glitch filter\n• Encoder mode (LPTIM1 only)\n3.22.5 Infrared interface (IRTIM)\nThe STM32L431xx includes one infrared interfac e (IRTIM). It can be used with an infrared \nLED to perform remote contro l functions. It uses TIM15 an d TIM16 output channels to \ngenerate output signal waveforms on IR_OUT pin.\n3.22.6 Independent watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32\n kHz internal RC (LSI) and as it operates independently \nfrom the main clock, it can operate in Stop an d Standby modes. It can be used either as a \nwatchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\n3.22.7 System window watchdog (WWDG)\nThe window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capabilit y and the counter c an be frozen in \ndebug mode.\n3.22.8 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndown counter. It features:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0.\n• Programmable clock source\nFunctional overview STM32L431xx\n46/208 DS11453 Rev 33.23 Real-time clock (RTC ) and backup registers\nThe RTC is an independent BCD timer/counter. It supports the following features: \n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format. \n• Automatic correction for 28, 29 (leap ye ar), 30, and 31 days of the month. \n• Two programmable alarms. \n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize it with a master clock. \n• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision. \n• Digital calibration circuit with 0.95 ppm reso lution, to compensate for quartz crystal \ninaccuracy. \n• Three anti-tamper detection pins with programmable filter. \n• Timestamp feature which can be used to save  the calendar content. This function can \nbe triggered by an event on the timestamp pin,  or by a tamper event, or by a switch to \nVBAT mode.\n• 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable \nresolution and period. \nThe RTC and the 32 backup registers are suppli ed through a switch that takes power either \nfrom the VDD supply when present or from the VBAT pin. \nThe backup registers are 32-bit registers used to store 128 bytes of user application data \nwhen VDD power is not present. They are not reset by a system or power reset, or when the \ndevice wakes up from Standby or Shutdown mode.\nThe RTC clock sources can be: \n• A 32.768 kHz external crystal (LSE)\n• An external resonator or oscillator (LSE)\n• The internal low power RC oscillator (L SI, with typical frequency of 32 kHz) \n• The high-speed external clock (HSE) divided by 32. \nThe RTC is functional in VBAT m ode and in all low-power modes when it is clocked by the \nLSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in \nall low-power modes except Shutdown mode.\nAll RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.\nDS11453 Rev 3 47/208STM32L431xx Functional overview\n543.24 Inter-integrated circuit interface (I2C)\nThe device embeds three  I2C. Refer to Table  11: I2C implementation  for the features \nimplementation.\nThe I2C bus interface handles communications bet ween the microcontroller and the serial \nI2C bus. It co ntrols all I2C bus-specific sequencing, protocol, arbitration and timing. \nThe I2C peripheral supports:\n• I2C-bus specification and user manual rev. 5 compatibility: \n– Slave and master modes , multimaster capability \n– Standard-mode (Sm), with a bitrate up to 100 kbit/s– Fast-mode (Fm), with a bitrate up to 400 kbit/s – Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os\n– 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses– Programmable setup and hold times – Optional clock stretching \n• System Management Bus (SMBus) spec ification rev 2.0 compatibility: \n– Hardware PEC (Packet Error Checking) generation and verification with ACK \ncontrol \n– Address resolution protocol (ARP) support – SMBus alert \n• Power System Management Protocol (PMBus\nTM) specification rev 1.1 compatibility \n• Independent clock: a choice of independent clock sources allowing the I2C \ncommunication speed to be independent from the PCLK reprogramming. Refer to Figure 4: Clock tree .\n• Wakeup from Stop mode on address match \n• Programmable analog and digital noise filters\n• 1-byte buffer with DMA capability\n          Table 11. I2C implementation \nI2C features(1)\n1. X: supportedI2C1 I2C2 I2C3\nStandard-mode (up to 100 kbit/s) X X X\nFast-mode (up to 400 kbit/s) X X X\nFast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s) X X X\nProgrammable analog and digital noise filters X X XSMBus/PMBus hardware support X X X\nIndependent clock X X X\nWakeup from Stop 0 / Stop 1 mode on address match X X XWakeup from Stop 2 mode on address match - - X\nFunctional overview STM32L431xx\n48/208 DS11453 Rev 33.25 Universal synchronous/asynch ronous receiver transmitter \n(USART)\nThe STM32L431xx devices have three embedded universal synchronous receiver \ntransmitters (USART1, USART2 and USART3).\nThese interfaces provide asynchronous communication, IrDA SIR ENDEC support, \nmultiprocessor communication  mode, single-wire half-duplex communication mode and \nhave LIN Master/Slave capab ility. They provide hardware m anagement of the CTS and RTS \nsignals, and RS485 Driver Enable. They are able to communicate at speeds of up to 10Mbit/s. \nUSART1, USART2 and USART3 also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. \nAll USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3) to wake up the MCU from Stop mode using baudrates up to 204\n Kbaud. The wake \nup events from Stop mode are programmable and can be: \n• Start bit detection\n• Any received data frame\n• A specific programmed data frame\nAll USART interfaces can be served by the DMA controller.\n          Table 12. STM32L431xx USART/LPUART features \nUSART modes/features(1)\n1. X = supported.USART1 USART2 USART3 LPUART1\nHardware flow control for modem X X X X\nContinuous communication using DMA X X X XMultiprocessor communication X X X X\nSynchronous mode X X X -\nSmartcard mode X X X -Single-wire half-duplex communication X X X X\nIrDA SIR ENDEC block X X X -\nLIN mode X X X -Dual clock domain X X X X\nWakeup from Stop 0 / Stop 1 modes X X X X\nWakeup from Stop 2 mode - - - XReceiver timeout interrupt X X X -\nModbus communication X X X -\nAuto baud rate detection X (4 modes) -Driver Enable X X X X\nLPUART/USART data length 7, 8 and 9 bits\nDS11453 Rev 3 49/208STM32L431xx Functional overview\n543.26 Low-power universal asynchr onous receiver transmitter \n(LPUART)\nThe device embeds one Low-Power UART. The LPUART supports asynchronous serial \ncommunication with minimum power consumpti on. It supports half duplex single wire \ncommunication and modem operations (C TS/RTS). It allows multiprocessor \ncommunication.\nThe LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220\n Kbaud. The wake up events from Stop \nmode are programmable and can be: \n• Start bit detection\n• Any received data frame\n• A specific programmed data frame\nOnly a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 \nbaud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption.  Higher speed clock can be used to reach \nhigher baudrates.\nLPUART interface can be served by the DMA controller.\nFunctional overview STM32L431xx\n50/208 DS11453 Rev 33.27 Serial peripheral interface (SPI)\nThree SPI interfaces allow communication up to  40 Mbits/s in master and up to 24 Mbits/s \nslave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 \nmaster mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.\nAll SPI interfaces can be served by the DMA controller.\n3.28 Serial audio interfaces (SAI)\nThe device embeds 1 SAI. Refer to Table  13: SAI implementation  for the features \nimplementation. The SAI bus interface handles communications between the \nmicrocontroller and the serial audio protocol. \nThe SAI peripheral supports:\n• Two independent audio sub-blocks which can be transmitters or receivers with their \nrespective FIFO.\n• 8-word integrated FIFOs for each audio sub-block.\n• Synchronous or asynchronous mode between the audio sub-blocks.\n• Master or slave configuration inde pendent for both audio sub-blocks. \n• Clock generator for each audio block to target independent audio frequency sampling \nwhen both audio sub-blocks are configured in master mode.\n• Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.\n• Peripheral with large configurability and flexib ility allowing to target as example the \nfollowing audio protocol: I2S, LSB or MSB-ju stified, PCM/DSP, TDM, AC’97 and SPDIF \nout.\n• Up to 16 slots available with configurable size and with th e possibility to select which \nones are active in the audio frame.\n• Number of bits by frame may be configurable.\n• Frame synchronization active level conf igurable (offset, bit length, level).\n• First active bit position in  the slot is configurable.\n• LSB first or MSB first for data transfer.\n• Mute mode.\n• Stereo/Mono audio frame capability.\n• Communication clock strobing edge configurable (SCK).\n• Error flags with associated interrupts if enabled respectively.\n– Overrun and underrun detection.– Anticipated frame synchronization signal detection in slave mode.– Late frame synchronization signal detection in slave mode.– Codec not ready for the AC’97 mode in reception.\n• Interruption sources when enabled:\n–E r r o r s .– FIFO requests.\n• DMA interface with 2 dedicated channels to h andle access to the dedicated integrated \nFIFO of each SAI audio sub-block.\nDS11453 Rev 3 51/208STM32L431xx Functional overview\n54          \n3.29 Single wire protocol master interface (SWPMI)\nThe Single wire protocol master interface (SWP MI) is the master interface corresponding to \nthe Contactless Frontend (CLF) defined in the ET SI TS 102 613 technical specification. The \nmain features are:\n• full-duplex communication mode\n• automatic SWP bus state management (active, suspend, resume)\n• configurable bitrate up to 2 Mbit/s\n• automatic SOF, EOF and CRC handling\nSWPMI can be served by the DMA controller.\n3.30 Controller area network (CAN)\nThe CAN is compliant with specifications 2.0A an d B (active) with a bit rate up to 1 Mbit/s. It \ncan receive and transmit standard frames with 11 -bit identifiers as well as extended frames \nwith 29-bit identifiers. It has three transmit mailboxes, two re ceive FIFOs with 3 stages and \n14 scalable filter banks. Table 13. SAI implementation \nSAI features Support(1)\n1. X: supportedI2S, LSB or MSB-justifie d, PCM/DSP, TDM, AC’97 X\nMute mode X\nStereo/Mono audio frame capability. X\n16 slots X\nData size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit XFIFO Size X (8 Word)\nSPDIF X\nFunctional overview STM32L431xx\n52/208 DS11453 Rev 3The CAN peripheral supports:\n• Supports CAN protocol version 2.0 A, B Active \n• Bit rates up to 1 Mbit/s\n• Transmission\n– Three transmit mailboxes– Configurable transmit priority\n• Reception\n– Two receive FIFO s with three stages\n– 14 Scalable filter banks– Identifier list feature– Configurable FIFO overrun\n• Time-triggered communication option\n– Disable automatic retransmission mode– 16-bit free running timer– Time Stamp sent in last two data bytes\n• Management\n– Maskable interrupts– Software-efficient mailbox mapping at a unique address space\n3.31 Secure digital input/output  and MultiMediaCards Interface \n(SDMMC)\nThe card host interface (SDMMC) provides an interface between the APB peripheral bus \nand MultiMediaCards (MMCs), SD memory cards and SDIO cards.\nThe SDMMC features include the following:\n• Full compliance with MultiMediaCard System Specification Version 4.2. Card support \nfor three different databus modes: 1-bit (default), 4-bit and 8-bit\n• Full compatibility with previous versions of MultiMediaCards (f orward compatibility)\n• Full compliance with SD Memory Card Specifications Version 2.0\n• Full compliance with SD I/O Card Specification Version 2.0: card support for two \ndifferent databus modes: 1-bit (default) and 4-bit\n• Data transfer up to 48 MHz for the 8 bit mode \n• Data write and read with DMA capability\n3.32 Clock recover y system (CRS) \nThe STM32L431xx devices embed a special block which allows automatic trimming of the \ninternal 48  MHz oscillator to guarantee its opti mal accuracy over the whole device \noperational range. This automatic trimming is based on the external synchronization signal, \nwhich could be either derived fr om LSE oscillator, from an external signal on CRS_SYNC \npin or generated by user software. For faster lock-in during startup it is also possible to \ncombine automatic trimming with manual trimming action.\nDS11453 Rev 3 53/208STM32L431xx Functional overview\n543.33 Quad SPI memory interface (QUADSPI)\nThe Quad SPI is a specialized communication inte rface targeting single, dual or quad SPI \nflash memories. It can operate in any of the three following modes:\n• Indirect mode: all the operations are performed using the QUADSPI registers\n• Status polling mode: the external flash status  register is periodically read and an \ninterrupt can be generated in case of flag setting\n• Memory-mapped mode: the external Flash is  memory mapped and is seen by the \nsystem as if it were an internal memory\nBoth throughput and capacity can be increased two-fold using dual-flash mode, where two Quad SPI flash memories are accessed simultaneously.\nThe Quad SPI interface supports:\n• Three functional modes:  indirect, status-pollin g, and memory-mapped\n• Dual-flash mode, where 8 bits can be sen t/received simultaneously by accessing two \nflash memories in parallel.\n• SDR and DDR support\n• Fully programmable opcode for both indirect and memory mapped mode\n• Fully programmable frame format for both indirect and memory mapped mode\n• Each of the 5 following phases can be conf igured independently (enable, length, \nsingle/dual/quad communication)\n– Instruction phase– Address phase– Alternate bytes phase– Dummy cycles phase– Data phase\n• Integrated FIFO for reception and transmission\n• 8, 16, and 32-bit data accesses are allowed\n• DMA channel for indirect mode operations\n• Programmable masking for external flash flag management\n• Timeout management\n• Interrupt generation on FIFO threshold, timeout, status match, operation complete, and \naccess error\nFunctional overview STM32L431xx\n54/208 DS11453 Rev 33.34 Development support\n3.34.1 Serial wire JT AG debug port (SWJ-DP)\nThe Arm® SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug \nport that enables either a serial wire debug or  a JTAG probe to be connected to the target.\nDebug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could \nbe re-use as GPIO with alternate function):  the JTAG TMS and TCK pins are shared with \nSWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.\n3.34.2 Embedded Trace Macrocell™\nThe Arm® Embedded Trace Macrocell™ provides a greater visibility of the instruction and \ndata flow inside the CPU core by streaming co mpressed data at a very high rate from the \nSTM32L431xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction an d data flow activity be recorded and then \nformatted for display on the host computer th at runs the debugger software. TPA hardware \nis commercially available from common development tool vendors.\nThe Embedded Trace Macrocell™ operates wit h third party debugger software tools.\nDS11453 Rev 3 55/208STM32L431xx Pinouts and pin description\n834 Pinouts and pin description\nFigure 6. STM32L431Vx LQFP100 pinout(1)\n1. The above figure shows the package top view.MSv39214V2LQFP10010\n12\n13141516\n17\n181920212223\n24\n259\n114\n6\n81\n23\n5\n7\nVSS\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nPC0PC1\nPC2\nPC3\nVSSA\nVREF-\nVREF+\nVDDA\nPA0\nPA1\nPA2PC15-OSC32_OUT\nVDDPE5\nVBAT\nPC14-OSC32_INPE2\nPE3PE4\nPE6\nPC13\n6664\n63626160\n59\n585756555453\n52\n5167\n6572\n70\n6875\n7473\n71\n6991\n89\n8887\n86\n858483828180\n79\n78777692\n9097\n9593100\n9998\n96\n94\n35\n37\n3839\n40\n414243444546\n47\n48495034\n3629\n313326\n2728\n30\n32\nPA3\nVSS\nPA5\nPC4\nPB2VDD\nPA4\nPC5\nPE8\nPE11PA6\nPA7\nPE9\nPE12PE15PB0\nPB1\nPE13\nPB10\nVSSPE7\nPE10\nPE14\nPB11\nVDDPC9\nPC7\nPC6PD15PD14PD13\nPD12\nPD11PD10PD9PD8PB15PB14\nPB13\nPB12PA8\nPC8PA13\nPA11\nPA9VDD\nVSSVDD\nPA12\nPA10VDD\nVSS\nPB9\nPB7\nPB3PE1\nPE0\nPB6\nPD6\nPD3PB8\nPH3/BOOT0\nPD5\nPD2PC12PB5\nPB4\nPD1\nPC11\nPA15PD7\nPD4\nPD0\nPC10\nPA14\nPinouts and pin description STM32L431xx\n56/208 DS11453 Rev 3Figure 7. STM32L431Vx UFBGA100 ballout(1)\n1. The above figure shows the package top view.\nFigure 8. STM32L431Rx LQFP64 pinout(1)\n1. The above figure shows the package top view.MSv39213V2PE3 PE1 PB8 PH3/BOOT0 PD7 PD5 PB4 PB3 PA15 PA14 PA13 PA12123456789 1 0 1 1 1 2\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nMPE4 PE2 PB9 PB7 PB6 PD6 PD4 PD3 PD1 PC12 PC10 PA11\nPC13 PE5 PE0 VDD PB5 PD2 PD0 PC11 VDD PA10\nPC14-\nOSC32_INPE6 VSS PA9 PA8 PC9\nPC15-\nOSC32_OUTVBAT VSS PC8 PC7 PC6\nPH0-OSC_IN VSS VSS VSS\nPH1-\nOSC_OUTVDD VDD VDD\nPC0 NRST VDD PD15 PD14 PD13\nVSSA PC1 PC2 PD12 PD11 PD10\nVREF- PC3 PA2 PA5 PC4 PD9 PD8 PB15 PB14 PB13\nVREF+ PA0 PA3 PA6 PC5 PB2 PE8 PE10 PE12 PB10 PB11 PB12\nVDDA PA1 PA4 PA7 PB0 PB1 PE7 PE9 PE11 PE13 PE14 PE15UFBGA100\nMSv39212V2LQFP641\n3\n456789101112131415162VBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nPC0\nPC1PC2PC3\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1\nPA2PC13\n48\n46\n454443424140393837363534334755\n53\n525150\n4956\n5461\n595764\n6362\n6058\n26\n28\n293031\n3225\n2720\n222417\n1819\n2123\nPA3\nVSS\nPA5\nPC4\nPB2VDD\nPA4\nPC5\nPB11PA6\nPA7\nVSSPB0\nPB1\nPB10\nVDDVDD\nPA13\nPA12PA11PA10PA9PA8PC9PC8PC7PC6PB15PB14PB13PB12VSSVDD\nVSS\nPH3/BOOT0\nPB5\nPC12PB9\nPB8\nPB4\nPC10PB7\nPB6\nPA15PB3\nPD2\nPC11\nPA14\nDS11453 Rev 3 57/208STM32L431xx Pinouts and pin description\n83Figure 9. STM32L431Rx UFBGA64 ballout(1)\n1. The above figure shows the package top view.\nFigure 10. STM32L431Rx WLCSP64 pinout(1)\n1. The above figure shows the package top view.\nFigure 11. STM32L431Cx WLCSP49 pinout(1)\n1. The above figure shows the package top view.MSv39211V2PC14-\nOSC32_INPC13 PB9 PB4 PB3 PA15 PA14 PA1312345678\nA\nB\nC\nD\nE\nF\nG\nHPC15-\nOSC32_OUTVBAT PB8 PH3/BOOT0 PD2 PC11 PC10 PA12\nPH0-OSC_IN VSS PB7 PB5 PC12 PA11\nPH1-\nOSC_OUTVDD PB6\nNRST PC1 PC0\nVSSA/VREF- PC2\nPC3 PA0\nVDDA/VREF+ PA1 PA4PA3PA2\nPC4PB1PB0VDDVSS\nPA7PA6PA5VDDVSS\nPB11PB10PB15PC7PA8\nPC5PB2PC6VDDVSSPA10 PA9\nPB12PB13PB14PC8PC9\nMSv39210V2VDD PA15 PC12 PD2 PB3 PB7 VSS VDD12345678\nA\nB\nC\nD\nE\nF\nG\nHVSS PA14 PC11 PB4 PB6 PB9 VBAT PC13\nPA12 PA13 PC10 PB5 PH3/BOOT0PC14-\nOSC32_IN\nPA9 PA10 PA11\nPC7 PC9 PA8\nPC6 PB15\nPB14 PB13\nVDD VSS PB11PB12PC8\nPB1PA6PA5PA4PC0\nPB10PB2PB0PC5PC4\nVDDPA1PA0PC2PH1-\nOSC_OUT\nPA7PA3PA2PC3NRSTPB8PC15-\nOSC32_OUT\nVSSVDDA/VREF+VSSA/VREF-PC1PH0-OSC_IN\nMSv39209V2VDD PA14 PB3 PB4 PH3/BOOT0 VSS VDD1234567\nA\nB\nC\nD\nE\nF\nGVSS PA13 PA15 PB5 PB8 VBAT PC13\nPA11 PA10 PA12 PB6 PB9\nPA8 PA9 PB15\nPB14 PB13 PB10\nPB12 PB11\nVDD VSS PB2PA7\nPB0PA5PA2NRST\nPB1PA6PA3PB7\nPA1VDDA/VREF+VSSA/VREF-PH0-OSC_IN\nPA4PA0PC3PH1-\nOSC_OUTPC15-\nOSC32_OUTPC14-\nOSC32_IN\nPinouts and pin description STM32L431xx\n58/208 DS11453 Rev 3Figure 12. STM32L431Cx LQFP48 pinout(1)\n1. The above figure shows the package top view.\nFigure 13. STM32L431Cx UFQFPN48 pinout(1)\n1. The above figure shows the package top view.MSv39208V2LQFP481\n2\n3\n4\n5\n6\n78\n9\n10\n11\n12VBAT\nPC13\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1\nPA236\n35\n34\n33\n32\n31\n3029\n28\n27\n26\n2539\n3740\n3845\n43\n4148\n4746\n4442\n22\n2421\n2316\n18\n2013\n1415\n1719 PA3\nPA4\nPA7PB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nPB11\nVSSVDDVSS\nPA13\nPA12\nPA11\nPA10\nPA9PA8\nPB15\nPB14\nPB13\nPB12VDDVSS\nPH3/BOOT0PB5\nPA14PB9\nPB8\nPB4PB7\nPB6\nPB3\nPA15\nMSv39207V2UFQFPN481\n2\n3\n4\n5\n6\n78\n9\n10\n11\n12VBAT\nPC13\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1\nPA236\n35\n34\n33\n32\n31\n3029\n28\n27\n26\n2539\n3740\n3845\n43\n4148\n4746\n4442\n22\n2421\n2316\n18\n2013\n1415\n1719PA3\nPA4\nPA7PB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nPB11\nVSSVDDVSS\nPA13\nPA12\nPA11\nPA10\nPA9PA8\nPB15\nPB14\nPB13\nPB12VDDVSS\nPH3/BOOT0PB5\nPA14PB9\nPB8\nPB4PB7\nPB6\nPB3\nPA15\nDS11453 Rev 3 59/208STM32L431xx Pinouts and pin description\n83Figure 14. STM32L431Kx UFQFPN32 pinout(1)\n1. The above figure shows the package top view.\n          MSv37605V2UFQFPN321\n2\n345\n6\n78VDD\nPC14-OSC32_IN\nPC15-OSC32_OUT\nNRST\nVDDA/VREF+\nPA0/CK_IN\nPA1PA224\n23\n222120\n19\n181729\n27\n2532\n3130\n28\n2612\n14\n169\n1011\n13\n15PA3\nPA4\nPA7\nVSSPA5\nPA6\nPB0\nPB1PA14\nPA13\nPA12PA11PA10\nPA9\nPA8VDDVSSPH3/BOOT0\nPB5\nPA15PB7\nPB6\nPB4\nPB3\nTable 14. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below t he pin name, the pin function during and after \nreset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nTT 3.6 V tolerant I/O\nRST Bidirectional reset pin with embedded weak pull-up resistor\nOption for TT or FT I/Os\n_f (1)I/O, Fm+ capable\n_a (2)I/O, with Analog switch function supplied by VDDA\nNotes Unless otherwise specified by a note, all I/ Os are set as analog inputs during and after reset.\nPin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabled through peripheral registers\n1. The related I/O structures in Table 15  are: FT_f, FT_fa.\n2. The related I/O structures in Table 15  are: FT_a, FT_fa, TT_a.\nPinouts and pin description STM32L431xx\n60/208 DS11453 Rev 3          Table 15. STM32L431xx pin definitions \nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\n--- - - - - 1 B 2 P E 2 I / O F T -TRACECK, \nTSC_G7_IO1, \nSAI1_MCLK_A, \nEVENTOUT-\n--- - - - - 2 A 1 P E 3 I / O F T -TRACED0, \nTSC_G7_IO2, \nSAI1_SD_B, EVENTOUT-\n--- - - - - 3 B 1 P E 4 I / O F T -TRACED1, \nTSC_G7_IO3, \nSAI1_FS_A, EVENTOUT-\n--- - - - - 4C 2 P E 5 I / O F T -TRACED2, \nTSC_G7_IO4, \nSAI1_SCK_A, \nEVENTOUT-\n--- - - - - 5D 2 P E 6 I / O F T -TRACED3, SAI1_SD_A, \nEVENTOUTRTC_TAMP3, \nWKUP3\n- 1 1 B6 B7 1 B2 6 E2 VBAT S - - - -\n- 2 2B 7 B 82A 2 7 C 1 P C 1 3 I / O F T(1)\n(2) EVENTOUTRTC_TAMP1, \nRTC_TS, \nRTC_OUT, \nWKUP2\n2 3 3 C7 C8 3 A1 8 D1PC14-\nOSC32_I\nN (PC14)I/O FT(1)\n(2) EVENTOUT OSC32_IN\n3 4 4 C6 C7 4 B1 9 E1PC15-\nOSC32_\nOUT \n(PC15)I/O FT(1)\n(2) EVENTOUT OSC32_OUT\n--- - - - -1 0F 2 V S S S - - - -\n--- - - - -1 1 G 2 V D D S - - - -\n- 5 5D 7 D 85C 11 2 F 1PH0-\nOSC_\nIN (PH0)I/O FT - EVENTOUT OSC_IN\n- 6 6D 6 D 76D 11 3 G 1PH1-\nOSC_\nOUT \n(PH1)I/O FT - EVENTOUT OSC_OUT\n4 7 7 D5 D6 7 E1 14 H2 NRST I/O RST - - -\nDS11453 Rev 3 61/208STM32L431xx Pinouts and pin description\n83--- -D 5 8 E 3 1 5 H 1 P C 0 I / O F T _ f a -LPTIM1_IN1, I2C3_SCL, \nLPUART1_RX, \nLPTIM2_IN1, \nEVENTOUTADC1_IN1\n--- -E 8 9 E 2 1 6J 2 P C 1 I / O F T _ f a -LPTIM1_OUT, \nI2C3_SDA, \nLPUART1_TX, \nEVENTOUTADC1_IN2\n--- -E 7 1 0 F 2 1 7J 3 P C 2 I / O F T _ a -LPTIM1_IN2, \nSPI2_MISO, EVENTOUTADC1_IN3\n- - - E6 E6 11 G1 18 K2 PC3 I/O FT_a -LPTIM1_ETR, \nSPI2_MOSI, SAI1_SD_A, \nLPTIM2_ETR, \nEVENTOUTADC1_IN4\n- - - - - - - 19 J1 VSSA S - - - -\n- - - - - - - 20 K1 VREF- S - - - -\n-88 E 7 F 8 1 2 F 1 - -VSSA/\nVREF-S- - - -\n- - - - - - - 21 L1 VREF+ S - - -VREFBUF_\nOUT\n--- - - - -2 2 M 1 V D D A S - - - -\n599F 7 G 8 1 3 H 1 - -VDDA/\nVREF+S- - - -\n- 1 0 1 0F 6 F 71 4G 2 2 3 L 2 P A 0 I / O F T _ a -TIM2_CH1, \nUSART2_CTS, \nCOMP1_OUT, \nSAI1_EXTCLK, \nTIM2_ETR, EVENTOUTOPAMP1_\nVINP, \nCOMP1_INM, \nADC1_IN5, \nRTC_TAMP2, \nWKUP1\n6 - -- --- - -PA0/\nCK_INI/O FT_a -TIM2_CH1, \nUSART2_CTS, \nCOMP1_OUT, \nSAI1_EXTCLK, \nTIM2_ETR, EVENTOUTOPAMP1_\nVINP, \nCOMP1_INM, \nADC1_IN5, \nRTC_TAMP2, \nWKUP1, \nCK_IN\n71 1 1 1 G 7 G 7 1 5 H 22 4 M 2 P A 1 I / O F T _ a -TIM2_CH2, I2C1_SMBA, \nSPI1_SCK, \nUSART2_RTS_DE, \nTIM15_CH1N, \nEVENTOUTOPAMP1_\nVINM, \nCOMP1_INP, \nADC1_IN6Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L431xx\n62/208 DS11453 Rev 381 2 1 2 E 5F 61 6 F 3 2 5 K 3 P A 2 I / O F T _ a -TIM2_CH3, USART2_TX, \nLPUART1_TX, \nQUADSPI_BK1_NCS, \nCOMP2_OUT, \nTIM15_CH1, EVENTOUTCOMP2_INM, \nADC1_IN7, \nWKUP4, \nLSCO\n91 3 1 3 E 4G 6 1 7 G 32 6 L 3 P A 3 I / O T T _ a -TIM2_CH4, USART2_RX, \nLPUART1_RX, \nQUADSPI_CLK, \nSAI1_MCLK_A, \nTIM15_CH2, EVENTOUTOPAMP1_\nVOUT, \nCOMP2_INP, \nADC1_IN8\n--- -H 8 1 8 C 2 2 7E 3 V S S S - - - -\n--- -H 7 1 9 D 2 2 8 H 3 V D D S - - - -\n10 14 14 G6 E5 20 H3 29 M3 PA4 I/O TT_a -SPI1_NSS, SPI3_NSS, \nUSART2_CK, \nSAI1_FS_B, \nLPTIM2_OUT, \nEVENTOUTCOMP1_INM, \nCOMP2_INM, \nADC1_IN9, \nDAC1_OUT1\n11 15 15 F5 F5 21 F4 30 K4 PA5 I/O TT_a -TIM2_CH1, TIM2_ETR, \nSPI1_SCK, \nLPTIM2_ETR, \nEVENTOUTCOMP1_INM, \nCOMP2_INM, \nADC1_IN10, \nDAC1_OUT2\n12 16 16 F4 G5 22 G4 31 L4 PA6 I/O FT_a -TIM1_BKIN, SPI1_MISO, \nCOMP1_OUT, \nUSART3_CTS, \nLPUART1_CTS, \nQUADSPI_BK1_IO3, \nTIM1_BKIN_COMP2, \nTIM16_CH1, EVENTOUTADC1_IN11\n13 17 17 F3 H6 23 H4 32 M4 PA7 I/O FT_fa -TIM1_CH1N, I2C3_SCL, \nSPI1_MOSI, \nQUADSPI_BK1_IO2, \nCOMP2_OUT, \nEVENTOUTADC1_IN12\n--- -D 4 2 4 H 5 3 3K 5 P C 4 I / O F T _ a -USART3_TX, \nEVENTOUTCOMP1_INM, \nADC1_IN13\n--- -E 4 2 5 H 6 3 4L 5 P C 5 I / O F T _ a -USART3_RX, \nEVENTOUTCOMP1_INP, \nADC1_IN14, \nWKUP5Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11453 Rev 3 63/208STM32L431xx Pinouts and pin description\n8314 18 18 G5 F4 26 F5 35 M5 PB0 I/O FT_a -TIM1_CH2N, SPI1_NSS, \nUSART3_CK, \nQUADSPI_BK1_IO1, \nCOMP1_OUT, \nSAI1_EXTCLK, \nEVENTOUTADC1_IN15\n15 19 19 G4 H5 27 G5 36 M6 PB1 I/O FT_a -TIM1_CH3N, \nUSART3_RTS_DE, \nLPUART1_RTS_DE, \nQUADSPI_BK1_IO0, \nLPTIM2_IN1, \nEVENTOUTCOMP1_INM, \nADC1_IN16\n- 2 02 0G 3G 42 8G 6 3 7 L 6 P B 2 I / O F T _ a -RTC_OUT, LPTIM1_OUT, \nI2C3_SMBA, EVENTOUTCOMP1_INP\n--- - - - -3 8 M 7 P E 7 I / O F T -TIM1_ETR, SAI1_SD_B, \nEVENTOUT-\n--- - - - -3 9L 7 P E 8 I / O F T -TIM1_CH1N, \nSAI1_SCK_B, \nEVENTOUT-\n--- - - - -4 0 M 8 P E 9 I / O F T -TIM1_CH1, SAI1_FS_B, \nEVENTOUT-\n--- - - - -4 1L 8 P E 1 0 I / O F T -TIM1_CH2N, \nTSC_G5_IO1, \nQUADSPI_CLK, \nSAI1_MCLK_B, \nEVENTOUT-\n--- - - - -4 2 M 9 P E 1 1 I / O F T -TIM1_CH2, \nTSC_G5_IO2, \nQUADSPI_BK1_NCS, \nEVENTOUT-\n--- - - - -4 3L 9 P E 1 2 I / O F T -TIM1_CH3N, SPI1_NSS, \nTSC_G5_IO3, \nQUADSPI_BK1_IO0, \nEVENTOUT-\n--- - - - -4 4 M 1 0 P E 1 3 I / O F T -TIM1_CH3, SPI1_SCK, \nTSC_G5_IO4, \nQUADSPI_BK1_IO1, \nEVENTOUT-\n--- - - - -4 5 M 1 1 P E 1 4 I / O F T -TIM1_CH4, TIM1_BKIN2, \nTIM1_BKIN2_COMP2, \nSPI1_MISO, \nQUADSPI_BK1_IO2, \nEVENTOUT-Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L431xx\n64/208 DS11453 Rev 3--- - - - -4 6 M 1 2 P E 1 5 I / O F T -TIM1_BKIN, \nTIM1_BKIN_COMP1, \nSPI1_MOSI, \nQUADSPI_BK1_IO3, \nEVENTOUT-\n- 21 21 E3 H4 29 G7 47 L10 PB10 I/O FT_f -TIM2_CH3, I2C2_SCL, \nSPI2_SCK, USART3_TX, \nLPUART1_RX, \nTSC_SYNC, \nQUADSPI_CLK, \nCOMP1_OUT, \nSAI1_SCK_A, \nEVENTOUT-\n-2 2 2 2 F 2 H 3 3 0 H 74 8L 1 1 P B 1 1 I / O F T _ f -TIM2_CH4, I2C2_SDA, \nUSART3_RX, \nLPUART1_TX, \nQUADSPI_BK1_NCS, \nCOMP2_OUT, \nEVENTOUT-\n16 23 23 G2 H2 31 D6 49 F12 VSS S - - - -\n17 24 24 G1 H1 32 E6 50 G12 VDD S - - - -\n- 25 25 F1 G3 33 H8 51 L12 PB12 I/O FT -TIM1_BKIN, \nTIM1_BKIN_COMP2, \nI2C2_SMBA, SPI2_NSS, \nUSART3_CK, \nLPUART1_RTS_DE, \nTSC_G1_IO1, \nSWPMI1_IO, \nSAI1_FS_A, \nTIM15_BKIN, \nEVENTOUT-\n- 26 26 E2 G2 34 G8 52 K12 PB13 I/O FT_f -TIM1_CH1N, I2C2_SCL, \nSPI2_SCK, \nUSART3_CTS, \nLPUART1_CTS, \nTSC_G1_IO2, \nSWPMI1_TX, \nSAI1_SCK_A, \nTIM15_CH1N, \nEVENTOUT-Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11453 Rev 3 65/208STM32L431xx Pinouts and pin description\n83- 27 27 E1 G1 35 F8 53 K11 PB14 I/O FT_f -TIM1_CH2N, I2C2_SDA, \nSPI2_MISO, \nUSART3_RTS_DE, \nTSC_G1_IO3, \nSWPMI1_RX, \nSAI1_MCLK_A, \nTIM15_CH1, EVENTOUT-\n- 28 28 D3 F2 36 F7 54 K10 PB15 I/O FT -RTC_REFIN, \nTIM1_CH3N, \nSPI2_MOSI, \nTSC_G1_IO4, \nSWPMI1_SUSPEND, \nSAI1_SD_A, \nTIM15_CH2, EVENTOUT-\n--- - - - -5 5K 9 P D 8 I / O F T -USART3_TX, \nEVENTOUT-\n--- - - - -5 6K 8 P D 9 I / O F T -USART3_RX, \nEVENTOUT-\n--- - - - -5 7 J 1 2 P D 1 0 I / O F T -USART3_CK, \nTSC_G6_IO1, \nEVENTOUT-\n--- - - - -5 8 J 1 1 P D 1 1 I / O F T -USART3_CTS, \nTSC_G6_IO2, \nLPTIM2_ETR, \nEVENTOUT-\n--- - - - -5 9 J 1 0 P D 1 2 I / O F T -USART3_RTS_DE, \nTSC_G6_IO3, \nLPTIM2_IN1, \nEVENTOUT-\n- - - - - - - 60 H12 PD13 I/O FT -TSC_G6_IO4, \nLPTIM2_OUT, \nEVENTOUT-\n- - - - - - - 61 H11 PD14 I/O FT - EVENTOUT -\n- - - - - - - 62 H10 PD15 I/O FT - EVENTOUT -\n--- -F 1 3 7 F 6 6 3 E 1 2 P C 6 I / O F T -TSC_G4_IO1, \nSDMMC1_D6, \nEVENTOUT-\n--- -E 1 3 8 E 7 6 4 E 1 1 P C 7 I / O F T -TSC_G4_IO2, \nSDMMC1_D7, \nEVENTOUT-Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L431xx\n66/208 DS11453 Rev 3--- -F 3 3 9 E 8 6 5 E 1 0 P C 8 I / O F T -TSC_G4_IO3, \nSDMMC1_D0, \nEVENTOUT-\n--- -E 2 4 0 D 8 6 6 D 1 2 P C 9 I / O F T -TSC_G4_IO4, \nSDMMC1_D1, \nEVENTOUT-\n18 29 29 D1 E3 41 D7 67 D11 PA8 I/O FT -MCO, TIM1_CH1, \nUSART1_CK, \nSWPMI1_IO, \nSAI1_SCK_A, \nLPTIM2_OUT, \nEVENTOUT-\n19 30 30 D2 D1 42 C7 68 D10 PA9 I/O FT_f -TIM1_CH2, I2C1_SCL, \nUSART1_TX, \nSAI1_FS_A, \nTIM15_BKIN, \nEVENTOUT-\n20 31 31 C2 D2 43 C6 69 C12 PA10 I/O FT_f -TIM1_CH3, I2C1_SDA, \nUSART1_RX, \nSAI1_SD_A, EVENTOUT-\n21 32 32 C1 D3 44 C8 70 B12 PA11 I/O FT -TIM1_CH4, TIM1_BKIN2, \nSPI1_MISO, \nCOMP1_OUT, \nUSART1_CTS, \nCAN1_RX, \nTIM1_BKIN2_COMP1, \nEVENTOUT-\n22 33 33 C3 C1 45 B8 71 A12 PA12 I/O FT -TIM1_ETR, SPI1_MOSI, \nUSART1_RTS_DE, \nCAN1_TX, EVENTOUT-\n23 34 34 B2 C2 46 A8 72 A11PA13 \n(JTMS-\nSWDIO)I/O FT(3)JTMS-SWDIO, IR_OUT, \nSWPMI1_TX, \nSAI1_SD_B, EVENTOUT-\n- 35 35 B1 B1 47 D5 - - VSS S - - - -\n-3 6 3 6 A 1 A 1 4 8 E 57 3C 1 1 V D D S - - - -\n--- - - - -7 4 F 1 1 V S S S - - - ---- - - - -7 5 G 1 1 V D D S - - - -\n24 37 37 A2 B2 49 A7 76 A10PA14 \n(JTCK-\nSWCLK)I/O FT\n(3)JTCK-SWCLK, \nLPTIM1_OUT, \nI2C1_SMBA, \nSWPMI1_RX, \nSAI1_FS_B, EVENTOUT-Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11453 Rev 3 67/208STM32L431xx Pinouts and pin description\n8325 38 38 B3 A2 50 A6 77 A9PA15 \n(JTDI)I/O FT(3)JTDI, TIM2_CH1, \nTIM2_ETR, USART2_RX, \nSPI1_NSS, SPI3_NSS, \nUSART3_RTS_DE, \nTSC_G3_IO1, \nSWPMI1_SUSPEND, \nEVENTOUT-\n--- -C 3 5 1 B 7 7 8 B 1 1 P C 1 0 I / O F T -SPI3_SCK, USART3_TX, \nTSC_G3_IO2, \nSDMMC1_D2, \nEVENTOUT-\n--- -B 3 5 2 B 6 7 9 C 1 0 P C 1 1 I / O F T -SPI3_MISO, \nUSART3_RX, \nTSC_G3_IO3, \nSDMMC1_D3, \nEVENTOUT-\n- - - - A3 53 C5 80 B10 PC12 I/O FT -SPI3_MOSI, \nUSART3_CK, \nTSC_G3_IO4, \nSDMMC1_CK, \nEVENTOUT-\n--- - - - -8 1 C 9 P D 0 I / O F T -SPI2_NSS, CAN1_RX, \nEVENTOUT-\n--- - - - -8 2B 9 P D 1 I / O F T -SPI2_SCK, CAN1_TX, \nEVENTOUT-\n--- -A 4 5 4 B 5 8 3 C 8 P D 2 I / O F T -USART3_RTS_DE, \nTSC_SYNC, \nSDMMC1_CMD, \nEVENTOUT-\n--- - - - -8 4B 8 P D 3 I / O F T -SPI2_MISO, \nUSART2_CTS, \nQUADSPI_BK2_NCS, \nEVENTOUT-\n--- - - - -8 5B 7 P D 4 I / O F T -SPI2_MOSI, \nUSART2_RTS_DE, \nQUADSPI_BK2_IO0, \nEVENTOUT-\n--- - - - -8 6A 6 P D 5 I / O F T -USART2_TX, \nQUADSPI_BK2_IO1, \nEVENTOUT-\n--- - - - -8 7B 6 P D 6 I / O F T -USART2_RX, \nQUADSPI_BK2_IO2, \nSAI1_SD_A, EVENTOUT-Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L431xx\n68/208 DS11453 Rev 3--- - - - -8 8A 5 P D 7 I / O F T -USART2_CK, \nQUADSPI_BK2_IO3, \nEVENTOUT-\n26 39 39 A3 A5 55 A5 89 A8PB3 \n(JTDO-\nTRACE\nSWO)I/O FT_a(3)JTDO-TRACESWO, \nTIM2_CH2, SPI1_SCK, \nSPI3_SCK, \nUSART1_RTS_DE, \nSAI1_SCK_B, \nEVENTOUTCOMP2_INM\n27 40 40 A4 B4 56 A4 90 A7PB4 \n(NJTRST)I/O FT_fa(3)NJTRST, I2C3_SDA, \nSPI1_MISO, SPI3_MISO, \nUSART1_CTS, \nTSC_G2_IO1, \nSAI1_MCLK_B, \nEVENTOUTCOMP2_INP\n28 41 41 B4 C4 57 C4 91 C5 PB5 I/O FT -LPTIM1_IN1, \nI2C1_SMBA, \nSPI1_MOSI, SPI3_MOSI, \nUSART1_CK, \nTSC_G2_IO2, \nCOMP2_OUT, \nSAI1_SD_B, \nTIM16_BKIN, \nEVENTOUT-\n29 42 42 C4 B5 58 D3 92 B5 PB6 I/O FT_fa -LPTIM1_ETR, I2C1_SCL, \nUSART1_TX, \nTSC_G2_IO3, \nSAI1_FS_B, \nTIM16_CH1N, \nEVENTOUTCOMP2_INP\n30 43 43 D4 A6 59 C3 93 B4 PB7 I/O FT_fa -LPTIM1_IN2, I2C1_SDA, \nUSART1_RX, \nTSC_G2_IO4, \nEVENTOUTCOMP2_INM, \nPVD_IN\n31 44 44 A5 C5 60 B4 94 A4PH3/\nBOOT0I/O FT - EVENTOUT BOOT0\n- 45 45 B5 C6 61 B3 95 A3 PB8 I/O FT_f -I2C1_SCL, CAN1_RX, \nSDMMC1_D4, \nSAI1_MCLK_A, \nTIM16_CH1, EVENTOUT-\n- 46 46 C5 B6 62 A3 96 B3 PB9 I/O FT_f -IR_OUT, I2C1_SDA, \nSPI2_NSS, CAN1_TX, \nSDMMC1_D5, \nSAI1_FS_A, EVENTOUT-Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11453 Rev 3 69/208STM32L431xx Pinouts and pin description\n83- - - - - - - 97 C3 PE0 I/O FT - TIM16_CH1, EVENTOUT -\n- - - - - - - 98 A2 PE1 I/O FT - EVENTOUT -\n32 47 47 A6 A7 63 D4 99 D3 VSS S - - - -\n1 48 48 A7 A8 64 E4 100 C4 VDD S - - - -\n1. PC13, PC14 and PC15 are supplied through the power switch. Si nce the switch only sinks a limited amount of current \n(3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:  \n- The speed should not exceed 2 MHz with a maximum load of 30 pF  \n- These GPIOs must not be used as curr ent sources (e.g. to drive an LED).\n2. After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of \nthe RTC registers which are not reset by the system reset. Fo r details on how to manage these GPIOs, refer to the Backup \ndomain and RTC register descriptions in the RM0394 reference manual.\n3. After reset, these pins are configured as JTAG/SW debug alte rnate functions, and the internal pull-up on PA15, PA13, PB4 \npins and the internal pull-down on PA14 pin are activated.Table 15. STM32L431xx pin definitions (continued)\nPin Number\nPin name\n(function \nafter\nreset)\nPin type\nI/O structure\nNotesPin functionsUFQFPN32\nLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L431xx\n70/208 DS11453 Rev 3\nTable 16. Alternate function AF0 to AF7(1) \nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nPort AP A 0 - T I M 2 _ C H 1 ----- U S A R T 2 _ C T S\nPA1 - TIM2_CH2 - - I2C1_SMBA SPI1_SCK -USART2_RTS_\nDE\nP A 2 - T I M 2 _ C H 3 ----- U S A R T 2 _ T X\nP A 3 - T I M 2 _ C H 4 ----- U S A R T 2 _ R X\nPA4 - - - - - SPI1_NSS SPI3_NSS USART2_CKPA5 - TIM2_CH1 TIM2_ETR - - SPI1_SCK - -\nPA6 - TIM1_BKIN - - - SPI1_MI SO COMP1_OUT USART3_CTS\nPA7 - TIM1_CH1N - - I2C3_SCL SPI1_MOSI - -P A 8 M C O T I M 1 _ C H 1 ----- U S A R T 1 _ C K\nPA9 - TIM1_CH2 - - I2C1_SCL - - USART1_TX\nPA10 - TIM1_CH3 - - I2C1_SDA - - USART1_RX\nPA11 - TIM1_CH4 TIM1_BKIN2 - - SPI 1_MISO COMP1_OUT USART1_CTS\nPA12 - TIM1_ETR - - - SPI1_MOSI -USART1_RTS_\nDE\nP A 1 3 J T M S - S W D I O I R _ O U T ------\nPA14 JTCK-SWCLK LPTIM1_OUT - - I2C1_SMBA - - -\nPA15 JTDI TIM2_CH1 TIM2_ETR USART2_RX - SPI1_NSS SPI3_NSSUSART3_RTS_\nDE\nSTM32L431xx Pinouts and pin description\nDS11453 Rev 3 71/208Port BPB0 - TIM1_CH2N - - - SPI1_NSS - USART3_CK\nP B 1 - T I M 1 _ C H 3 N -----USART3_RTS_\nDE\nPB2 RTC_OUT LPTIM1_OUT - - I2C3_SMBA - - -\nPB3JTDO-\nTRACESWOTIM2_CH2 - - - SPI1_SCK SPI3_SCKUSART1_RTS_\nDE\nPB4 NJTRST - - - I2C3_SDA SPI1_MISO SPI3_MISO USART1_CTS\nPort BPB5 - LPTIM1_IN1 - - I2C1_SMBA SPI1_MOSI SPI3_MOSI USART1_CK\nPB6 - LPTIM1_ETR - - I2C1_SCL - - USART1_TX\nPB7 - LPTIM1_IN2 - - I2C1_SDA - - USART1_RX\nP B 8 ---- I 2 C 1 _ S C L ---PB9 - IR_OUT - - I2C1_SDA SPI2_NSS - -\nPB10 - TIM2_CH3 - - I2C2_SCL SPI2_SCK - USART3_TX\nPB11 - TIM2_CH4 - - I2C2_SDA - - USART3_RX\nPB12 - TIM1_BKIN -TIM1_BKIN_\nCOMP2I2C2_SMBA SPI2_NSS - USART3_CK\nPB13 - TIM1_CH1N - - I2C2_SCL SPI2_SCK - USART3_CTSPB14 - TIM1_CH2N - - I2C2_SDA SPI2_MISO -USART3_RTS_\nDE\nPB15 RTC_REFIN TIM1_CH3N - - - SPI2_MOSI - -Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nPinouts and pin description STM32L431xx\n72/208 DS11453 Rev 3\nPort CPC0 - LPTIM1_IN1 - - I2C3_SCL - - -\nPC1 - LPTIM1_OUT - - I2C3_SDA - - -PC2 - LPTIM1_IN2 - - - SPI2_MISO - -\nPC3 - LPTIM1_ETR - - - SPI2_MOSI - -\nP C 4 ------- U S A R T 3 _ T XP C 5 ------- U S A R T 3 _ R X\nP C 6 --------\nP C 7 --------P C 8 --------\nP C 9 --------\nP C 1 0 ------ S P I 3 _ S C K U S A R T 3 _ T X\nPort CP C 1 1 ------ S P I 3 _ M I S O U S A R T 3 _ R X\nP C 1 2 ------ S P I 3 _ M O S I U S A R T 3 _ C K\nP C 1 3 --------P C 1 4 --------\nP C 1 5 --------Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nSTM32L431xx Pinouts and pin description\nDS11453 Rev 3 73/208\nPort DPD0 - - - - - SPI2_NSS - -\nPD1 - - - - - SPI2_SCK - -\nP D 2 -------USART3_RTS_\nDE\nPD3 - - - - - SPI2_MISO - USART2_CTS\nPD4 - - - - - SPI2_MOSI -USART2_RTS_\nDE\nP D 5 ------- U S A R T 2 _ T XP D 6 ------- U S A R T 2 _ R X\nP D 7 ------- U S A R T 2 _ C K\nP D 8 ------- U S A R T 3 _ T XP D 9 ------- U S A R T 3 _ R X\nP D 1 0 ------- U S A R T 3 _ C K\nP D 1 1 ------- U S A R T 3 _ C T S\nP D 1 2 -------USART3_RTS_\nDE\nP D 1 3 --------\nP D 1 4 --------\nP D 1 5 --------\nP o r t  E P E 0 --------Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nPinouts and pin description STM32L431xx\n74/208 DS11453 Rev 3\nPort EP E 1 --------\nP E 2 T R A C E C K -------P E 3 T R A C E D 0 -------\nP E 4 T R A C E D 1 -------\nP E 5 T R A C E D 2 -------P E 6 T R A C E D 3 -------\nP E 7 - T I M 1 _ E T R ------\nP E 8 - T I M 1 _ C H 1 N ------P E 9 - T I M 1 _ C H 1 ------\nP E 1 0 - T I M 1 _ C H 2 N ------\nP E 1 1 - T I M 1 _ C H 2 ------\nPE12 - TIM1_CH3N - - - SPI1_NSS - -\nPE13 - TIM1_CH3 - - - SPI1_SCK - -\nPE14 - TIM1_CH4 TIM1_BKIN2TIM1_BKIN2_\nCOMP2- SPI1_MISO - -\nPE15 - TIM1_BKIN -TIM1_BKIN_\nCOMP1- SPI1_MOSI - -\nPort HP H 0 --------\nP H 1 --------P H 3 --------\n1. Please refer to Table 17  for AF8 to AF15.Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nSTM32L431xx Pinouts and pin description\nDS11453 Rev 3 75/208          Table 17. Alternate function AF8 to AF15(1) \nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC QUADSPISDMMC1/\nCOMP1/COMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nPort APA0 - - - - COMP1_OUT SAI1_EXTCLK TIM2_ETR EVENTOUT\nPA1 - - - - - TIM15_CH1N EVENTOUT\nPA2 LPUART1_TX -QUADSPI_\nBK1_NCSCOMP2_OUT - TIM15_CH1 EVENTOUT\nPA3 LPUART1_RX - QUADSPI_CLK - SAI1_MCLK_A TIM15_CH2 EVENTOUT\nP A 4 ----- S A I 1 _ F S _ B L P T I M 2 _ O U T EVENTOUT\nP A 5 ------ L P T I M 2 _ E T R EVENTOUT\nPA6 LPUART1_CTS -QUADSPI_\nBK1_IO3TIM1_BKIN_\nCOMP2- TIM16_CH1 EVENTOUT\nPA7 - -QUADSPI_\nBK1_IO2COMP2_OUT - - EVENTOUT\nPA8 - - - SWPMI1_IO SAI1_S CK_A LPTIM2_OUT EVENTOUT\nPA9 - - - - SAI1_FS_A TIM15_BKIN EVENTOUT\nPA10 - - - SAI1_SD_A - EVENTOUT\nPA11 - CAN1_RX -TIM1_BKIN2_\nCOMP1- - EVENTOUT\nPA12 - CAN1_TX - - - - EVENTOUT\nPA13 - - - SWPMI1_TX SAI1_SD_B - EVENTOUT\nPA14 - - - - SWPMI1_RX SAI1_FS_B - EVENTOUT\nPA15 - TSC_G3_IO1 -SWPMI1_\nSUSPEND- - EVENTOUT\nPinouts and pin description STM32L431xx\n76/208 DS11453 Rev 3\nPort BPB0 - -QUADSPI_\nBK1_IO1COMP1_OUT SAI1_EXTCLK - EVENTOUT\nPB1LPUART1_RTS\n_DE-QUADSPI_\nBK1_IO0- - LPTIM2_IN1 EVENTOUT\nPB2 - - - - - - EVENTOUT\nPB3 - - - - SAI1_SCK_B - EVENTOUT\nPB4 - TSC_G2_IO1 - - SAI1_MCLK_B - EVENTOUTPB5 - TSC_G2_IO2 - COMP2_OUT SAI1_SD_B TIM16_BKIN EVENTOUT\nPB6 - TSC_G2_IO3 - - - SAI1_F S_B TIM16_CH1N EVENTOUT\nPB7 - TSC_G2_IO4 - - - - EVENTOUTPB8 - CAN1_RX - SDMMC1_D4 SAI1_MCLK_A TIM16_CH1 EVENTOUT\nPB9 - CAN1_TX - SDMMC1_D5 SAI1_FS_A - EVENTOUT\nPB10 LPUART1_RX TSC_SYNC QUADSPI_CLK COMP1_OUT SAI1_SCK_A - EVENTOUT\nPB11 LPUART1_TX -QUADSPI_\nBK1_NCSCOMP2_OUT - - EVENTOUT\nPB12LPUART1_RTS\n_DETSC_G1_IO1 - SWPMI1_IO SAI 1_FS_A TIM15_BKIN EVENTOUT\nPB13 LPUART1_CTS TSC_G1_IO2 - SWPMI 1_TX SAI1_SCK_A TIM15_CH1N EVENTOUT\nPB14 - TSC_G1_IO3 - SWPMI1_RX SAI1_MCLK_A TIM15_CH1 EVENTOUT\nPB15 - TSC_G1_IO4 -SWPMI1_\nSUSPENDSAI1_SD_A TIM15_CH2 EVENTOUTTable 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC QUADSPISDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nSTM32L431xx Pinouts and pin description\nDS11453 Rev 3 77/208Port CPC0 LPUART1_RX - - - - LPTIM2_IN1 EVENTOUT\nPC1 LPUART1_TX - - - - - EVENTOUT\nPC2 - - - - - - EVENTOUT\nPort CPC3 - - - - SAI1_SD_A LPTIM2_ETR EVENTOUT\nPC4 - - - - - - EVENTOUT\nPC5 - - - - - - EVENTOUT\nPC6 - TSC_G4_IO1 - SDMMC1_D6 - - EVENTOUTPC7 - TSC_G4_IO2 - SDMMC1_D7 - - EVENTOUT\nPC8 - TSC_G4_IO3 - SDMMC1_D0 - - EVENTOUT\nPC9 - TSC_G4_IO4 SDMMC1_D1 - - EVENTOUT\nPC10 - TSC_G3_IO2 - SDMMC1_D2 - - EVENTOUT\nPC11 - TSC_G3_IO3 - SDMMC1_D3 - - EVENTOUT\nPC12 - TSC_G3_IO4 - SDMMC1_CK - - EVENTOUTP C 1 3 ------ - EVENTOUT\nP C 1 4 ------ - EVENTOUT\nP C 1 5 ------ - EVENTOUT\nPort DPD0 - CAN1_RX - - - - - EVENTOUT\nPD1 - CAN1_TX - - - - - EVENTOUT\nPD2 - TSC_SYNC -SDMMC1_\nCMD- - EVENTOUTTable 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC QUADSPISDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nPinouts and pin description STM32L431xx\n78/208 DS11453 Rev 3\nPort DPD3 - -QUADSPI_BK2\n_NCS- - - - EVENTOUT\nPD4 - -QUADSPI_BK2\n_IO0- - - - EVENTOUT\nPD5 - -QUADSPI_BK2\n_IO1- - - - EVENTOUT\nPD6 - -QUADSPI_BK2\n_IO2- - SAI1_SD_A - EVENTOUT\nPD7 - -QUADSPI_BK2\n_IO3- - - - EVENTOUT\nPD8 - - - - - - EVENTOUT\nPD9 - - - - - - EVENTOUT\nPD10 - TSC_G6_IO1 - - - - EVENTOUT\nPD11 - TSC_G6_IO2 - - - LPTIM2_ETR EVENTOUT\nPD12 - TSC_G6_IO3 - - - LPTIM2_IN1 EVENTOUT\nPD13 - TSC_G6_IO4 - - - LPTIM2_OUT EVENTOUTPD14 - - - - - - EVENTOUT\nPD15 - - - - - - EVENTOUT\nPort EPE0 - - - - - TIM16_CH1 EVENTOUT\nPE1 - - - - - - EVENTOUT\nPE2 - TSC_G7_IO1 - - SAI1_MCLK_A - EVENTOUTPE3 - TSC_G7_IO2 - - SAI1_SD_B - EVENTOUT\nPE4 - TSC_G7_IO3 - - - SAI1_FS_A - EVENTOUTTable 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC QUADSPISDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nSTM32L431xx Pinouts and pin description\nDS11453 Rev 3 79/208\nPort EPE5 - TSC_G7_IO4 - - - SAI1_SCK_A - EVENTOUT\nP E 6 ----- S A I 1 _ S D _ A - EVENTOUT\nP E 7 ----- S A I 1 _ S D _ B - EVENTOUT\nP E 8 ----- S A I 1 _ S C K _ B - EVENTOUT\nP E 9 ----- S A I 1 _ F S _ B - EVENTOUT\nPE10 - TSC_G5_IO1 QUADSPI_CLK - - SAI1_MCLK_B - EVENTOUT\nPE11 - TSC_G5_IO2QUADSPI_BK1\n_NCS- - - - EVENTOUT\nPE12 - TSC_G5_IO3QUADSPI_BK1\n_IO0- - - - EVENTOUT\nPE13 - TSC_G5_IO4QUADSPI_BK1\n_IO1- - - - EVENTOUT\nPE14 - -QUADSPI_BK1\n_IO2- - - - EVENTOUT\nPE15 - -QUADSPI_BK1\n_IO3- - - - EVENTOUT\nPort HP H 0 ------ - EVENTOUT\nP H 1 ------ - EVENTOUT\nP H 3 ------ - EVENTOUT\n1. Please refer to Table 16  for AF0 to AF7.Table 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC QUADSPISDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nMemory mapping STM32L431xx\n80/208 DS11453 Rev 35 Memory mapping\nFigure 15. STM32L431xx memory map\nMSv36892V20xFFFF FFFF\n0xE000 0000\n0xC000 0000\n0xA000 1000\n0x8000 0000\n0x6000 0000\n0x4000 0000\n0x2000 0000\n0x0000 000001234567Cortex™-M4\nwith FPU \nInternal \nPeripherals\nPeripherals\nSRAM1\nCODEOTP area\nSystem memory\nFlash memory\nFlash, system memory \nor SRAM, depending on \nBOOT configurationAHB2\nAHB1\nAPB2\nAPB10x5006 0C00\n0x4800 0000\n0x4002 4400\n0x4002 0000\n0x4001 5800\n0x4001 0000\n0x4000 9800\n0x4000 0000\n0x1FFF FFFF\n0x1FFF 0000\n0x0804 0000\n0x0800 0000\n0x0004 0000\n0x0000 0000 ReservedReserved\nReserved\nReserved\nReserved\nReservedReserved\n0x1000 4000\n0x1000 0000SRAM2QUADSPI \nregisters\nOptions Bytes\n0x1FFF 70000x1FFF 74000x1FFF 78000x1FFF 7810\nReservedQUADSPI registers0xBFFF FFFF\n0xA000 1400\n0xA000 1000Reserved\nReservedReserved0x5FFF FFFF\n0x9000 0000QUADSPI Flash \nbank\nSRAM20x2000 C0000xA000 0000\nDS11453 Rev 3 81/208STM32L431xx Memory mapping\n83          Table 18. STM32L431xx memory map and peripheral register boundary  addresses(1)\n \nBus Boundary address Size(bytes) Peripheral\nAHB20x5006 0800 - 0x5006 0BFF 1 KB RNG\n0x5004 0400 - 0x5006 07FF 158 KB Reserved\n0x5004 0000 - 0x5004 03FF 1 KB ADC\n0x5000 0000 - 0x5003 FFFF 16 KB Reserved\n0x4800 2000 - 0x4FFF FFFF ~127 MB Reserved\n0x4800 1C00 - 0x4800 1FFF 1 KB GPIOH\n0x4800 1400 - 0x4800 1BFF 2 KB Reserved\n0x4800 1000 - 0x4800 13FF 1 KB GPIOE0x4800 0C00 - 0x4800 0FFF 1 KB GPIOD\n0x4800 0800 - 0x4800 0BFF 1 KB GPIOC\n0x4800 0400 - 0x4800 07FF 1 KB GPIOB\n0x4800 0000 - 0x4800 03FF 1 KB GPIOA\n-\n0x4002 4400 - 0x47FF FFFF ~127 MB Reserved\nAHB10x4002 4000 - 0x4002 43FF 1 KB TSC\n0x4002 3400 - 0x4002 3FFF 1 KB Reserved\n0x4002 3000 - 0x4002 33FF 1 KB CRC\n0x4002 2400 - 0x4002 2FFF 3 KB Reserved\n0x4002 2000 - 0x4002 23FF 1 KB FLASH registers\n0x4002 1400 - 0x4002 1FFF 3 KB Reserved\n0x4002 1000 - 0x4002 13FF 1 KB RCC\n0x4002 0800 - 0x4002 0FFF 2 KB Reserved\n0x4002 0400 - 0x4002 07FF 1 KB DMA20x4002 0000 - 0x4002 03FF 1 KB DMA1\nAPB20x4001 5800 - 0x4001 FFFF 42 KB Reserved\n0x4001 5400 - 0x4000 57FF 1 KB SAI1\n0x4001 4800 - 0x4000 53FF 3 KB Reserved\n0x4001 4400 - 0x4001 47FF 1 KB TIM16\n0x4001 4000 - 0x4001 43FF 1 KB TIM15\n0x4001 3C00 - 0x4001 3FFF 1 KB Reserved\n0x4001 3800 - 0x4001 3BFF 1 KB USART1\n0x4001 3400 - 0x4001 37FF 1 KB Reserved\nMemory mapping STM32L431xx\n82/208 DS11453 Rev 3APB20x4001 3000 - 0x4001 33FF 1 KB SPI1\n0x4001 2C00 - 0x4001 2FFF 1 KB TIM1\n0x4001 2800 - 0x4001 2BFF 1 KB SDMMC1\n0x4001 2000 - 0x4001 27FF 2 KB Reserved\n0x4001 1C00 - 0x4001 1FFF 1 KB FIREWALL\n0x4001 0800- 0x4001 1BFF 5 KB Reserved\n0x4001 0400 - 0x4001 07FF 1 KB EXTI\n0x4001 0200 - 0x4001 03FF\n1 KBCOMP\n0x4001 0030 - 0x4001 01FF VREFBUF0x4001 0000 - 0x 4001 002F SYSCFG\nAPB10x4000 9800 - 0x4000 FFFF 26 KB Reserved\n0x4000 9400 - 0x4000 97FF 1 KB LPTIM2\n0x4000 8C00 - 0x4000 93FF 2 KB Reserved\n0x4000 8800 - 0x4000 8BFF 1 KB SWPMI1\n0x4000 8400 - 0x4000 87FF 1 KB Reserved\n0x4000 8000 - 0x4000 83FF 1 KB LPUART1\n0x4000 7C00 - 0x4000 7FFF 1 KB LPTIM10x4000 7800 - 0x4000 7BFF 1 KB OPAMP\n0x4000 7400 - 0x4000 77FF 1 KB DAC1\n0x4000 7000 - 0x4000 73FF 1 KB PWR\n0x4000 6800 - 0x4000 6FFF 2 KB Reserved\n0x4000 6400 - 0x4000 67FF 1 KB CAN1\n0x4000 6000 - 0x4000 63FF 1 KB CRS0x4000 5C00- 0x4000 5FFF 1 KB I2C3\n0x4000 5800 - 0x4000 5BFF 1 KB I2C2\n0x4000 5400 - 0x4000 57FF 1 KB I2C1\n0x4000 4C00 - 0x4000 53FF 2 KB Reserved\n0x4000 4800 - 0x4000 4BFF 1 KB USART3\n0x4000 4400 - 0x4000 47FF 1 KB USART2\n0x4000 4000 - 0x4000 43FF 1 KB Reserved\n0x4000 3C00 - 0x4000 3FFF 1 KB SPI3\n0x4000 3800 - 0x4000 3BFF 1 KB SPI2\n0x4000 3400 - 0x4000 37FF 1 KB Reserved\n0x4000 3000 - 0x4000 33FF 1 KB IWDGTable 18. STM32L431xx memory map and peripheral register boundary  addresses(1)\n (continued)\nBus Boundary address Size(bytes) Peripheral\nDS11453 Rev 3 83/208STM32L431xx Memory mapping\n83          APB10x4000 2C00 - 0x4000 2FFF 1 KB WWDG\n0x4000 2800 - 0x4000 2BFF 1 KB RTC \n0x4000 1800 - 0x4000 27FF 4 KB Reserved\n0x4000 1400 - 0x4000 17FF 1 KB TIM7\n0x4000 1000 - 0x4000 13FF 1 KB TIM6\n0x4000 0400- 0x4000 0FFF 3 KB Reserved\n0x4000 0000 - 0x4000 03FF 1 KB TIM2\n1. The gray color is used for reserved boundary addresses.Table 18. STM32L431xx memory map and peripheral register boundary  addresses(1)\n (continued)\nBus Boundary address Size(bytes) Peripheral\nElectrical characteristics STM32L431xx\n84/208 DS11453 Rev 36 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25  °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean ±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3 V. They \nare given only as design guidelines and are not tested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean ±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  16.\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  17.\n          \nFigure 16. Pin loading conditions Figure 17. Pin input voltage\nMS19210V1MCU pin\nC = 50 pF\nMS19211V1MCU pin\nVIN\nDS11453 Rev 3 85/208STM32L431xx Electrical characteristics\n1766.1.6 Power supply scheme\nFigure 18. Power supply scheme\nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA etc.) must be decoupled with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as close as possible to, or \nbelow, the appropriate pins on the underside of  the PCB to ensure the good functionality of \nthe device.MSv41628V1VDD\nLevel shifterIO\nlogicKernel logic\n(CPU, Digital\n& Memories)Backup circuitry\n(LSE, RTC,\nBackup registers)\nINOUTRegulator\nGPIOs1.55 – 3.6 V\nn x 100 nF\n+1 x 4.7 μF\nn x VSSn x VDDVBAT\nVCOREPower switch\nVDDIO1\nADCs/\nDACs/\nOPAMPs/COMPs/VREFBUFVREF+\nVREF-VDDA\n10 nF\n+1 μFVDDA\nVSSAVREF\n100 nF +1 μF\nElectrical characteristics STM32L431xx\n86/208 DS11453 Rev 36.1.7 Current consumption measurement\nFigure 19. Current consum ption measurement scheme\nThe IDD_ALL  parameters given in Table  26 to Table  38 represent the total MCU consumption \nincluding the current supplying VDD, VDDA and VBAT.\n6.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  19: Voltage characteristics , \nTable  20: Current characteristics  and Table  21: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of \nthe device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may affect device reliability. Device mission profile (application conditions) \nis compliant with JEDEC JESD47 qualificat ion standard, extended mission profiles are \navailable on demand.\n          MSv41629V1VBAT\nVDD\nVDDAIDD\nIDDAIDD_VBAT\nTable 19. Voltage characteristics(1) \nSymbol Ratings Min Max Unit\nVDDX - VSSExternal main supply voltage (including \nVDD, VDDA, VBAT)-0.3 4.0 V\nVIN(2)Input voltage on FT_xxx pins VSS-0.3 min (VDD, VDDA) + 4.0(3)(4)\nV Input voltage on TT_xx pins VSS-0.3 4.0\nInput voltage on any other pins VSS-0.3 4.0\n|∆VDDx|Variations between different VDDX power \npins of the same domain-5 0 m V\n|VSSx-VSS|Variations between all the different ground \npins(5) -5 0 m V\n1. All main power (VDD, VDDA, VBAT) and ground (VSS, VSSA) pins must always be connected to  the external power supply, in \nthe permitted range.\n2. VIN maximum must always be respected. Refer to Table 20: Current characteristics  for the maximum allowed injected \ncurrent values.\n3. This formula has to be applied only on the power supplies related to the IO struct ure described in the pin definition table.\n4. To sustain a voltage higher than 4 V the inte rnal pull-up/pull-down resistors must be disabled.\nDS11453 Rev 3 87/208STM32L431xx Electrical characteristics\n176          \n          5. Include VREF- pin.\nTable 20. Current characteristics \nSymbol Ratings Max Unit\n∑IVDD Total current into sum of all VDD power lines (source)(1)140\nmA∑IVSS Total current out of sum of all VSS ground lines (sink)(1)140\nIVDD(PIN) Maximum current into each VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)100\nIIO(PIN)Output current sunk by any I/O and control pin except FT_f 20\nOutput current sunk by any FT_f pin 20\nOutput current sourced by any I/O and control pin 20\n∑IIO(PIN)Total output current sunk by sum of all I/Os and control pins(2)100\nTotal output current sourced by sum of all I/Os and control pins(2)100\nIINJ(PIN)(3)Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, \nPA5-5/+0(4)\nInjected current on PA4, PA5 -5/0\n∑|IINJ(PIN) | Total injected current (sum of all I/Os and control pins)(5)25\n1. All main power (VDD, VDDA, VBAT) and ground (VSS, VSSA) pins must always be connected to the external power supplies, \nin the permitted range.\n2. This current consumption must be correctly distributed over  all I/Os and control pins. The total output current must not be \nsunk/sourced between two c onsecutive power supply pins referr ing to high pin count QFP packages.\n3. Positive injection (when VIN > VDDIOx ) is not possible on these I/Os and does not  occur for input voltages lower than the \nspecified maximum value.\n4. A negative injection is induced by VIN < VSS. IINJ(PIN)  must never be exceeded. Refer also to Table 19: Voltage \ncharacteristics  for the maximum allowed input voltage values.\n5. When several inputs are submitted to a current injection, the maximum ∑|IINJ(PIN) | is the absolute sum of the negative \ninjected currents (instantaneous values).\nTable 21. Thermal characteristics \nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nElectrical characteristics STM32L431xx\n88/208 DS11453 Rev 36.3 Operating conditions\n6.3.1 General operating conditions\n          Table 22. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 80\nMHz fPCLK1 Internal APB1 clock frequency - 0 80\nfPCLK2 Internal APB2 clock frequency - 0 80\nVDD Standard operating voltage -1.71\n(1) 3.6 V\nVDDA Analog supply voltageADC or COMP used 1.62\n3.6 VDAC or OPAMP used 1.8\nVREFBUF used 2.4\nADC, DAC, OPAMP, COMP, \nVREFBUF not used0\nVBAT Backup operating voltage - 1.55 3.6 V\nVIN I/O input voltage TT_xx I/O -0.3 VDDIOx +0.3\nV\nAll I/O except TT_xx -0.3Min(Min(VDD, \nVDDA)+3.6 V, \n5.5 V)(2)(3)\nPDPower dissipation at  \nTA = 85 °C for suffix 6  \nor \nTA = 105 °C for suffix 7(4)LQFP100 - 476\nmWLQFP64 - 444\nLQFP48 - 350\nUFBGA100 - 350UFBGA64 - 307\nUFQFPN48 - 606\nUFQFPN32 - 523WLCSP64 - 434\nWLCSP49 - 416\nT\nA Ambient temperature for the \nsuffix 6 versionMaximum power dissipation –40 85\n°CLow-power dissipation(5)–40 105\nAmbient temperature for the \nsuffix 7 versionMaximum power dissipation –40 105\nLow-power dissipation(5)–40 125\nAmbient temperature for the \nsuffix 3 versionMaximum power dissipation –40 125\nLow-power dissipation(5)–40 130\nTJ Junction temperature rangeSuffix 6 version –40 105\n°C Suffix 7 version –40 125\nSuffix 3 version –40 130\nDS11453 Rev 3 89/208STM32L431xx Electrical characteristics\n1766.3.2 Operating conditions at power-up / power-down\nThe parameters given in Table  23 are derived from tests performed under the ambient \ntemperature condition summarized in Table  22.\n          \nThe requirements for power-up/down sequence specified in Section  3.9.1: Power supply \nschemes  must be respected.\n6.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table  24 are derived from tests performed under the ambient \ntemperature conditions summarized in Table  22: General operating conditions .\n           1. When RESET is released functionality is guaranteed down to VBOR0  Min.\n2. This formula has to be applied only on t he power supplies related to the IO struct ure described by the pin definition table. \nMaximum I/O input voltage is the smallest value between Min(VDD, VDDA)+3.6 V and 5.5V.\n3. For operation with voltage higher than Min (VDD, VDDA) +0.3 V, the internal Pull-up and Pull-Down resistors must be \ndisabled.\n4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Section 7.10: Thermal \ncharacteristics ).\n5. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see Section 7.10: \nThermal characteristics ).\nTable 23. Operating conditions at power-up / power-down \nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate\n-0 ∞\nµs/VVDD fall time rate 10 ∞\ntVDDAVDDA rise time rate\n-0 ∞\nVDDA fall time rate 10 ∞\nTable 24. Embedded reset and power control block characteristics \nSymbol Parameter Conditions(1)Min Typ Max Unit\ntRSTTEMPO(2) Reset temporization after \nBOR0 is detectedVDD rising - 250 400 μs\nVBOR0(2)Brown-out reset threshold 0Rising edge 1.62 1.66 1.7\nV\nFalling edge 1.6 1.64 1.69\nVBOR1 Brown-out reset threshold 1Rising edge 2.06 2.1 2.14\nV\nFalling edge 1.96 2 2.04\nVBOR2 Brown-out reset threshold 2Rising edge 2.26 2.31 2.35\nV\nFalling edge 2.16 2.20 2.24\nVBOR3 Brown-out reset threshold 3Rising edge 2.56 2.61 2.66\nV\nFalling edge 2.47 2.52 2.57\nVBOR4 Brown-out reset threshold 4Rising edge 2.85 2.90 2.95\nV\nFalling edge 2.76 2.81 2.86\nElectrical characteristics STM32L431xx\n90/208 DS11453 Rev 3VPVD0Programmable voltage \ndetector threshold 0Rising edge 2.1 2.15 2.19\nV\nFalling edge 2 2.05 2.1\nVPVD1 PVD threshold 1Rising edge 2.26 2.31 2.36\nV\nFalling edge 2.15 2.20 2.25\nVPVD2 PVD threshold 2Rising edge 2.41 2.46 2.51\nV\nFalling edge 2.31 2.36 2.41\nVPVD3 PVD threshold 3Rising edge 2.56 2.61 2.66\nV\nFalling edge 2.47 2.52 2.57\nVPVD4 PVD threshold 4Rising edge 2.69 2.74 2.79\nV\nFalling edge 2.59 2.64 2.69\nVPVD5 PVD threshold 5Rising edge 2.85 2.91 2.96\nV\nFalling edge 2.75 2.81 2.86\nVPVD6 PVD threshold 6Rising edge 2.92 2.98 3.04\nV\nFalling edge 2.84 2.90 2.96\nVhyst_BORH0 Hysteresis voltage of BORH0Hysteresis in \ncontinuous \nmode-2 0 -\nmV\nHysteresis in \nother mode-3 0 -\nVhyst_BOR_PVDHysteresis voltage of BORH \n(except BORH0) and PVD-- 1 0 0 - m V\nIDD \n(BOR_PVD)(2)BOR(3) (except BOR0) and \nPVD consumption from VDD-- 1 . 1 1 . 6 µ A\nVPVM3VDDA peripheral voltage \nmonitoringRising edge 1.61 1.65 1.69\nV\nFalling edge 1.6 1.64 1.68\nVPVM4VDDA peripheral voltage \nmonitoringRising edge 1.78 1.82 1.86\nV\nFalling edge 1.77 1.81 1.85\nVhyst_PVM3 PVM3 hysteresis - - 10 - mV\nVhyst_PVM4 PVM4 hysteresis - - 10 - mV\nIDD (PVM1)\n(2) PVM1 consumption from VDD -- 0 . 2 - µ A\nIDD \n(PVM3/PVM4)\n(2)PVM3 and PVM4 consumption from V\nDD-- 2 - µ A\n1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power \nsleep modes.\n2. Guaranteed by design.3. BOR0 is enabled in all modes (except shutdown) and  its consumption is therefore included in the supply \ncurrent characteristics tables.Table 24. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions(1)Min Typ Max Unit\nDS11453 Rev 3 91/208STM32L431xx Electrical characteristics\n1766.3.4 Embedded voltage reference\nThe parameters given in Table  25 are derived from tests performed under the ambient \ntemperature and supply voltage conditions summarized in Table  22: General operating \nconditions .\n           Table 25. Embedded internal voltage reference \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +130 °C 1.182 1.212 1.232 V\ntS_vrefint  (1)ADC sampling time when \nreading the internal reference voltage-4\n(2)--µ s\ntstart_vrefintStart time of reference voltage \nbuffer when ADC is enable-- 8 1 2(2)µs\n \nIDD(VREFINTBUF )VREFINT  buffer consumption \nfrom VDD when converted by \nADC- - 12.5 20(2)µA\n∆VREFINTInternal reference voltage \nspread over the temperature rangeV\nDD = 3 V - 5 7.5(2)mV\nTCoeff Temperature coefficient –40°C < TA < +130°C - 30 50(2)ppm/°C\nACoeff Long term stability 1000 hours, T = 25°C - 300 1000(2)ppm\nVDDCoeff Voltage coefficient 3.0 V < VDD < 3.6 V - 250 1200(2)ppm/V\nVREFINT_DIV1 1/4 reference voltage\n-24 25 26\n% \nVREFINTVREFINT_DIV2 1/2 reference voltage 49 50 51\nVREFINT_DIV3 3/4 reference voltage 74 75 76\n1. The shortest sampling time can be determined in the application by multiple iterations.\n2. Guaranteed by design.\nElectrical characteristics STM32L431xx\n92/208 DS11453 Rev 3Figure 20. VREFINT  versus temperature\nMSv40169V11.1851.191.1951.21.2051.211.2151.221.2251.231.235\n-40 -20 0 20 40 60 80 100 120V\n°C\nMean Min Max\nDS11453 Rev 3 93/208STM32L431xx Electrical characteristics\n1766.3.5 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure  19: Current consumption \nmeasurement scheme .\nTypical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time is adjusted  with the minimum wait states number, \ndepending on the fHCLK  frequency (refer to the table “Number of wait states according \nto CPU clock (HCLK) frequency” available in the RM0394 reference manual).\n• When the peripherals are enabled fPCLK  = fHCLK\nThe parameters given in Table  26 to Table  39 are derived from tests performed under \nambient temperature and supply voltage conditions summarized in Table  22: General \noperating conditions .\nElectrical characteristics STM32L431xx\n94/208 DS11453 Rev 3\n          \nTable 26. Current consumption in Run and Low-power run modes, code with data processing \nrunning from Flash, ART enable (Cache ON Prefetch OFF)  \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all peripherals disableRange 226 MHz 2.37 2.38 2.44 2.52 2.66 2.7 2.7 2.8 2.9 3.2\nmA16 MHz 1.5 1.52 1.57 1.64 1.79 1.7 1.7 1.8 2.0 2.3\n8 MHz 0.81 0.82 0.87 0.94 1.08 0.9 0.9 1.0 1.2 1.5\n4 MHz 0.46 0.47 0.52 0.59 0.73 0.5 0.6 0.6 0.8 1.12 MHz 0.29 0.3 0.34 0.41 0.55 0.3 0.4 0.4 0.6 0.9\n1 MHz 0.2 0.21 0.25 0.32 0.46 0.2 0.3 0.3 0.5 0.8\n100 kHz 0.12 0.13 0.17 0.24 0.38 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 8.53 8.56 8.64 8.74 8.92 9.5 9.6 9.7 9.9 10.3\n72 MHz 7.7 7.73 7.8 7.9 8.08 8.6 8.6 8.7 8.9 9.364 MHz 6.86 6.9 6.97 7.06 7.23 7.7 7.7 7.8 8.0 8.3\n48 MHz 5.13 5.16 5.23 5.32 5.49 5.8 5.8 6.0 6.1 6.5\n32 MHz 3.46 3.48 3.55 3.64 3.8 3.9 4.0 4.1 4.2 4.624 MHz 2.63 2.64 2.71 2.79 2.96 3.0 3.0 3.1 3.3 3.6\n16 MHz 1.8 1.81 1.87 1.96 2.12 2.0 2.1 2.2 2.3 2.7\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrun modefHCLK  = fMSI \nall peripherals disable2 MHz 211 230 280 355 506 273.8 301.1 360.4 502.7 815.9\nµA1 MHz 117 134 179 254 404 154.7 184.6 249.6 398.4 712.4\n400 kHz 58.5 70.4 116 189 338 80.2 111.5 179.7 330.8 643.4\n100 kHz 30 41.1 85.2 159 308 46.5 76.6 147.1 299.1 611.2\n1. Guaranteed by characterization re sults, unless otherwise specified.\nSTM32L431xx Electrical characteristics\nDS11453 Rev 3 95/208          \n          Table 27. Current consumption in Run and Low-power run modes, code with data processing\nrunning from Flash, ART disable  \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, bypass mode  \nPLL ON above  \n48 MHz all peripherals disableRange 226 MHz 2.66 2.68 2.73 2.81 2.96 3.0 3.1 3.2 3.3 3.6\nmA16 MHz 1.88 1.9 1.94 2.02 2.17 2.1 2.2 2.3 2.4 2.7\n8 MHz 1.05 1.06 1.11 1.18 1.33 1.2 1.2 1.3 1.4 1.7\n4 MHz 0.6 0.62 0.66 0.73 0.87 0.7 0.7 0.8 0.9 1.2\n2 MHz 0.36 0.37 0.34 0.48 0.62 0.4 0.4 0.5 0.6 0.91 MHz 0.23 0.25 0.25 0.36 0.5 0.3 0.3 0.4 0.5 0.8\n100 kHz 0.12 0.14 0.17 0.25 0.39 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 8.56 8.61 8.69 8.79 8.97 9.6 9.7 9.8 10.0 10.3\n72 MHz 7.74 7.79 7.86 7.96 8.14 8.7 8.7 8.8 9.0 9.464 MHz 7.63 7.68 7.75 7.85 8.04 8.6 8.6 8.7 8.9 9.348 MHz 6.36 6.4 6.48 6.58 6.76 7.2 7.3 7.4 7.6 7.9\n32 MHz 4.56 4.6 4.66 4.76 4.93 5.2 5.2 5.3 5.5 5.8\n24 MHz 3.45 3.48 3.54 3.64 3.8 3.9 4.0 4.1 4.2 4.616 MHz 2.48 2.51 2.56 2.65 2.82 2.8 2.9 3.0 3.1 3.5\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI  \nall peripherals disable2 MHz 310 317 364 440 593 375.3 400.9 456.7 595.3 909.6\nµA1 MHz 157 173 226 296 448 204.8 234.2 298.2 445.8 758.9\n400 kHz 72.6 89 130 206 356 99.7 131.2 199.7 349.3 663.7100 kHz 32.3 46 89.7 164 314 52.4 82.1 153.3 301.2 616.9\n1. Guaranteed by characterization re sults, unless otherwise specified.\nElectrical characteristics STM32L431xx\n96/208 DS11453 Rev 3Table 28. Current consumption in Run and Low-pow er run modes, code with data processing \nrunning from SRAM1 \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C105 \n°C125 \n°C25 °C 55 °C 85 °C105 \n°C125 \n°C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disableRange 226 MHz 2.42 2.43 2.49 2.56 2.71 2.7 2.7 2.8 3.0 3.3\nmA16 MHz 1.54 1.55 1.6 1.67 1.82 1.7 1.7 1.8 2.0 2.3\n8 MHz 0.82 0.84 0.88 0.95 1.1 0.9 1.0 1.0 1.2 1.54 MHz 0.47 0.48 0.52 0.59 0.73 0.5 0.6 0.6 0.8 1.1\n2 MHz 0.29 0.3 0.34 0.41 0.55 0.3 0.4 0.4 0.6 0.9\n1 MHz 0.2 0.21 0.25 0.32 0.46 0.2 0.3 0.3 0.5 0.8\n100 kHz 0.12 0.13 0.17 0.24 0.38 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 8.63 8.68 8.74 8.84 9.01 9.5 9.6 9.7 9.9 10.2\n72 MHz 7.79 7.83 7.9 7.99 8.17 8.6 8.6 8.8 8.9 9.3\n64 MHz 6.95 6.99 7.05 7.15 7.32 7.7 7.7 7.9 8.0 8.448 MHz 5.19 5.22 5.29 5.38 5.55 5.8 5.8 5.9 6.1 6.532 MHz 3.51 3.53 3.6 3.68 3.85 3.9 4.0 4.1 4.2 4.624 MHz 2.66 2.68 2.74 2.83 2.99 3.0 3.0 3.1 3.3 3.6\n16 MHz 1.82 1.84 1.89 1.98 2.14 2.0 2.1 2.2 2.3 2.7\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nlow-power \nrun modefHCLK  = fMSI \nall peripherals disable  \nFLASH in power-down2 MHz 205 228 275 352 501 276.5 302.3 358.4 502.5 816.4\nµA1 MHz 111 126 175 248 397 151.3 180.9 245.3 390.7 703.4\n400 kHz 49.2 62.7 108 181 330 73.3 104.0 170.8 321.0 632.4\n100 kHz 21.5 33.3 76.6 151 299 36.4 67.7 137.2 287.8 600.8\n1. Guaranteed by characterization re sults, unless otherwise specified.\nDS11453 Rev 3 97/208STM32L431xx Electrical characteristics\n176          \nTable 29. Typical current consumption in Run and Low-power run modes, with different codes\nrunning from Flash, ART enable (Cache ON Prefetch OFF) \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up \nto 48 MHz included, bypass \nmode PLL ON \nabove 48 MHz  \nall peripherals \ndisable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2.37\nmA91\nµA/MHzCoremark 2.69 103\nDhrystone 2.1 2.74 105\nFibonacci 2.58 99\nWhile(1) 2.30 88Range 1\nfHCLK  = 80 MHzReduced code(1)8.53\nmA107\nµA/MHzCoremark 9.68 121\nDhrystone 2.1 9.76 122\nFibonacci 9.27 116\nWhile(1) 8.20 103\nIDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)211\nµA106\nµA/MHzCoremark 251 126\nDhrystone 2.1 269 135Fibonacci 230 115\nWhile(1) 286 143\n1. Reduced code used for characterization results provided in Table 26 , Table 27 , Table 28 .\nElectrical characteristics STM32L431xx\n98/208 DS11453 Rev 3Table 30. Typical current consumption in Run and Low-power run modes, with different codes\nrunning from Flash, ART disable \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, bypass mode  \nPLL ON above \n48 MHz  \nall peripherals \ndisable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2.66\nmA102\nµA/MHzCoremark 2.44 94\nDhrystone 2.1 2.46 95\nFibonacci 2.27 87While(1) 2.20 84.6Range 1\nfHCLK  = 80 MHzReduced code(1)8.56\nmA107\nµA/MHzCoremark 8.00 100\nDhrystone 2.1 7.98 100\nFibonacci 7.41 93While(1) 7.83 98\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)310\nµA155\nµA/MHzCoremark 342 171\nDhrystone 2.1 324 162Fibonacci 324 162While(1) 384 192\n1. Reduced code used for characterization results provided in Table 26 , Table 27 , Table 28 .\nTable 31. Typical current consumption in Run and Low-power run modes, with different codes\nrunning from SRAM1 \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2.42\nmA93\nµA/MHzCoremark 2.18 84\nDhrystone 2.1 2.40 92Fibonacci 2.40 92\nWhile(1) 2.29 88Range 1\nfHCLK  = 80 MHzReduced code(1)8.63\nmA108\nµA/MHzCoremark 7.76 97\nDhrystone 2.1 8.55 107\nFibonacci 8.56 107\nWhile(1) 8.12 102\nIDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)205\nµA103\nµA/MHzCoremark 188 94\nDhrystone 2.1 222 111\nFibonacci 204 102While(1) 211 106\n1. Reduced code used for characterization results provided in Table 26 , Table 27 , Table 28 .\nSTM32L431xx Electrical characteristics\nDS11453 Rev 3 99/208          \nTable 32. Current consumption in Sleep and Low-power sleep modes, Flash ON \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Sleep)Supply \ncurrent in \nsleep \nmode,fHCLK  = fHSE up \nto 48 MHz included, bypass \nmode  \npll ON above  \n48 MHz all \nperipherals \ndisableRange 226 MHz 0.68 0.69 0.74 0.81 0.95 0.8 0.8 0.9 1.0 1.3\nmA16 MHz 0.46 0.48 0.52 0.59 0.73 0.5 0.6 0.6 0.8 1.1\n8 MHz 0.29 0.30 0.34 0.41 0.55 0.3 0.4 0.4 0.6 0.94 MHz 0.20 0.21 0.25 0.32 0.46 0.2 0.3 0.3 0.5 0.82 MHz 0.16 0.17 0.21 0.28 0.42 0.2 0.2 0.3 0.4 0.71 MHz 0.13 0.15 0.19 0.26 0.40 0.1 0.2 0.3 0.4 0.7\n100 kHz 0.11 0.13 0.17 0.24 0.38 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 2.23 2.25 2.30 2.38 2.54 2.5 2.5 2.6 2.8 3.1\n72 MHz 2.02 2.04 2.10 2.18 2.34 2.2 2.3 2.4 2.5 2.964 MHz 1.82 1.84 1.89 1.98 2.14 2.0 2.1 2.1 2.3 2.6\n48 MHz 1.34 1.36 1.42 1.50 1.66 1.5 1.6 1.7 1.8 2.2\n32 MHz 0.93 0.95 1.01 1.09 1.25 1.1 1.1 1.2 1.4 1.724 MHz 0.73 0.75 0.80 0.88 1.04 0.8 0.9 1.0 1.1 1.416 MHz 0.53 0.55 0.60 0.68 0.84 0.6 0.6 0.7 0.9 1.2\nI\nDD_ALL\n(LPSleep)Supply \ncurrent in \nlow-power \nsleep \nmodefHCLK  = fMSI \nall peripherals disable2 MHz 71.8 80.7 125 200 350 91.1 122.7 191.3 341.5 653.5\nµA1 MHz 45.0 57.3 101 176 325 63.2 95.4 165.4 316.5 628.7\n400 kHz 27.0 40.7 84.6 158 308 43.9 75.8 147.2 297.6 609.2\n100 kHz 22.8 30.9 63.3 113.2 20 7.7 35.2 67.9 140.9 290.8 602.4\n1. Guaranteed by characterization re sults, unless otherwise specified.\nElectrical characteristics STM32L431xx\n100/208 DS11453 Rev 3          \n          Table 33. Current consumption in Low-pow er sleep modes, Flash in power-down \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(LPSleep)Supply current \nin low-power \nsleep modefHCLK  = fMSI \nall peripherals disable2 MHz 58.7 70.7 103.2 153.7 248.5 80 113 180 330 641\nµA1 MHz 39.4 47.2 79.3 129.6 224.8 53 86 154 304 616\n400 kHz 20.8 30.8 62.1 112.5 207.8 35 67 137 286 597\n100 kHz 14.3 23.1 55.1 105.7 201.5 27 58 130 279 590\n1. Guaranteed by characterization re sults, unless otherwise specified.\nTable 34. Current consumption in Stop 2 mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 2)Supply current in \nStop 2 mode,  \nRTC disabled -1.8 V 1 2.54 8.74 19.8 43.4 2.0 5.6 21.1 50.8 116.0\nµA2.4 V 1.02 2.59 8.89 20.2 44.3 2.1 5.8 21.6 52.3 119.6\n3 V 1.06 2.67 9.11 20.7 45.5 2.1 5.9 22.2 53.7 123.2\n3.6 V 1.23 2.88 9.56 21.6 47.3 2.3 6.1 23.0 55.8 127.9\nIDD_ALL\n(Stop 2 with \nRTC)Supply current in \nStop 2 mode,  \nRTC enabled RTC clocked by LSI1.8 V 1.3 2.82 9.02 20.1 43.6 2.5 6.2 21.6 51.3 116.3\nµA2.4 V 1.39 2.95 9.24 20.5 44.6 2.8 6.4 22.3 52.8 120.0\n3 V 1.5 3.11 9.55 21.1 45.8 3.0 6.8 23.0 54.5 123.8\n3.6 V 1.76 3.42 10.1 22.1 47.8 3.3 7.2 24.1 56.7 128.7\nRTC clocked by LSE \nbypassed at 32768 Hz1.8 V 1.36 2.9 9.1 20.1 43.7 - - - - -\n2.4 V 1.48 3.09 9.44 20.8 45 - - - - -\n3 V 1.83 3.67 10.4 22.3 47.3 - - - - -\n3.6 V 3.58 6.17 13.9 26.6 53 - - - - -\nRTC clocked by LSE \nquartz(2)  \nin low drive mode1.8 V 1.28 2.81 9.13 20.8 - - - - - -\n2.4 V 1.39 2.93 9.34 21.3 - - - - - -\n3 V 1.59 3.1 9.64 21.8 - - - - - -\n3.6 V 1.86 3.45 10.2 22.8 - - - - - -\nSTM32L431xx Electrical characteristics\nDS11453 Rev 3 101/208IDD_ALL\n(wakeup from \nStop2)Supply current \nduring wakeup from Stop 2 \nmode Wakeup clock is  \nMSI = 48 MHz,  \nvoltage Range 1.\nSee \n(3).3  V 1 . 8 5 - --------\nmAWakeup clock is  \nMSI = 4 MHz,  \nvoltage Range 2.\nSee (3).3  V 1 . 5 2 - --------\nWakeup clock is  \nHSI16 = 16 MHz,  \nvoltage Range 1.\nSee (3).3  V 1 . 5 4 - --------\n1. Guaranteed based on test during charac terization, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors. \n3. Wakeup with code execution from Flash. Average val ue given for a typical wakeup time as specified in Table 41: Low-power mode wakeup timings .Table 34. Current consumption in Stop 2 mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nElectrical characteristics STM32L431xx\n102/208 DS11453 Rev 3          Table 35. Current consumption in Stop 1 mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 1)Supply \ncurrent in \nStop 1 mode,\nRTC disabled -1.8 V 4.34 12.4 43.6 96.4 2 04 9.3 27.4 98.9 198.7 397.5\nµA2.4 V 4.35 12.5 43.8 97 205 9.4 27.6 99.5 199.0 398.0\n3 V 4.41 12.6 44.1 97.7 207 9.5 27.8 100.3 200.4 400.8\n3.6 V 4.56 12.9 44.8 98.9 2 10 9.7 28.3 101.7 202.1 404.2\nIDD_ALL\n(Stop 1 with \nRTC)Supply \ncurrent in stop \n1 mode,  \nRTC enabledRTC clocked by LSI1.8 V 4.63 12.7 43.9 96.8 2 05 9.9 28.0 99.5 198.9 397.8\nµA2.4 V 4.78 12.8 44.2 97.4 206 10.1 28.3 100.3 199.5 399.0\n3 V 4.93 13 44.6 98.1 207 10.4 28.7 101.2 200.9 401.9\n3.6 V 5.05 13.4 45.3 99.5 210 10.8 29.4 102.8 202.5 405.0\nRTC clocked by LSE \nbypassed, at 32768 Hz1.8 V 4.7 12.8 44 96.9 205 - - - - -\n2.4 V 4.95 13 44.4 97.6 206 - - - - -\n3 V 5.33 13.6 45.4 99.1 209 - - - - -\n3.6 V 6.91 16.1 48.8 103 216 - - - - -\nRTC clocked by LSE quartz(2) \nin low drive mode1.8 V 4.76 12.3 43.7 99.1 - - - - - -\n2.4 V 4.95 12.4 43.8 99.3 - - - - - -\n3 V 5.1 12.6 44.1 99.6 - - - - - -\n3.6 V 5.65 13 44.8 101 - - - - - -\nIDD_ALL\n(wakeup \nfrom Stop1)Supply \ncurrent during wakeup from \nStop 1Wakeup clock MSI = 48 MHz, \nvoltage Range 1.\nSee \n(3).3  V 1 . 1 4 - - -------\nmAWakeup clock MSI = 4 MHz, \nvoltage Range 2.\nSee (3).3  V 1 . 2 2 - - -------\nWakeup clock HSI16 = \n16 MHz, voltage Range 1.\nSee (3).3  V 1 . 2 0 - - -------\n1. Guaranteed based on test during charac terization, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors. \n3. Wakeup with code execution from Flash. Average val ue given for a typical wakeup time as specified in Table 41: Low-power mode wakeup timings .\nSTM32L431xx Electrical characteristics\nDS11453 Rev 3 103/208          Table 36. Current consumption in Stop 0 \nSymbol ParameterConditions TYP MAX(1)\n1. Guaranteed by characterization re sults, unless otherwise specified.Unit\nVDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 0)Supply \ncurrent in \nStop 0 mode,\nRTC disabled 1.8 V 108 119 158 221 347 133 158 244 395 704\nµA2.4 V 110 121 160 223 349 136 161 248 399 710\n3 V 111 123 161 224 352 139 164 251 403 716\n3.6 V 114 125 163 227 355 142 167 254 408 722(2)\n2. Guaranteed by test in production.\nElectrical characteristics STM32L431xx\n104/208 DS11453 Rev 3          Table 37. Current consumption in Standby mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Standby)Supply current \nin Standby \nmode (backup \nregisters retained),  \nRTC disabledno independent watchdog1.8 V 27.7 144 758 2 072 5 425 119 425 2866 7524 20510\nnA2.4 V 50.9 187 892 2 408 6 247 183 564 3383 8778 23768\n3 V 90.2 253 1 090 2 884 7 409 225 681 3912 10071 26976\n3.6 V 253 459 1 474 3 575 8 836 292 877 4638 11659 30758\nwith independent \nwatchdog1.8 V 216 - - - - - - - - -\n2.4 V 342 - - - - - - - - -\n3 V 416 - - - - - - - - -\n3.6 V 551 - - - - - - - - -\nI\nDD_ALL\n(Standby \nwith RTC)Supply current \nin Standby mode (backup \nregisters \nretained),  \nRTC enabledRTC clocked by LSI, no \nindependent watchdog1.8 V 287 407 989 2 230 5 396 585 944 3344 7866 20504\nnA2.4 V 386 526 1 201 2 638 6 274 811 1230 4007 9246 23824\n3 V 513 679 1 478 3 167 7 414 1022 1521 4683 10671 27124\n3.6 V 771 978 1 963 3 992 9 039 1284 1924 5577 1238330954\n(2)\nRTC clocked by LSI, with \nindependent watchdog1.8 V 342 - - - - - - - - -\n2.4 V 521 - - - - - - - - -\n3 V 655 - - - - - - - - -\n3.6 V 865 - - - - - - - - -\nRTC clocked by LSE \nbypassed at 32768Hz1.8 V 142 126 865 2 220 5 650 - - - - -\nnA2.4 V 249 219 1 090 2 660 6 600 - - - - -\n3 V 404 364 1 410 3 260 7 850 - - - - -\n3.6 V 742 670 2 000 4 230 9 700 - - - - -\nRTC clocked by LSE \nquartz (3) in low drive mode1.8 V 281 423 1 046 2 410 5 700 - - - - -\n2.4 V 388 548 1 268 2 847 6 564 - - - - -\n3 V 535 715 1 565 3 420 7 694 - - - - -\n3.6 V 836 1 048 2 081 4 311 9 338 - - - - -\nSTM32L431xx Electrical characteristics\nDS11453 Rev 3 105/208\n          IDD_ALL\n(SRAM2)(4)Supply current \nto be added in \nStandby mode \nwhen SRAM2 is retained-1.8 V 173 349 1 009 2 158 4 542 249 527 1604 3402 6908\nnA2.4 V 174 345 1 015 2 163 4 535 271 589 1623 3438 6924\n3 V 178 350 1 019 2 148 4 419 277 594 1628 3467 6935\n3.6 V 184 352 1 033 2 208 4 610 293 611 1631 3480 6948\nI\nDD_ALL\n(wakeup \nfrom \nStandby)Supply current \nduring wakeup \nfrom Standby \nmode Wakeup clock is  \nMSI = 4 MHz.\nSee (5).3  V 1 . 2 3 - -------- m A\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Guaranteed by test in production.3. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors.\n4. The supply current in Standby with SRAM2 mode is: I\nDD_ALL (Standby) + IDD_ALL (SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IDD_ALL (Standby \n+ RTC) + IDD_ALL (SRAM2).\n5. Wakeup with code execution from Flash. Average val ue given for a typical wakeup time as specified in Table 41: Low-power mode wakeup timings .Table 37. Current consumption in Standby mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nTable 38. Current consumption in Shutdown mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Shutdown)Supply current \nin Shutdown \nmode  \n(backup registers \nretained) RTC \ndisabled-1.8 V 7.82 190 386 1 286 3 854 25.0 255 1721 5052 15543\nnA2.4 V 23 229 485 1 517 4 431 34.9 270 2085 5878 17639\n3 V 44.3 290 634 1 878 5 310 70.1 345 2454 6755 19984\n3.6 V 212 397 977 2 516 6 656 119.1 496 2992 7939 22860\nElectrical characteristics STM32L431xx\n106/208 DS11453 Rev 3\n          IDD_ALL\n(Shutdown \nwith RTC)Supply current \nin Shutdown \nmode  \n(backup registers \nretained) RTC \nenabledRTC clocked by LSE \nbypassed at 32768 Hz1.8 V 63 133 522 1 490 4 270 - - - - -\nnA2.4 V 165 253 710 1 830 4 980 - - - - -\n3 V 316 423 990 2 340 6 050 - - - - -\n3.6 V 649 787 1 530 3 220 7 710 - - - - -\nRTC clocked by LSE \nquartz \n(2) in low drive \nmode1.8 V 203 293 700 1 675 - - - - - -\n2.4 V 303 411 880 2 001 - - - - - -\n3 V 448 567 1 136 2 479 - - - - - -\n3.6 V 744 887 1 609 3 256 - - - - - -\nIDD_ALL\n(wakeup from \nShutdown)Supply current \nduring wakeup \nfrom Shutdown \nmode Wakeup clock is  \nMSI = 4 MHz.\nSee (3).3 V 0.780 - - - - - - - - - mA\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors.\n3. Wakeup with code execution from Flash. Average val ue given for a typical wakeup time as specified in Table 41: Low-power mode wakeup timings .Table 38. Current consumption in Shutdown mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nSTM32L431xx Electrical characteristics\nDS11453 Rev 3 107/208Table 39. Current consumption in VBAT mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VBAT 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_VBAT\n(VBAT)Backup domain \nsupply currentRTC disabled1.8 V 2 12 66 193 540 5 30 165 482 1350\nnA2.4 V 1 12 73 217 600 6 30 182 542 1500\n3 V 5 16 92 266 731 12.5 40 230 665 1928\n3.6 V 6 30 161 459 1 269 15 75 402 1147 3173\nRTC enabled and \nclocked by LSE bypassed at 32768 Hz1.8 V 154 175 247 430 - - - - - -\n2.4 V 228 246 335 542 - - - - - -\n3 V 316 340 459 714 - - - - - -\n3.6 V 419 462 684 1 140 - - - - - -\nRTC enabled and \nclocked by LSE quartz\n(2)1.8 V 256 297 385 558 823 - - - - -\n2.4 V 345 381 477 673 906 - - - - -\n3 V 455 495 603 836 1 085 - - - - -\n3.6 V 591 642 824 1 207 1 733 - - - - -\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors.\nElectrical characteristics STM32L431xx\n108/208 DS11453 Rev 3I/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption\nAll the I/Os used as inputs with pull-up generate current consumption when the pin is \nexternally held low. The value of this curren t consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table  60: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs if an intermediate \nvoltage level is externally app lied. This current consumption is  caused by the input Schmitt \ntrigger circuits used to discriminate the inpu t value. Unless this specific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC input pins which should be \nconfigured as analog inputs.\nCaution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral current consumption measured previously (see \nTable  40: Peripheral current consumption ), the I/Os used by an application also contribute \nto the current consumption. When an I/O pin switches, it uses the current from the I/O \nsupply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load \n(internal or external) connected to the pin:\nwhere\nISW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDDIOx  is the I/O supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT + CS \nCS is the PCB board capacita nce including the pad pin. \nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.ISWVDDIOxfSWC× × =\nDS11453 Rev 3 109/208STM32L431xx Electrical characteristics\n176On-chip peripheral current consumption\nThe current consumption of the on-chip peripherals is given in Table  40. The MCU is placed \nunder the following conditions:\n• All I/O pins are in Analog mode\n• The given value is calculated by measuring the difference of the current consumptions:\n– when the peripheral is clocked on– when the peripheral is clocked off\n• Ambient operating temperature and supply voltage conditions summarized in Table 19: \nVoltage characteristics\n• The power consumption of the digital part of the on-chip peripherals is given in \nTable 40 . The power consumption of the analog part of the peripherals (where \napplicable) is indicated in each related section of the datasheet.\n          Table 40. Peripheral current consumption \nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nAHBBus Matrix(1)3.2 2.9 3.1\nµA/MHzADC independent clock domain 0.4 0.1 0.2\nADC clock domain 2.1 1.9 1.9CRC 0.4 0.2 0.3\nDMA1 1.4 1.3 1.4\nDMA2 1.5 1.3 1.4FLASH 6.2 5.2 5.8\nGPIOA\n(2)1.7 1.4 1.6\nGPIOB(2)) 1.6 1.3 1.6\nGPIOC(2)1.7 1.5 1.6\nGPIOD(2)1.8 1.6 1.7\nGPIOE(2)1.7 1.6 1.6\nGPIOH(2)0.6 0.6 0.5\nQSPI 7.0 5.8 7.3\nRNG independent clock domain 2.2 N/A N/ARNG clock domain 0.5 N/A N/A\nSRAM1 0.8 0.9 0.7\nSRAM2 1.0 0.8 0.8TSC 1.6 1.3 1.3\nAll AHB Peripherals 25.2 21.7 23.6\nAPB1AHB to APB1 bridge\n(3)0.9 0.7 0.9\nCAN1 4.1 3.2 3.9\nDAC1 2.4 1.8 2.2\nElectrical characteristics STM32L431xx\n110/208 DS11453 Rev 3APB1RTCA 1.7 1.1 2.1\nµA/MHzCRS 0.3 0.3 0.6\nI2C1 independent clock domain 3.5 2.8 3.4\nI2C1 clock domain 1.1 0.9 1.0\nI2C2 independent clock domain 3.5 3.0 3.4I2C2 clock domain 1.1 0.7 0.9\nI2C3 independent clock domain 2.9 2.3 2.5\nI2C3 clock domain 0.9 0.4 0.8LPUART1 independent clock \ndomain1.9 1.6 1.8\nLPUART1 clock domain 0.6 0.6 0.6\nLPTIM1 independent clock \ndomain2.9 2.4 2.8\nLPTIM1 clock domain 0.8 0.4 0.7\nLPTIM2 independent clock \ndomain3.1 2.7 3.9\nLPTIM2 clock domain 0.8 0.7 0.8\nOPAMP 0.4 0.2 0.4\nPWR 0.4 0.1 0.4SPI2 1.8 1.6 1.6\nSPI3 1.7 1.3 1.6\nSWPMI1 independent clock \ndomain1.9 1.6 1.9\nSWPMI1 clock domain 0.9 0.7 0.8\nTIM2 6.2 5.0 5.9TIM6 1.0 0.6 0.9\nTIM7 1.0 0.6 0.6\nUSART2 independent clock \ndomain4.1 3.6 3.8\nUSART2 clock domain 1.3 0.9 1.1\nUSART3 independent clock \ndomain4.3 3.5 4.2\nUSART3 clock domain 1.5 1.1 1.3\nWWDG 0.5 0.5 0.5All APB1 on 45.4 35 47.8\nAPB2 AHB to APB2\n(4)1.0 0.9 0.9Table 40. Peripheral current consumption (continued)\nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nDS11453 Rev 3 111/208STM32L431xx Electrical characteristics\n1766.3.6 Wakeup time from low-power modes and voltage scaling  \ntransition times\nThe wakeup times given in Table  41 are the latency between the event and the execution of \nthe first user instruction.\nThe device goes in low-power mode after the WFE (Wait For Event) instruction.\n          APB2FW 0.2 0.2 0.2\nµA/MHzSAI1 independent clock domain 2.3 1.8 1.9\nSAI1 clock domain 2.1 1.8 2.0\nSDMMC1 independent clock \ndomain4.7 3.9 3.9\nSDMMC1 clock domain 2.5 1.9 1.9\nSPI1 1.8 1.6 1.7\nSYSCFG/VREFBUF/COMP 0.6 0.5 0.6TIM1 8.1 6.5 7.6\nTIM15 3.7 3.0 3.4\nTIM16 2.7 2.1 2.6\nUSART1 independent clock \ndomain4.8 4.2 4.6\nUSART1 clock domain 1.5 1.3 1.7\nAll APB2 on 24.2 19.9 22.6\nALL 94.8 76.5 94.0\n1. The BusMatrix is automatica lly active when at least one master is ON (CPU, DMA).\n2. The GPIOx (x= A…H) dynamic current consumption is approxim ately divided by a factor two versus this table values when \nthe GPIO port is locked thanks to LCKK and LCKy bits in the GP IOx_LCKR register. In order to save the full GPIOx current \nconsumption, the GPIOx clock should be disabled in the RCC when all port I/Os ar e used in alternate function or analog \nmode (clock is only required to read or write into GP IO registers, and is not used in AF or analog modes).\n3. The AHB to APB1 Bridge is automatically active  when at least one peripheral is ON on the APB1.\n4. The AHB to APB2 Bridge is automatically active  when at least one peripheral is ON on the APB2.Table 40. Peripheral current consumption (continued)\nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nTable 41. Low-power mode wakeup timings(1) \nSymbol Parameter Conditions Typ Max Unit\ntWUSLEEPWakeup time from Sleep \nmode to Run mode-6 6\nNb of \nCPU\ncycles\ntWULPSLEEPWakeup time from Low-\npower sleep mode to Low-\npower run mode Wakeup in Flash with Flash in power-down \nduring low-power sleep mode (SLEEP_PD=1 in \nFLASH_ACR) and with clock MSI = 2 MHz68 . 3\nElectrical characteristics STM32L431xx\n112/208 DS11453 Rev 3tWUSTOP0Wake up time from Stop 0 \nmode to Run mode in FlashRange 1Wakeup clock MSI = 48 MHz 3.8 5.7\nµsWakeup clock HSI16 = 16 MHz 4.1 6.9\nRange 2Wakeup clock MSI = 24 MHz 4.07 6.2\nWakeup clock HSI16 = 16 MHz 4.1 6.8\nWakeup clock MSI = 4 MHz 8.45 11.8\nWake up time from Stop 0 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 1.5 2.9\nWakeup clock HSI16 = 16 MHz 2.4 2.76\nRange 2Wakeup clock MSI = 24 MHz 2.4 3.48\nWakeup clock HSI16 = 16 MHz 2.4 2.76Wakeup clock MSI = 4 MHz 8.16 10.94\nt\nWUSTOP1Wake up time from Stop 1 \nmode to Run in FlashRange 1Wakeup clock MSI = 48 MHz 6.34 7.86\nµsWakeup clock HSI16 = 16 MHz 6.84 8.23\nRange 2Wakeup clock MSI = 24 MHz 6.74 8.1\nWakeup clock HSI16 = 16 MHz 6.89 8.21Wakeup clock MSI = 4 MHz 10.47 12.1\nWake up time from Stop 1 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 4.7 5.97\nWakeup clock HSI16 = 16 MHz 5.9 6.92\nRange 2Wakeup clock MSI = 24 MHz 5.4 6.51\nWakeup clock HSI16 = 16 MHz 5.9 6.92\nWakeup clock MSI = 4 MHz 11.1 12.2\nWake up time from Stop 1 \nmode to Low-power run \nmode in FlashRegulator in \nlow-power mode (LPR=1 \nin PWR_CR1)Wakeup clock MSI = 2 MHz16.4 17.73\nWake up time from Stop 1 \nmode to Low-power run \nmode in SRAM117.3 18.82Table 41. Low-power mode wakeup timings(1) (continued)\nSymbol Parameter Conditions Typ Max Unit\nDS11453 Rev 3 113/208STM32L431xx Electrical characteristics\n176          \n          tWUSTOP2Wake up time from Stop 2 \nmode to Run mode in FlashRange 1Wakeup clock MSI = 48 MHz 8.02 9.24\nµsWakeup clock HSI16 = 16 MHz 7.66 8.95\nRange 2Wakeup clock MSI = 24 MHz 8.5 9.54\nWakeup clock HSI16 = 16 MHz 7.75 8.95\nWakeup clock MSI = 4 MHz 12.06 13.16\nWake up time from Stop 2 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 5.45 6.79\nWakeup clock HSI16 = 16 MHz 6.9 7.98\nRange 2Wakeup clock MSI = 24 MHz 6.3 7.36\nWakeup clock HSI16 = 16 MHz 6.9 7.9Wakeup clock MSI = 4 MHz 13.1 13.31\nt\nWUSTBYWakeup time from Standby \nmode to Run mode Range 1Wakeup clock MSI = 8 MHz 12.2 18.35\nµs\nWakeup clock MSI = 4 MHz 19.14 25.8\ntWUSTBY\nSRAM2Wakeup time from Standby \nwith SRAM2 to Run modeRange 1Wakeup clock MSI = 8 MHz 12.1 18.3\nµs\nWakeup clock MSI = 4 MHz 19.2 25.87\ntWUSHDNWakeup time from \nShutdown mode to Run \nmode Range 1 Wakeup clock MSI = 4 MHz 261.5 315.7 µs\n1. Guaranteed by characterization results.Table 41. Low-power mode wakeup timings(1) (continued)\nSymbol Parameter Conditions Typ Max Unit\nTable 42. Regulator modes transition times(1) \nSymbol Parameter Conditions Typ Max Unit\ntWULPRUNWakeup time from Low-power run mode to \nRun mode(2) Code run with MSI 2 MHz 5 7\nµs\ntVOSTRegulator transition time from Range 2 to \nRange 1 or Range 1 to Range 2(3) Code run with MSI 24 MHz 20 40\n1. Guaranteed by characterization results.\n2. Time until REGLPF flag is cleared in PWR_SR2.\n3. Time until VOSF flag is cleared in PWR_SR2.\nTable 43. Wakeup time using USART/LPUART(1) \nSymbol Parameter Conditions Typ Max Unit\ntWUUSART\ntWULPUARTWakeup time needed to calculate the \nmaximum USART/LPUART baudrate \nallowing to wakeup up from stop mode \nwhen USART/LPUART clock source is HSI16Stop 0 mode - 1.7\nµsStop 1 mode and Stop 2 \nmode-8 . 5\n1. Guaranteed by design.\nElectrical characteristics STM32L431xx\n114/208 DS11453 Rev 36.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscilla tor is switched off and the in put pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  21: High-speed external clock \nsource AC timing diagram .\n          \nFigure 21. High-speed external clock source AC timing diagramTable 44. High-speed external user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_ext User external clock source frequencyVoltage scaling \nRange 1-8 4 8\nMHz\nVoltage scaling \nRange 2-8 2 6\nVHSEH OSC_IN input pin high level voltage - 0.7 VDDIOx -VDDIOxV\nVHSEL OSC_IN input pin low level voltage - VSS - 0.3 VDDIOx\ntw(HSEH)\ntw(HSEL)OSC_IN high or low timeVoltage scaling \nRange 17- -\nns\nVoltage scaling \nRange 218 - -\n1. Guaranteed by design.\nMS19214V2VHSEH\ntf(HSE)90%\n10%\nTHSEttr(HSE)VHSELtw(HSEH)\ntw(HSEL)\nDS11453 Rev 3 115/208STM32L431xx Electrical characteristics\n176Low-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switched  off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  22.\n          \nFigure 22. Low-speed external cl ock source AC timing diagramTable 45. Low-speed external user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_ext User external clock source frequency - - 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage - 0.7 VDDIOx -VDDIOxV\nVLSEL OSC32_IN input pin low level voltage - VSS -0 . 3  VDDIOx\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time - 250 - - ns\n1. Guaranteed by design.\nMS19215V2VLSEH\ntf(LSE)90%\n10%\nTLSEttr(LSE)VLSELtw(LSEH)\ntw(LSEL)\nElectrical characteristics STM32L431xx\n116/208 DS11453 Rev 3High-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 48 MHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are base d on design \nsimulation results obtained  with typical external components specified in Table  46. In the \napplication, the resonator and the load capacito rs have to be placed as  close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufa cturer for more details on the resonator characteristics \n(frequency, package, accuracy).\n          \nFor CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 20  pF range (typ.), designed for high-freque ncy applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  23). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.Table 46. HSE oscillator characteristics(1) \n1. Guaranteed by design.Symbol Parameter Conditions(2)\n2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 8 48 MHz\nRF Feedback resistor - - 200 - k Ω \nIDD(HSE) HSE current consumptionDuring startup(3)\n3. This consumption level occurs  during the first 2/3 of the tSU(HSE) startup time -- 5 . 5\nmAVDD = 3 V, \nRm = 30 Ω, \nCL = 10 pF@8 MHz-0 . 4 4-\nVDD = 3 V, \nRm = 45 Ω, \nCL = 10 pF@8 MHz-0 . 4 5-\nVDD = 3 V, \nRm = 30 Ω, \nCL = 5 pF@48 MHz-0 . 6 8-\nVDD = 3 V, \nRm = 30 Ω,\nCL = 10 pF@48 MHz-0 . 9 4-\nVDD = 3 V, \nRm = 30 Ω, \nCL = 20 pF@48 MHz-1 . 7 7-\nGm Maximum critical crystal \ntransconductanceStartup - - 1.5 mA/V\ntSU(HSE)(4)\n4. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal res onator and it can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms\nDS11453 Rev 3 117/208STM32L431xx Electrical characteristics\n176Note: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 23. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator \noscillator. All the info rmation given in this paragraph ar e based on design simulation results \nobtained with typical external components specified in Table  47. In the application, the \nresonator and the load capacitors  have to be placed as close as possible to the oscillator \npins in order to minimize output distortion a nd startup stabilization time . Refer to the crystal \nresonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).\n          MS19876V1(1)OSC_IN\nOSC_OUTRFBias \ncontrolled \ngainfHSE\nREXT8 MHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nTable 47. LSE oscillator characteristics (fLSE = 32.768 kHz)(1) \nSymbol Parameter Conditions(2)Min Typ Max Unit\nIDD(LSE) LSE current consumptionLSEDRV[1:0] = 00  \nLow drive capability-2 5 0-\nnALSEDRV[1:0] = 01  \nMedium low drive capability-3 1 5-\nLSEDRV[1:0] = 10  \nMedium high drive capability-5 0 0-\nLSEDRV[1:0] = 11  \nHigh drive capability-6 3 0-\nGmcritmaxMaximum critical crystal \ngmLSEDRV[1:0] = 00  \nLow drive capability-- 0 . 5\nµA/VLSEDRV[1:0] = 01  \nMedium low drive capability- - 0.75\nLSEDRV[1:0] = 10  \nMedium high drive capability-- 1 . 7\nLSEDRV[1:0] = 11  \nHigh drive capability-- 2 . 7\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\nElectrical characteristics STM32L431xx\n118/208 DS11453 Rev 3Note: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 24. Typical application with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.1. Guaranteed by design.\n2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n3.  tSU(LSE)  is the startup time measured from the moment it is enab led (by software) to a stabiliz ed 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it  can vary significantly with the crystal manufacturer\nMS30253V2OSC32_IN\nOSC32_OUTDrive \nprogrammable \namplifierfLSE\n32.768 kHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nDS11453 Rev 3 119/208STM32L431xx Electrical characteristics\n1766.3.8 Internal clock source characteristics\nThe parameters given in Table  48 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  22: General operating \nconditions . The provided curves are characterization results, not tested in production.\nHigh-speed internal (HSI16) RC oscillator\n          Table 48. HSI16 oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI16 HSI16 Frequency VDD=3.0 V, TA=30 °C 15.88 - 16.08 MHz\nTRIM HSI16 user trimming stepTrimming code is not a \nmultiple of 640.2 0.3 0.4\n%\nTrimming code is a \nmultiple of 64-4 -6 -8\nDuCy(HSI16)(2)Duty Cycle - 45 - 55 %\n∆Temp(HSI16)HSI16 oscillator frequency \ndrift over temperatureTA= 0 to 85 °C -1 - 1 %\nTA= -40 to 125 °C -2 - 1.5 %\n∆VDD(HSI16)HSI16 oscillator frequency \ndrift over VDDVDD=1.62 V to 3.6 V -0.1 - 0.05 %\ntsu(HSI16)(2) HSI16 oscillator start-up \ntime-- 0 . 8 1 . 2 μs\ntstab(HSI16)(2) HSI16 oscillator \nstabilization time-- 3 5 μs\nIDD(HSI16)(2) HSI16 oscillator power \nconsumption- - 155 190 μA\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\nElectrical characteristics STM32L431xx\n120/208 DS11453 Rev 3Figure 25. HSI16 frequency versus temperature\nMSv39299V115.615.715.815.91616.116.216.316.4MHz\nmin mean max+1%\n-1%+2%\n-2%+1.5%\n-1.5%\n-40 -20 0 20 40 60 80 100 120 °C\nDS11453 Rev 3 121/208STM32L431xx Electrical characteristics\n176Multi-speed internal (MSI) RC oscillator\n          Table 49. MSI oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfMSIMSI frequency \nafter factory \ncalibration, done at V\nDD=3 V and \nTA=30 °CMSI modeRange 0 98.7 100 101.3\nkHzRange 1 197.4 200 202.6\nRange 2 394.8 400 405.2Range 3 789.6 800 810.4\nRange 4 0.987 1 1.013\nMHzRange 5 1.974 2 2.026\nRange 6 3.948 4 4.052\nRange 7 7.896 8 8.104\nRange 8 15.79 16 16.21\nRange 9 23.69 24 24.31\nRange 10 31.58 32 32.42Range 11 47.38 48 48.62\nPLL mode  \nXTAL=  \n32.768 kHzRange 0 - 98.304 -\nkHzRange 1 - 196.608 -\nRange 2 - 393.216 -\nRange 3 - 786.432 -\nRange 4 - 1.016 -\nMHzRange 5 - 1.999 -\nRange 6 - 3.998 -\nRange 7 - 7.995 -Range 8 - 15.991 -\nRange 9 - 23.986 -\nRange 10 - 32.014 -Range 11 - 48.005 -\n∆\nTEMP (MSI)(2)MSI oscillator \nfrequency drift over temperatureMSI modeT\nA= -0 to 85 °C -3.5 - 3\n%\nTA= -40 to 125 °C -8 - 6\nElectrical characteristics STM32L431xx\n122/208 DS11453 Rev 3∆VDD(MSI)(2)MSI oscillator \nfrequency drift \nover VDD \n(reference is 3 V)MSI modeRange 0 to 3VDD=1.62 V \nto 3.6 V-1.2 -\n0.5\n%VDD=2.4 V \nto 3.6 V-0.5 -\nRange 4 to 7VDD=1.62 V \nto 3.6 V-2.5 -\n0.7\nVDD=2.4 V \nto 3.6 V-0.8 -\nRange 8 to 11VDD=1.62 V \nto 3.6 V-5 -\n1\nVDD=2.4 V \nto 3.6 V-1.6 -\n∆FSAMPLING\n(MSI)(2)(4)Frequency \nvariation in \nsampling mode(3)MSI modeTA= -40 to 85 °C - 1 2\n%\nTA= -40 to 125 °C - 2 4\nCC jitter(MSI)(4)RMS cycle-to-\ncycle jitterPLL mode Range 11 - - 60 - ps\nP jitter(MSI)(4)RMS Period jitter PLL mode Range 11 - - 50 - ps\ntSU(MSI)(4) MSI oscillator \nstart-up timeRange 0 - - 10 20\nusRange 1 - - 5 10\nRange 2 - - 4 8\nRange 3 - - 3 7Range 4 to 7 - - 3 6\nRange 8 to 11 - - 2.5 6\nt\nSTAB(MSI)(4) MSI oscillator \nstabilization timePLL mode  \nRange 1110 % of final \nfrequency- - 0.25 0.5\nms5 % of final \nfrequency-- 0 . 5 1 . 2 5\n1 % of final \nfrequency-- - 2 . 5Table 49. MSI oscillator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11453 Rev 3 123/208STM32L431xx Electrical characteristics\n176Figure 26. Typical current consumption versus MSI frequencyIDD(MSI)(4)MSI oscillator \npower consumptionMSI and  \nPLL modeRange 0 - - 0.6 1\nµARange 1 - - 0.8 1.2\nRange 2 - - 1.2 1.7\nRange 3 - - 1.9 2.5\nRange 4 - - 4.7 6Range 5 - - 6.5 9\nRange 6 - - 11 15\nRange 7 - - 18.5 25Range 8 - - 62 80\nRange 9 - - 85 110\nRange 10 - - 110 130\nRange 11 - - 155 190\n1. Guaranteed by characterization results.\n2. This is a deviation for an individual part once the init ial frequency has been measured.\n3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.\n4. Guaranteed by design.Table 49. MSI oscillator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\n\nElectrical characteristics STM32L431xx\n124/208 DS11453 Rev 3High-speed internal 48 MHz (HSI48) RC oscillator\n          Table 50. HSI48 oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI48 HSI48 Frequency VDD=3.0V, TA=30°C - 48 - MHz\nTRIM HSI48 user trimming step - - 0.11(2)0.18(2)%\nUSER TRIM \nCOVERAGEHSI48 user trimming coverage ±32 steps ±3(3)±3.5(3)-%\nDuCy(HSI48) Duty Cycle - 45(2)-5 5(2)%\nACCHSI48_RELAccuracy of the HSI48 oscillator \nover temperature (factory \ncalibrated)VDD = 3.0 V to 3.6 V,  \nTA = –15 to 85 °C-- ± 3(3)\n%\nVDD = 1.65 V to 3.6 V,  \nTA = –40 to 125 °C-- ± 4 . 5(3)\nDVDD(HSI48)HSI48 oscillator frequency drift \nwith VDDVDD = 3 V to 3.6 V - 0.025(3)0.05(3)\n%\nVDD = 1.65 V to 3.6 V - 0.05(3)0.1(3)\ntsu(HSI48) HSI48 oscillator start-up time - - 2.5(2)6(2)μs\nIDD(HSI48)HSI48 oscillator power \nconsumption-- 3 4 0(2)380(2)μA\nNT jitterNext transition jitter  \nAccumulated jitter on 28 cycles(4) -- + / - 0 . 1 5(2)-n s\nPT jitterPaired transition jitter  \nAccumulated jitter on 56 cycles(4) -- + / - 0 . 2 5(2)-n s\n1. VDD = 3 V, TA = –40 to 125°C unless otherwise specified.\n2. Guaranteed by design.\n3. Guaranteed by characterization results.\n4. Jitter measurement are performed without  clock source activated in parallel.\nDS11453 Rev 3 125/208STM32L431xx Electrical characteristics\n176Figure 27. HSI48 frequency versus temperature\nLow-speed internal (LSI) RC oscillator\n          \n6.3.9 PLL characteristics\nThe parameters given in Table  52 are derived from tests performed under temperature and \nVDD supply voltage conditions summarized in Table  22: General operating conditions .\n          MSv40989V1-6-4-20246\n-50 -30 -10 10 30 50 70 90 110 130\nAvg min max°C%\nTable 51. LSI oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSI LSI FrequencyVDD = 3.0 V, TA = 30 °C 31.04 - 32.96\nkHz\nVDD = 1.62 to 3.6 V, TA = -40 to 125 °C 29.5 - 34\ntSU(LSI)(2) LSI oscillator start-\nup time-- 8 0 1 3 0 μs\ntSTAB(LSI)(2)LSI oscillator \nstabilization time 5% of final frequency - 125 180 μs\nIDD(LSI)(2) LSI oscillator power \nconsumption-- 1 1 0 1 8 0 n A\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\nTable 52. PLL, PLLSAI1 characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_INPLL input clock(2)-4 - 1 6 M H z\nPLL input clock duty cycle - 45 - 55 %\nElectrical characteristics STM32L431xx\n126/208 DS11453 Rev 3fPLL_P_OUT PLL multiplier output clock PVoltage scaling Range 1 3.0968 - 80\nMHz\nVoltage scaling Range 2 3.0968 - 26\nfPLL_Q_OUT PLL multiplier output clock QVoltage scaling Range 1 12 - 80\nMHz\nVoltage scaling Range 2 12 - 26\nfPLL_R_OUT PLL multiplier output clock RVoltage scaling Range 1 12 - 80\nMHz\nVoltage scaling Range 2 12 - 26\nfVCO_OUT PLL VCO outputVoltage scaling Range 1 96 - 344\nMHz\nVoltage scaling Range 2 96 - 128\ntLOCK PLL lock time - - 15 40 μs\nJitterRMS cycle-to-cycle jitter\nSystem clock 80 MHz-4 0 -\n±ps\nRMS period jitter - 30 -\nIDD(PLL)PLL power consumption on \nVDD(1)VCO freq = 96 MHz - 200 260\nμA VCO freq = 192 MHz - 300 380\nVCO freq = 344 MHz - 520 650\n1. Guaranteed by design.\n2. Take care of using the appropriate division factor M to obtain the specified PLL input clock va lues. The M factor is shared \nbetween the 2 PLLs.Table 52. PLL, PLLSAI1 characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11453 Rev 3 127/208STM32L431xx Electrical characteristics\n1766.3.10 Flash memory characteristics\n          \n          Table 53. Flash memory characteristics(1) \n1. Guaranteed by design.Symbol Parameter  Conditions Typ Max Unit\ntprog 64-bit programming time - 81.69 90.76 µs\ntprog_rowone row (32 double \nword) programming timenormal programming 2.61 2.90\nmsfast programming 1.91 2.12\ntprog_pageone page (2 Kbyte) \nprogramming timenormal programming 20.91 23.24\nfast programming 15.29 16.98\ntERASE Page (2 KB) erase time - 22.02 24.47\ntprog_bankone bank (512 Kbyte) \nprogramming timenormal programming 5.35 5.95\ns\nfast programming 3.91 4.35\ntMEMass erase time  \n(one or two banks)- 22.13 24.59 ms\nIDDAverage consumption \nfrom VDDWrite mode 3.4 -\nmAErase mode 3.4 -\nMaximum current (peak)Write mode 7 (for 2 μs) -\nErase mode 7 (for 41 μs) -\nTable 54. Flash memory endurance and data retention \nSymbol Parameter  Conditions Min(1)\n1. Guaranteed by characterization results.Unit\nNEND Endurance TA = –40 to +105 °C 10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears1 kcycle(2) at TA = 105 °C 15\n1 kcycle(2) at TA = 125 °C 7\n10 kcycles(2) at TA = 55 °C 30\n10 kcycles(2) at TA = 85 °C 15\n10 kcycles(2) at TA = 105 °C 10\nElectrical characteristics STM32L431xx\n128/208 DS11453 Rev 36.3.11 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  55. They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.\nSoftware recommendations\nThe software flowchart must include the management of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)Table 55. EMS characteristics \nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 80 MHz,  \nconforming to IEC 61000-4-23B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 80 MHz,  \nconforming to IEC 61000-4-45A\nDS11453 Rev 3 129/208STM32L431xx Electrical characteristics\n176Prequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC\n 61967-2 standard which specifies the test board and the pin loading.\n          \n6.3.12 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the ANSI/JEDEC standard.\n           Table 56. EMI characteristics \nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. \n[fHSE/fHCLK ]Unit\n8  MHz/ 80 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25 °C,  \nLQFP100 package  \ncompliant with IEC \n61967-20.1 MHz to 30 MHz -8\ndBµV30 MHz to 130 MHz 2\n130 MHz to 1 GHz 51 GHz to 2 GHz 8\nEMI Level 2.5 -\nTable 57. ESD absolute maximum ratings \nSymbol Ratings Conditions ClassMaximum \nvalue(1)\n1. Guaranteed by characterization results.Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body model)TA = +25 °C, conforming \nto ANSI/ESDA/JEDEC \nJS-0012 2000\nV\nVESD(CDM)Electrostatic discharge \nvoltage (charge device \nmodel)TA = +25 °C,  \nconforming to ANSI/ESD \nSTM5.3.1C3 250\nElectrical characteristics STM32L431xx\n130/208 DS11453 Rev 3Static latch-up\nTwo complementary static tests are required  on six parts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin.\n• A current injection is applied to each input, output and configurable I/O pin.\nThese tests are compliant with EI A/JESD 78A IC latch-up standard.\n          \n6.3.13 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDDIOx  (for standard, 3.3 V-capable I/O pi ns) should be avoided during normal \nproduct operation. However, in order to gi ve an indication of the robustness of the \nmicrocontroller in cases when abnormal injection a ccidentally happens, susceptibility tests \nare performed on a sample basis during device characterization.\nFunctional susceptibility to I/O current injection\nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5\n µA/+0  µA range) or other functional failure (for example reset occurrence or \noscillator freque ncy deviation).\nThe characterization results are given in Table  59.\nNegative induced leakage current is caused by negative injection and positive induced \nleakage current is caused by positive injection.\n          Table 58. Electrical sensitivities \nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II\nTable 59. I/O current injection susceptibility(1) \n1. Guaranteed by characterization results.Symbol DescriptionFunctional \nsusceptibility\nUnit\nNegative \ninjectionPositive \ninjection\nIINJInjected current on all pins  except PA4, PA5, PE8, PE9, \nPE10, PE11, PE12-5 N/A(2)\n2. Injection is not possible.mAInjected current on PE8,  PE9, PE10, PE11, PE12 -0 N/A(2)\nInjected current on PA4, PA5 pins -5 0\nDS11453 Rev 3 131/208STM32L431xx Electrical characteristics\n1766.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  60 are derived from tests \nperformed under the conditions summarized in Table  22: General operating conditions . All \nI/Os are designed as CMOS- and TTL-compliant.\n          Table 60. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(1)I/O input low level \nvoltage1.62 V<VDDIOx <3.6 V - - 0.3xVDDIOx (2)\nVI/O input low level \nvoltage1.62 V<VDDIOx <3.6 V - - 0.39xVDDIOx -0.06 (3)\nI/O input low level \nvoltage1.08 V<VDDIOx <1.62 V - - 0.43xVDDIOx -0.1 (3)\nVIH(1)I/O input high level \nvoltage1.62 V<VDDIOx <3.6 V 0.7xVDDIOx (2)--\nVI/O input high level \nvoltage1.62 V<VDDIOx <3.6 V 0.49xVDDIOX +0.26 (3)--\nI/O input high level \nvoltage1.08 V<VDDIOx <1.62 V 0.61xVDDIOX +0.05 (3)--\nVhys(3)TT_xx, FT_xxx and \nNRST I/O input \nhysteresis1.62 V<VDDIOx <3.6 V - 200 - mV\nIlkg(4)FT_xx input leakage \ncurrent(3)(5)VIN ≤ \nMax(VDDXXX )(6)(7) -- ± 1 0 0\nnAMax(VDDXXX ) ≤ VIN ≤ \nMax(VDDXXX )+1 V(6)(7) - - 650\nMax(VDDXXX )+1 V < \nVIN ≤ 5.5 V(6)(7) - - 200\nPA11, PA12, and \nPC3 I/OsVIN ≤ \nMax(VDDXXX )(6)(7) -- ± 1 5 0\nMax(VDDXXX ) ≤ VIN ≤ \nMax(VDDXXX )+1 V(6)(7) - - 2500(3)\nMax(VDDXXX )+1 V < \nVIN ≤ 5.5 V(6)(7) - - 250\nTT_xx input leakage \ncurrentVIN ≤ Max(VDDXXX )(6)-- ± 1 5 0\nMax(VDDXXX ) ≤ VIN < \n3.6 V(6) - - 2000(3)\nRPUWeak pull-up \nequivalent resistor (8)VIN = VSS 25 40 55 k Ω\nRPDWeak pull-down \nequivalent resistor(8)VIN = VDDIOx 25 40 55 k Ω\nCIO I/O pin capacitance - - 5 - pF\nElectrical characteristics STM32L431xx\n132/208 DS11453 Rev 3All I/Os are CMOS- and TTL-compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in \nFigure  28 for standard I/Os, and in Figure  28 for \n5 V tolerant I/Os.\nFigure 28. I/O input characteristics\nOutput driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to ±8  mA, and sink or \nsource up to ± 20  mA (with a relaxed VOL/VOH).1. Refer to Figure 28: I/O input characteristics .\n2. Tested in production.3. Guaranteed by design.4. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula:  \nI\nTotal_Ileak_max = 10 µA + [number of IOs where VIN is applied on the pad] ₓ Ilkg(Max).\n5. All FT_xx GPIOs except PA11, PA12 and PC3 I/Os.6. Max(V\nDDXXX ) is the maximum value of all the I/O supplies.\n7. To sustain a voltage higher than Min(VDD, VDDA) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.\n8. Pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable PMOS/NMOS. This \nPMOS/NMOS contribution to the series  resistance is minimal (~10% order).\nMSv37613V1\nTested in production CMOS requirement Vih min = 0.7xVDDIOx\nBased on simulation Vih min = 0.61xVDDIOx+0.05 for 1.08<VDDIOx<1.62 or 0.49xVDDIOx+0.26 for VDDIOx>1.62\nBased on simulation Vil max =0.43xVDDIOx-0.1 for 1.08<VDDIOx<1.62 or  0.39xVDDIOx-0.06 for VDDIOx>1.62\nTested in production CMOS requirement Vil max = 0.3xVddTTL requirement Vih min = 2V\nTTL requirement Vil max = 0.8V\nDS11453 Rev 3 133/208STM32L431xx Electrical characteristics\n176In the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section  6.2:\n• The sum of the currents sourced by all the I/Os on VDDIOx, plus the maximum \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nΣIVDD (see Table 19: Voltage characteristics ).\n• The sum of the currents sunk by all the I/Os on VSS, plus the maximum consumption of \nthe MCU sunk on VSS, cannot exceed the absolute maximum rating ΣIVSS (see \nTable 19: Voltage characteristics ). \nOutput voltage levels\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  22: General operating conditions . All I/Os are CMOS- and TTL-compliant (FT OR TT \nunless otherwise specified).\n          \nInput/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  29 and \nTable  62, respectively.Table 61. Output voltage characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nVOL Output low level voltage for an I/O pin CMOS port(2)  \n|IIO| = 8 mA  \nVDDIOx  ≥ 2.7 V-0 . 4\nVVOH Output high level voltage for an I/O pin VDDIOx -0.4 -\nVOL(3)Output low level voltage for an I/O pin TTL port(2)  \n|IIO| = 8 mA  \nVDDIOx  ≥ 2.7 V-0 . 4\nVOH(3)Output high level voltage for an I/O pin 2.4 -\nVOL(3)Output low level voltage for an I/O pin|IIO| = 20 mA  \nVDDIOx  ≥ 2.7 V-1 . 3\nVOH(3)Output high level voltage for an I/O pin VDDIOx -1.3 -\nVOL(3)Output low level voltage for an I/O pin|IIO| = 4 mA  \nVDDIOx  ≥ 1.62 V-0 . 4 5\nVOH(3)Output high level voltage for an I/O pin VDDIOx -0.45 -\nVOL(3)Output low level voltage for an I/O pin|IIO| = 2 mA  \n1.62 V ≥ VDDIOx  ≥ 1.08 V-0 . 3 5 ₓVDDIOx\nVOH(3)Output high level voltage for an I/O pin 0.65 ₓVDDIOx -\nVOLFM+(3)Output low level voltage for an FT I/O \npin in FM+ mode (FT I/O with "f" option)|I\nIO| = 20 mA  \nVDDIOx  ≥ 2.7 V-0 . 4\n|IIO| = 10 mA  \nVDDIOx  ≥ 1.62 V-0 . 4\n|IIO| = 2 mA  \n1.62 V ≥ VDDIOx  ≥ 1.08 V-0 . 4\n1. The IIO current sourced or sunk by the device must alwa ys respect the absolute maxi mum rating specified in Table 19: \nVoltage characteristics , and the sum of the currents sourced or sunk by all the I/O s (I/O ports and control pins) must always \nrespect the absolute maximum ratings ΣIIO.\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.3. Guaranteed by design.\nElectrical characteristics STM32L431xx\n134/208 DS11453 Rev 3Unless otherwise specified, th e parameters given are derived from tests performed under \nthe ambient temperature and supply voltage conditions summarized in Table  22: General \noperating conditions .\n          Table 62. I/O AC characteristics(1)(2) \nSpeed Symbol Parameter Conditions Min Max Unit\n00Fmax Maximum frequencyC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 5\nMHzC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 1\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 0.1\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 10\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 1.5\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 0.1\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 25\nnsC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 52\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 140\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 17\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 37\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 110\n01Fmax Maximum frequencyC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 25\nMHzC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 10\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 1\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 50\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 15\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 1\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 9\nnsC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 16\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 40\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 4.5\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 9\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 21\nDS11453 Rev 3 135/208STM32L431xx Electrical characteristics\n17610Fmax Maximum frequencyC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 50\nMHzC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 25\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 5\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 100(3)\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 37.5\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 5\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 5.8\nnsC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 11\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 28\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 2.5\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 5\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 12\n11Fmax Maximum frequencyC=30 pF, 2.7 V ≤VDDIOx≤3.6 V - 120(3)\nMHzC=30 pF, 1.62 V ≤VDDIOx≤2.7 V - 50\nC=30 pF, 1.08 V ≤VDDIOx≤1.62 V - 10\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 180(3)\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 75\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 10\nTr/Tf Output rise and fall timeC=30 pF, 2.7 V ≤VDDIOx≤3.6 V - 3.3\nns C=30 pF, 1.62 V ≤VDDIOx≤2.7 V - 6\nC=30 pF, 1.08 V ≤VDDIOx≤1.62 V - 16\nFm+Fmax Maximum frequency\nC=50 pF, 1.6 V ≤VDDIOx≤3.6 V-1 M H z\nTf Output fall time(4)-5 n s\n1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is conf igured in the SYSCFG_CFGR1 register. \nRefer to the RM0394 reference manual for a descr iption of GPIO Port configuration register.\n2. Guaranteed by design.\n3. This value represents the I/O capability but the maximum system  frequency is limited to 80 MHz.\n4. The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.Table 62. I/O AC characteristics(1)(2) (continued)\nSpeed Symbol Parameter Conditions Min Max Unit\nElectrical characteristics STM32L431xx\n136/208 DS11453 Rev 3Figure 29. I/O AC characteristics definition(1)\n1. Refer to Table 62: I/O AC characteristics .\n6.3.15 NRST pin characteristics\nThe NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-\nup resistor, RPU.\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  22: General operating conditions .\n          MS32132V2T10%50%90% 10%\n50%\n90%\nMaximum frequency is achieved if (t  + t  (≤ 2/3)T and if the duty cycle is (45-55%)\nwhen loaded by the specified capacitance.rfr(IO)outtf(IO)outt\nTable 63. NRST pin characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)NRST input low level \nvoltage-- - 0 . 3 ₓVDDIOx\nV\nVIH(NRST)NRST input high level \nvoltage-0 . 7 ₓVDDIOx --\nVhys(NRST)NRST Schmitt trigger \nvoltage hysteresis -- 2 0 0 - m V\nRPUWeak pull-up \nequivalent resistor(2) VIN = VSS 25 40 55 k Ω\nVF(NRST) NRST input filtered \npulse-- - 7 0 n s\nVNF(NRST)NRST input not filtered \npulse1.71 V ≤ VDD ≤ 3.6 V 350 - - ns\n1.  Guaranteed by design.\n2. The pull-up is designed with a true re sistance in series with a switchable PMOS . This PMOS contribution to the series \nresistance is minimal (~10% order) .\nDS11453 Rev 3 137/208STM32L431xx Electrical characteristics\n176Figure 30. Recommended NRST pin protection \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 63: NRST pin characteristics . Otherwise the reset will not be taken into account by the device.\n3. The external capacitor on NRST must be placed as close as pos sible to the device.\n6.3.16 Extended interrupt and event cont roller input (EXTI) characteristics \nThe pulse on the interrupt input must have a minimal length in order to guarantee that it is \ndetected by the event controller.\n          \n6.3.17 Analog switches booster\n          MS19878V3RPUVDD\nInternal resetExternal\nreset circuit(1)\nNRST(2)\nFilter\n0.1 μF\nTable 64. EXTI Input Characteristics(1)\n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nPLECPulse length to event \ncontroller-2 0 - - n s\nTable 65. Analog switches booster characteristics(1) \n1. Guaranteed by design.Symbol Parameter Min Typ Max Unit\nVDD Supply voltage 1.62 - 3.6 V\ntSU(BOOST) Booster startup time - - 240 µs\nIDD(BOOST)Booster consumption for\n1.62 V  ≤ VDD ≤ 2.0 V-- 2 5 0\nµABooster consumption for\n2.0 V  ≤ VDD ≤ 2.7 V-- 5 0 0\nBooster consumption for\n2.7 V  ≤ VDD ≤ 3.6 V-- 9 0 0\nElectrical characteristics STM32L431xx\n138/208 DS11453 Rev 36.3.18 Analog-to-Digital converter characteristics\nUnless otherwise specified,  the parameters given in Table  66 are preliminary values derived \nfrom tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage \nconditions su mmarized in Table  22: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          Table 66. ADC characteristics(1) (2) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 1.62 - 3.6 V\nVREF+ Positive reference voltageVDDA ≥ 2 V 2 - VDDA V\nVDDA < 2 V VDDA V\nVREF-Negative reference \nvoltage-VSSA V\nfADC ADC clock frequencyRange 1 0.14 - 80\nMHz\nRange 2 0.14 - 26\nfsSampling rate for FAST \nchannelsResolution = 12 bits - - 5.33\nMspsResolution = 10 bits - - 6.15\nResolution = 8 bits - - 7.27\nResolution = 6 bits - - 8.88\nSampling rate for SLOW \nchannelsResolution = 12 bits - - 4.21\nResolution = 10 bits - - 4.71\nResolution = 8 bits - - 5.33Resolution = 6 bits - - 6.15\nf\nTRIG External trigger frequencyfADC = 80 MHz  \nResolution = 12 bits- - 5.33 MHz\nResolution = 12 bits - - 15 1/fADC\nVCMIN Input common mode Differential mode(VREF++\nVREF-)/2 \n- 0.18(VREF++\nVREF-)/2 (VREF++\nVREF-)/2 \n+ 0.18V\nVAIN (3) Conversion voltage \nrange(2)-0 - VREF+ V\nRAIN External input impedance - - - 50 k Ω\nCADCInternal sample and hold \ncapacitor-- 5 - p F\ntSTAB Power-up time - 1conversion \ncycle\ntCAL Calibration timefADC = 80 MHz 1.45 µs\n-1 1 6 1 / fADC\nDS11453 Rev 3 139/208STM32L431xx Electrical characteristics\n176The maximum value of RAIN can be found in Table  67: Maximum ADC RAIN .\n          tLATRTrigger conversion \nlatency Regular and \ninjected channels without conversion abortCKMODE = 00 1.5 2 2.5\n1/f\nADCCKMODE = 01 - - 2.0\nCKMODE = 10 - - 2.25CKMODE = 11 - - 2.125\nt\nLATRINJTrigger conversion \nlatency Injected channels aborting a regular \nconversion CKMODE = 00 2.5 3 3.5\n1/f\nADCCKMODE = 01 - - 3.0\nCKMODE = 10 - - 3.25\nCKMODE = 11 - - 3.125\nts Sampling timefADC = 80 MHz 0.03125 - 8.00625 µs\n- 2.5 - 640.5 1/fADC\ntADCVREG_STUPADC voltage regulator \nstart-up time-- - 2 0 µs\ntCONVTotal conversion time  \n(including sampling time)fADC = 80 MHz  \nResolution = 12 bits0.1875 - 8.1625 µs\nResolution = 12 bitsts + 12.5 cycles for \nsuccessive approximation\n= 15 to 6531/fADC\nIDDA(ADC)ADC consumption from \nthe VDDA supplyfs = 5 Msps - 730 830\nµA fs = 1 Msps - 160 220\nfs = 10 ksps - 16 50\nIDDV_S (ADC)ADC consumption from \nthe VREF+ single ended \nmodefs = 5 Msps - 130 160\nµA fs = 1 Msps - 30 40\nfs = 10 ksps - 0.6 2\nIDDV_D (ADC)ADC consumption from \nthe VREF+ differential \nmodefs = 5 Msps - 260 310\nµA fs = 1 Msps - 60 70\nfs = 10 ksps - 1.3 3\n1. Guaranteed by design\n2. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.\n3.VREF+  can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package.  \nRefer to Section 4: Pinouts and pin description  for further details.Table 66. ADC characteristics(1) (2) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L431xx\n140/208 DS11453 Rev 3Table 67. Maximum ADC RAIN(1)(2) \nResolutionSampling cycle \n@80 MHzSampling time [ns] \n@80 MHzRAIN max (Ω)\nFast channels(3) Slow channels(4)\n12 bits2.5 31.25 100 N/A\n6.5 81.25 330 100\n12.5 156.25 680 47024.5 306.25 1500 1200\n47.5 593.75 2200 1800\n92.5 1156.25 4700 3900\n247.5 3093.75 12000 10000\n640.5 8006.75 39000 33000\n10 bits2.5 31.25 120 N/A\n6.5 81.25 390 180\n12.5 156.25 820 56024.5 306.25 1500 1200\n47.5 593.75 2200 1800\n92.5 1156.25 5600 4700\n247.5 3093.75 12000 10000\n640.5 8006.75 47000 39000\n8 bits2.5 31.25 180 N/A\n6.5 81.25 470 270\n12.5 156.25 1000 680\n24.5 306.25 1800 150047.5 593.75 2700 2200\n92.5 1156.25 6800 5600\n247.5 3093.75 15000 12000640.5 8006.75 50000 50000\n6 bits2.5 31.25 220 N/A\n6.5 81.25 560 330\n12.5 156.25 1200 1000\n24.5 306.25 2700 2200\n47.5 593.75 3900 330092.5 1156.25 8200 6800\n247.5 3093.75 18000 15000\n640.5 8006.75 50000 50000\n1. Guaranteed by design.\nDS11453 Rev 3 141/208STM32L431xx Electrical characteristics\n1762. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.\n3. Fast channels are: PC0, PC1, PC2, PC3, PA0, PA1.4. Slow channels are: all ADC i nputs except the fast channels.\nElectrical characteristics STM32L431xx\n142/208 DS11453 Rev 3          Table 68. ADC accuracy - limited test conditions 1(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\nV\nDDA = VREF+ = 3 V,\nTA = 25 °CSingle \nendedFast channel (max speed) - 4 5\nLSBSlow channel (max speed) - 4 5\nDifferentialFast channel (max speed) - 3.5 4.5\nSlow channel (max speed) - 3.5 4.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 1 2.5\nSlow channel (max speed) - 1 2.5\nDifferentialFast channel (max speed) - 1.5 2.5\nSlow channel (max speed) - 1.5 2.5\nEG Gain errorSingle \nendedFast channel (max speed) - 2.5 4.5\nSlow channel (max speed) - 2.5 4.5\nDifferentialFast channel (max speed) - 2.5 3.5\nSlow channel (max speed) - 2.5 3.5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.5 2.5\nSlow channel (max speed) - 1.5 2.5\nDifferentialFast channel (max speed) - 1 2\nSlow channel (max speed) - 1 2\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10.4 10.5 -\nbitsSlow channel (max speed) 10.4 10.5 -\nDifferentialFast channel (max speed) 10.8 10.9 -\nSlow channel (max speed) 10.8 10.9 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 64.4 65 -\ndBSlow channel (max speed) 64.4 65 -\nDifferentialFast channel (max speed) 66.8 67.4 -\nSlow channel (max speed) 66.8 67.4 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nDifferentialFast channel (max speed) 67 68 -\nSlow channel (max speed) 67 68 -\nDS11453 Rev 3 143/208STM32L431xx Electrical characteristics\n176THDTotal \nharmonic \ndistortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\nVDDA = VREF+ = 3 V,\nTA = 25 °CSingle \nendedFast channel (max speed) - -74 -73\ndBSlow channel (max speed) - -74 -73\nDifferentialFast channel (max speed) - -79 -76\nSlow channel (max speed) - -79 -76\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The I/O analog switch voltage booster is enable when V\nDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 68. ADC accuracy - limited test conditions 1(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nElectrical characteristics STM32L431xx\n144/208 DS11453 Rev 3          Table 69. ADC accuracy - limited test conditions 2(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n2 V ≤ V\nDDASingle \nendedFast channel (max speed) - 4 6.5\nLSBSlow channel (max speed) - 4 6.5\nDifferentialFast channel (max speed) - 3.5 5.5\nSlow channel (max speed) - 3.5 5.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 1 4.5\nSlow channel (max speed) - 1 5\nDifferentialFast channel (max speed) - 1.5 3\nSlow channel (max speed) - 1.5 3\nEG Gain errorSingle \nendedFast channel (max speed) - 2.5 6\nSlow channel (max speed) - 2.5 6\nDifferentialFast channel (max speed) - 2.5 3.5\nSlow channel (max speed) - 2.5 3.5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.5 3.5\nSlow channel (max speed) - 1.5 3.5\nDifferentialFast channel (max speed) - 1 3\nSlow channel (max speed) - 1 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10 10.5 -\nbitsSlow channel (max speed) 10 10.5 -\nDifferentialFast channel (max speed) 10.7 10.9 -\nSlow channel (max speed) 10.7 10.9 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 62 65 -\ndBSlow channel (max speed) 62 65 -\nDifferentialFast channel (max speed) 66 67.4 -\nSlow channel (max speed) 66 67.4 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 64 66 -\nSlow channel (max speed) 64 66 -\nDifferentialFast channel (max speed) 66.5 68 -\nSlow channel (max speed) 66.5 68 -\nDS11453 Rev 3 145/208STM32L431xx Electrical characteristics\n176THDTotal \nharmonic \ndistortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n2 V ≤ VDDASingle \nendedFast channel (max speed) - -74 -65\ndBSlow channel (max speed) - -74 -67\nDifferentialFast channel (max speed) - -79 -70\nSlow channel (max speed) - -79 -71\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The I/O analog switch voltage booster is enable when V\nDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 69. ADC accuracy - limited test conditions 2(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nElectrical characteristics STM32L431xx\n146/208 DS11453 Rev 3          Table 70. ADC accuracy - limited test conditions 3(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 1Single \nendedFast channel (max speed) - 5.5 7.5\nLSBSlow channel (max speed) - 4.5 6.5\nDifferentialFast channel (max speed) - 4.5 7.5\nSlow channel (max speed) - 4.5 5.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 2 5\nSlow channel (max speed) - 2.5 5\nDifferentialFast channel (max speed) - 2 3.5\nSlow channel (max speed) - 2.5 3\nEG Gain errorSingle \nendedFast channel (max speed) - 4.5 7\nSlow channel (max speed) - 3.5 6\nDifferentialFast channel (max speed) - 3.5 4\nSlow channel (max speed) - 3.5 5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.2 1.5\nSlow channel (max speed) - 1.2 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 3 3.5\nSlow channel (max speed) - 2.5 3.5\nDifferentialFast channel (max speed) - 2 2.5\nSlow channel (max speed) - 2 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10 10.4 -\nbitsSlow channel (max speed) 10 10.4 -\nDifferentialFast channel (max speed) 10.6 10.7 -\nSlow channel (max speed) 10.6 10.7 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 62 64 -\ndBSlow channel (max speed) 62 64 -\nDifferentialFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 63 65 -\nSlow channel (max speed) 63 65 -\nDifferentialFast channel (max speed) 66 67 -\nSlow channel (max speed) 66 67 -\nDS11453 Rev 3 147/208STM32L431xx Electrical characteristics\n176THDTotal \nharmonic distortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 1Single \nendedFast channel (max speed) - -69 -67\ndBSlow channel (max speed) - -71 -67\nDifferentialFast channel (max speed) - -72 -71\nSlow channel (max speed) - -72 -71\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.\n3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 70. ADC accuracy - limited test conditions 3(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nElectrical characteristics STM32L431xx\n148/208 DS11453 Rev 3          Table 71. ADC accuracy - limited test conditions 4(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n26 MHz,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 2Single \nendedFast channel (max speed) - 5 5.4\nLSBSlow channel (max speed) - 4 5\nDifferentialFast channel (max speed) - 4 5\nSlow channel (max speed) - 3.5 4.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 2 4\nSlow channel (max speed) - 2 4\nDifferentialFast channel (max speed) - 2 3.5\nSlow channel (max speed) - 2 3.5\nEG Gain errorSingle \nendedFast channel (max speed) - 4 4.5\nSlow channel (max speed) - 4 4.5\nDifferentialFast channel (max speed) - 3 4\nSlow channel (max speed) - 3 4\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 2.5 3\nSlow channel (max speed) - 2.5 3\nDifferentialFast channel (max speed) - 2 2.5\nSlow channel (max speed) - 2 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10.2 10.5 -\nbitsSlow channel (max speed) 10.2 10.5 -\nDifferentialFast channel (max speed) 10.6 10.7 -\nSlow channel (max speed) 10.6 10.7 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 63 65 -\ndBSlow channel (max speed) 63 65 -\nDifferentialFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 64 65 -\nSlow channel (max speed) 64 65 -\nDifferentialFast channel (max speed) 66 67 -\nSlow channel (max speed) 66 67 -\nDS11453 Rev 3 149/208STM32L431xx Electrical characteristics\n176Figure 31. ADC accuracy characteristicsTHDTotal \nharmonic \ndistortionADC clock frequency ≤ \n26 MHz,\n1.65 V ≤ VDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 2Single \nendedFast channel (max speed) - -71 -69\ndBSlow channel (max speed) - -71 -69\nDifferentialFast channel (max speed) - -73 -72\nSlow channel (max speed) - -73 -72\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The I/O analog switch voltage booster is enable when V\nDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 71. ADC accuracy - limited test conditions 4(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nET = total unajusted error : maximum deviation \n    between the actual and ideal transfer curves.\nEO = offset error : maximum deviation \n    between the first actual transition and \n    the first ideal one.E\nG = gain error : deviation between the last \n     ideal transition and the last actual one.\nED = differential linearity error : maximum \n    deviation between actual steps and the ideal ones.\nEL = integral linearity error : maximum deviation \n    between any actual transition and the end point \n    correlation line.(1) Example of an actual transfer curve\n(2) The ideal transfer curve\n(3) End point correlation line4095\n4094\n4093\n7\n6\n5\n4\n3\n2\n1\n023 4 56 1 7 4093 4094 4095 4096 VDDAVSSA\nEOET\nELEG\nED\n1 LSB IDEAL(1)(3)(2)\nMS19880V2\nElectrical characteristics STM32L431xx\n150/208 DS11453 Rev 3Figure 32. Typical connection diagram using the ADC\n1. Refer to Table 66: ADC characteristics  for the values of RAIN and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (refer to Table 60: I/O static characteristics  for the value of the pad capacitance). A high \nCparasitic  value will downgrade conversion a ccuracy. To remedy this, fADC should be reduced.\n3. Refer to Table 60: I/O static characteristics  for the values of Ilkg.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  18: Power supply \nscheme . The 10  nF capacitor should be ceramic (good quality) and it should be placed as \nclose as possible to the chip.MS33900V5Sample and hold ADC converter\n12-bit \nconverter\nCparasitic(2)Ilkg (3) VT CADCVDDA\nRAIN(1)\nVAINVT\nAINxRADC\nDS11453 Rev 3 151/208STM32L431xx Electrical characteristics\n1766.3.19 Digital-to-Analog converter characteristics\n          Table 72. DAC characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDAAnalog supply voltage for \nDAC ONDAC output buffer OFF (no resistive \nload on DAC1_OUTx pin or internal connection)1.71 -\n3.6 \nVOther modes 1.80 -\nV\nREF+ Positive reference voltageDAC output buffer OFF (no resistive \nload on DAC1_OUTx pin or internal \nconnection)1.71 -\nVDDA\nOther modes 1.80 -\nVREF-Negative reference \nvoltage-VSSA\nRL Resistive loadDAC output \nbuffer ONconnected to VSSA 5- -\nkΩ\nconnected to VDDA 25 - -\nRO Output Impedance DAC output buffer OFF 9.6 11.7 13.8 k Ω\nRBONOutput impedance sample \nand hold mode, output \nbuffer ONVDD = 2.7 V - - 2\nkΩ\nVDD = 2.0 V - - 3.5\nRBOFFOutput impedance sample \nand hold mode, output \nbuffer OFFVDD = 2.7 V - - 16.5\nkΩ\nVDD = 2.0 V - - 18.0\nCLCapacitive loadDAC output buffer ON - - 50 pF\nCSH Sample and hold mode - 0.1 1 µF\nVDAC_OUTVoltage on DAC1_OUTx \noutputDAC output buffer ON 0.2 -VREF+ \n– 0.2 V\nDAC output buffer OFF 0 - VREF+\ntSETTLINGSettling time (full scale: for \na 12-bit code transition \nbetween the lowest and \nthe highest input codes when DAC1_OUTx \nreaches final value \n±0.5LSB, ±1 LSB, ±2 LSB, ±4 LSB, ±8 LSB)Normal mode  \nDAC output buffer ON  \nCL ≤ 50 pF,  \nRL ≥ 5 kΩ±0.5 LSB - 1.7 3\nµs±1 LSB - 1.6 2.9\n±2 LSB - 1.55 2.85\n±4 LSB - 1.48 2.8\n±8 LSB - 1.4 2.75\nNormal mode DAC output buffer \nOFF, ±1LSB, CL = 10 pF-22 . 5\nt\nWAKEUP(2)Wakeup time from off state \n(setting the ENx bit in the \nDAC Control register) until \nfinal value ±1 LSBNormal mode DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-4 . 27 . 5\nµs\nNormal mode DAC output buffer \nOFF, CL ≤ 10 pF-2 5\nPSRR VDDA supply rejection ratioNormal mode DAC output buffer ON  \nCL ≤ 50 pF, RL = 5 k Ω, DC-- 8 0- 2 8 d B\nElectrical characteristics STM32L431xx\n152/208 DS11453 Rev 3TW_to_WMinimal time between two \nconsecutive writes into the \nDAC_DORx register to guarantee a correct \nDAC1_OUTx for a small \nvariation of the input code (1 LSB)  \nDAC_MCR:MODEx[2:0] = \n000 or 001  \nDAC_MCR:MODEx[2:0] = \n010 or 011 \n \n  \n \n  \n \nCL ≤ 50 pF, RL ≥ 5 kΩ \n \nCL ≤ 10 pF1\n1.4-- µ s\nt\nSAMPSampling time in sample \nand hold mode (code \ntransition between the \nlowest input code and the \nhighest input code when \nDAC1_OUTx reaches final value ±1LSB)DAC1_OUTx \npin connectedDAC output buffer \nON, C\nSH = 100 nF-0 . 73 . 5\nms\nDAC output buffer \nOFF, CSH = 100 nF-1 0 . 5 1 8\nDAC1_OUTx \npin not connected \n(internal \nconnection only)DAC output buffer \nOFF-23 . 5 µ s\n I\nleak Output leakage currentSample and hold mode,  \nDAC1_OUTx pin connected---(3)nA\nCIintInternal sample and hold \ncapacitor- 5.2 7 8.8 pF\ntTRIMMiddle code offset trim \ntimeDAC output buffer ON 50 - - µs\nVoffsetMiddle code offset for 1 \ntrim code stepVREF+ = 3.6 V - 1500 -\nµV\nVREF+ = 1.8 V - 750 -\nIDDA(DAC)DAC consumption from \nVDDADAC output buffer ONNo load, middle \ncode (0x800)- 315 500\nµANo load, worst code \n(0xF1C)- 450 670\nDAC output \nbuffer OFFNo load, middle \ncode (0x800)--0 . 2\nSample and hold mode, C\nSH = \n100 nF-315 ₓ \nTon/(Ton\n+Toff)\n(4)670 ₓ\nTon/(Ton\n+Toff)\n(4)Table 72. DAC characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11453 Rev 3 153/208STM32L431xx Electrical characteristics\n176Figure 33. 12-bit buffered / non-buffered DAC\n1. The DAC integrates an output buffer that can be used to r educe the output impedance and to dr ive external loads directly \nwithout the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the \nDAC_CR register.IDDV(DAC)DAC consumption from \nVREF+DAC output \nbuffer ONNo load, middle \ncode (0x800)- 185 240\nµANo load, worst code \n(0xF1C)- 340 400\nDAC output \nbuffer OFFNo load, middle \ncode (0x800)- 155 205\nSample and hold mode, buffer ON, \nCSH = 100 nF, worst case-185 ₓ\nTon/(Ton\n+Toff)\n(4)400 ₓ\nTon/(Ton\n+Toff)\n(4)\nSample and hold mode, buffer OFF, C\nSH = 100 nF, worst case-155 ₓ\nTon/(Ton\n+Toff)\n(4)205 ₓ\nTon/(Ton\n+Toff)\n(4)\n1. Guaranteed by design.\n2. In buffered mode, the output can overshoot above the final  value for low input code (starting from min value).\n3. Refer to Table 60: I/O static characteristics .\n4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0394 reference manual for more details.Table 72. DAC characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\n(1)Buffer\n12-bit\ndigital to \nanalog\nconverterBuffered/non-buffered DAC\nDACx_OUTRLOAD\nCLOAD\nai17157d\nElectrical characteristics STM32L431xx\n154/208 DS11453 Rev 3          .Table 73. DAC accuracy(1) \nSymbol Parameter Conditions Min Typ Max Unit\nDNLDifferential non \nlinearity (2)DAC output buffer ON - - ±2\nLSBDAC output buffer OFF - - ±2\n- monotonicity 10 bits guaranteed\nINLIntegral non \nlinearity(3)DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 4\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 4\nOffsetOffset error at \ncode 0x800(3)DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩVREF+ = 3.6 V - - ±12\nVREF+ = 1.8 V - - ±25\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 8\nOffset1Offset error at \ncode 0x001(4)DAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 5\nOffsetCalOffset Error at \ncode 0x800 \nafter calibrationDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩVREF+ = 3.6 V - - ±5\nVREF+ = 1.8 V - - ±7\nGain Gain error(5)DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 0 . 5\n%\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 0 . 5\nTUETotal \nunadjusted \nerrorDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 3 0\nLSB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 1 2\nTUECalTotal \nunadjusted \nerror after calibrationDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 2 3 L S B\nSNRSignal-to-noise \nratioDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ \n1 kHz, BW 500 kHz-7 1 . 2-\ndB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz  \nBW 500 kHz-7 1 . 6-\nTHDTotal harmonic \ndistortionDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz-- 7 8-\ndB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz-- 7 9-\nDS11453 Rev 3 155/208STM32L431xx Electrical characteristics\n176SINADSignal-to-noise \nand distortion \nratioDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz-7 0 . 4-\ndB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz-7 1-\nENOBEffective \nnumber of bitsDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz-1 1 . 4-\nbits\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz-1 1 . 5-\n1. Guaranteed by design.\n2. Difference between two consecutive codes - 1 LSB.3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.4. Difference between the value measured at Code (0x001) and the ideal value.\n5. Difference between ideal slope of the transfer functi on and measured slope computed from code 0x000 and 0xFFF when \nbuffer is OFF, and from code giving 0.2 V and (V\nREF+ – 0.2) V when buffer is ON.Table 73. DAC accuracy(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L431xx\n156/208 DS11453 Rev 36.3.20 Voltage referenc e buffer characteristics\n          Table 74. VREFBUF characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDAAnalog supply \nvoltage Normal modeVRS = 0 2.4 - 3.6\nVVRS = 1 2.8 - 3.6\nDegraded mode(2)VRS = 0 1.65 - 2.4\nVRS = 1 1.65 - 2.8\nVREFBUF_\nOUTVoltage \nreference output Normal modeV\nRS = 0 2.046(3)2.048 2.049(3)\nVRS = 1 2.498(3)2.5 2.502(3)\nDegraded mode(2)VRS = 0 VDDA-150 mV - VDDA\nVRS = 1 VDDA-150 mV - VDDA\nTRIMTrim step \nresolution-- - ± 0 . 0 5 ± 0 . 1 %\nCL Load capacitor - - 0.5 1 1.5 µF\nesrEquivalent \nSerial Resistor of Cload-- - - 2 Ω\nI\nloadStatic load \ncurrent-- - - 4 m A\nIline_reg Line regulation 2.8 V ≤ VDDA ≤ 3.6 VIload = 500 µA - 200 1000\nppm/V\nIload = 4 mA - 100 500\nIload_regLoad \nregulation500 μA ≤ Iload ≤4 mA Normal mode - 50 500 ppm/mA\nTCoeffTemperature \ncoefficient-40 °C < TJ < +125 °C - -Tcoeff_\nvrefint + \n50ppm/ °C\n0 °C < TJ < +50 °C - -Tcoeff_\nvrefint  + \n50\nPSRRPower supply \nrejectionDC 40 60 -\ndB\n100 kHz 25 40 -\ntSTART Start-up timeCL = 0.5 µF(4)- 300 350\nµs CL = 1.1 µF(4)- 500 650\nCL = 1.5 µF(4)- 650 800\nIINRUSHControl of \nmaximum DC \ncurrent drive on VREFBUF_  \nOUT during \nstart-up phase \n(5)-- - 8 - m A\nDS11453 Rev 3 157/208STM32L431xx Electrical characteristics\n176IDDA(VREF\nBUF)VREFBUF \nconsumption \nfrom VDDA Iload = 0 µA - 16 25\nµA Iload = 500 µA - 18 30\nIload = 4 mA - 35 50\n1. Guaranteed by design, unl ess otherwise specified.\n2. In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (VDDA - \ndrop voltage).\n3. Guaranteed by test in production.\n4. The capacitive load must include a 100 nF capacit or in order to cut-off the high frequency noise.\n5. To correctly control the VREFBUF inrush cu rrent during start-up phase and scaling change, the VDDA voltage should be in \nthe range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for VRS = 0 and VRS = 1.Table 74. VREFBUF characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L431xx\n158/208 DS11453 Rev 36.3.21 Comparator characteristics\n          Table 75. COMP characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 1.62 - 3.6\nV VINComparator input voltage \nrange-0 - VDDA\nVBG(2)Scaler input voltage - VREFINT\nVSC Scaler offset voltage - - ±5 ±10 mV\nIDDA(SCALER)Scaler static consumption \nfrom VDDABRG_EN=0 (bridge disable) - 200 300 nA\nBRG_EN=1 (bridge enable) - 0.8 1 µA\ntSTART_SCALER Scaler startup time - - 100 200 µs\ntSTARTComparator startup time to \nreach propagation delay \nspecificationHigh-speed \nmodeVDDA ≥ 2.7 V - - 5\nµsVDDA < 2.7 V - - 7\nMedium modeVDDA ≥ 2.7 V - - 15\nVDDA < 2.7 V - - 25\nUltra-low-power mode - - 40\ntD(3) Propagation delay with \n100 mV overdriveHigh-speed \nmodeVDDA ≥ 2.7 V - 55 80\nns\nVDDA < 2.7 V - 65 100\nMedium mode - 0.55 0.9\nµs\nUltra-low-power mode - 4 7\nVoffset Comparator offset errorFull common \nmode range-- ± 5 ± 2 0 m V\nVhys Comparator hysteresisNo hysteresis - 0 -\nmVLow hysteresis - 8 -\nMedium hysteresis - 15 -High hysteresis - 27 -\nDS11453 Rev 3 159/208STM32L431xx Electrical characteristics\n1766.3.22 Operational ampl ifiers characteristics\n          IDDA(COMP)Comparator consumption \nfrom VDDA Ultra-low-\npower modeStatic - 400 600\nnA With 50 kHz \n±100 mV overdrive square signal-1 2 0 0-\nMedium modeStatic - 5 7\nµAWith 50 kHz \n±100 mV overdrive \nsquare signal-6-\nHigh-speed \nmodeStatic - 70 100\nWith 50 kHz \n±100 mV overdrive \nsquare signal-7 5-\nIbiasComparator input bias \ncurrent-- - -(4)nA\n1. Guaranteed by design, unless otherwise specified.\n2. Refer to Table 25: Embedded internal voltage reference .\n3. Guaranteed by characterization results.4. Mostly I/O leakage when used in analog mode. Refer to I\nlkg parameter in Table 60: I/O static characteristics .Table 75. COMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 76.  OPAMP characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDAAnalog supply \nvoltage(2) -1 . 8 - 3 . 6 V\nCMIRCommon mode \ninput range-0 - VDDA V\nVIOFFSETInput offset \nvoltage25 °C, No Load on output. - - ±1.5\nmV\nAll voltage/Temp. - - ±3\n∆VIOFFSETInput offset \nvoltage driftNormal mode - ±5 -\nμV/°C\nLow-power mode - ±10 -\nTRIMOFFSETP\nTRIMLPOFFSETPOffset trim step \nat low common \ninput voltage \n(0.1 ₓ VDDA)-- 0 . 8 1 . 1\nmV\nTRIMOFFSETN\nTRIMLPOFFSETNOffset trim step \nat high common \ninput voltage (0.9 ₓ V\nDDA)-- 1 1 . 3 5\nElectrical characteristics STM32L431xx\n160/208 DS11453 Rev 3ILOAD Drive currentNormal mode\nVDDA ≥ 2 V- - 500\nµALow-power mode - - 100\nILOAD_PGADrive current in \nPGA modeNormal mode\nVDDA ≥ 2 V- - 450\nLow-power mode - - 50\nRLOADResistive load  \n(connected to VSSA or to \nVDDA)Normal mode\nV\nDDA < 2 V4--\nkΩLow-power mode 20 - -\nRLOAD_PGAResistive load \nin PGA mode  \n(connected to \nVSSA or to \nVDDA)Normal mode\nVDDA < 2 V4.5 - -\nLow-power mode 40 - -\nCLOAD Capacitive load - - - 50 pF\nCMRRCommon mode \nrejection ratioNormal mode - -85 -\ndB\nLow-power mode - -90 -\nPSRRPower supply \nrejection ratioNormal modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 4 kΩ DC70 85 -\ndB\nLow-power modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 20 kΩ DC72 90 -\nGBWGain Bandwidth \nProductNormal modeVDDA ≥ 2.4 V  \n(OPA_RANGE = 1)550 1600 2200\nkHzLow-power mode 100 420 600\nNormal modeVDDA < 2.4 V  \n(OPA_RANGE = 0)250 700 950\nLow-power mode 40 180 280\nSR(3)Slew rate  \n(from 10 and \n90% of output voltage)Normal mode\nV\nDDA ≥ 2.4 V-7 0 0-\nV/msLow-power mode - 180 -\nNormal mode\nVDDA < 2.4 V-3 0 0-\nLow-power mode - 80 -\nAO Open loop gainNormal mode 55 110 -\ndB\nLow-power mode 45 110 -\nVOHSAT(3) High saturation \nvoltageNormal mode\nIload = max or Rload = \nmin Input at VDDA.VDDA -\n100--\nmVLow-power modeVDDA -\n50--\nVOLSAT(3) Low saturation \nvoltageNormal modeIload = max or Rload = \nmin Input at 0.- - 100\nLow-power mode - - 50\nφm Phase marginNormal mode - 74 -\n°\nLow-power mode - 66 -Table 76.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11453 Rev 3 161/208STM32L431xx Electrical characteristics\n176GM Gain marginNormal mode - 13 -\ndB\nLow-power mode - 20 -\ntWAKEUPWake up time \nfrom OFF state.Normal modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 4 kΩ \nfollower \nconfiguration-5 1 0\nµs\nLow-power modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 20 kΩ \nfollower configuration-1 0 3 0\nI\nbiasOPAMP input \nbias currentGeneral purpose input - - -(4)nA\nPGA gain(3) Non inverting \ngain value--2-\n--4-\n-8-\n-1 6-\nRnetworkR2/R1 internal \nresistance \nvalues in PGA \nmode(5)PGA Gain = 2 - 80/80 -\nkΩ/kΩPGA Gain = 4 -120/\n40-\nPGA Gain = 8 -140/\n20-\nPGA Gain = 16 -150/\n10-\nDelta RResistance \nvariation (R1 or \nR2)-- 1 5 - 1 5 %\nPGA gain error PGA gain error - -1 - 1 %\nPGA BWPGA bandwidth \nfor different non \ninverting gainGain = 2 - -GBW/\n2-\nMHzGain = 4 - -GBW/\n4-\nGain = 8 - -GBW/\n8-\nGain = 16 - -GBW/\n16-Table 76.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L431xx\n162/208 DS11453 Rev 36.3.23 Temperature sensor characteristics\n          enVoltage noise \ndensityNormal modeat 1 kHz, Output \nloaded with 4 k Ω-5 0 0-\nnV/√HzLow-power modeat 1 kHz, Output \nloaded with 20 k Ω-6 0 0-\nNormal modeat 10 kHz, Output \nloaded with 4 k Ω-1 8 0-\nLow-power modeat 10 kHz, Output \nloaded with 20 k Ω-2 9 0-\nIDDA(OPAMP)(3)OPAMP \nconsumption \nfrom VDDA Normal modeno Load, quiescent \nmode- 120 260\nµA\nLow-power mode - 45 100\n1. Guaranteed by design, unless otherwise specified.\n2. The temperature range is limited to 0 °C-125 °C when VDDA is below 2 V \n3. Guaranteed by characterization results.4. Mostly I/O leakage, when used in analog mode. Refer to I\nlkg parameter in Table 60: I/O static characteristics .\n5. R2 is the internal resistance between OPAMP output and OP AMP inverting input. R1 is the internal resistance between \nOPAMP inverting input and ground. The PGA gain =1+R2/R1Table 76.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 77. TS characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)VTS linearity with temperature - ±1 ±2 °C\nAvg_Slope(2)Average slope 2.3 2.5 2.7 mV/°C\nV30 Voltage at 30°C (±5 °C)(3)0.742 0.76 0.785 V\ntSTART\n(TS_BUF)(1) Sensor Buffer Start-up time in continuous mode(4)-8 1 5 µ s\ntSTART(1)Start-up time when entering in continuous mode(4)-7 0 1 2 0 µ s\ntS_temp(1)ADC sampling time when reading the temperature 5 - - µs\nIDD(TS)(1) Temperature sensor consumption from VDD, when \nselected by ADC-4 . 77µ A\n1. Guaranteed by design.\n2. Guaranteed by characterization results.3. Measured at V\nDDA = 3.0 V ±10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 8: \nTemperature sensor calibration values .\n4.  Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.\nDS11453 Rev 3 163/208STM32L431xx Electrical characteristics\n1766.3.24 VBAT monitoring characteristics\n          \n          \n6.3.25 Timer characteristics\nThe parameters given in the following tables are guaranteed by design.\nRefer to Section  6.3.14: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, in put capture, external  clock, PWM output).\n          Table 78. VBAT monitoring characteristics \nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -3 9-k Ω\nQR a t i o  o n  VBAT measurement - 3 - -\nEr(1)\n1. Guaranteed by design.Error on Q -10 - 10 %\ntS_vbat(1)ADC sampling time when reading the VBAT 12 - - µs\nTable 79. VBAT charging characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nRBCBattery \ncharging \nresistor VBRS = 0 - 5 -\nkΩ\nVBRS = 1 - 1.5 -\nTable 80. TIMx(1) characteristics \n1. TIMx, is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time-1 - tTIMxCLK\nfTIMxCLK  = 80 MHz 12.5 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4-0 fTIMxCLK /2 MHz\nfTIMxCLK  = 80 MHz 0 40 MHz\nResTIM Timer resolutionTIMx (except \nTIM2)-1 6\nbit\nTIM2 - 32\ntCOUNTER16-bit counter clock \nperiod- 1 65536 tTIMxCLK\nfTIMxCLK  = 80 MHz 0.0125 819.2 µs\ntMAX_COUNTMaximum possible count \nwith 32-bit counter- - 65536 × 65536 tTIMxCLK\nfTIMxCLK  = 80 MHz - 53.68 s\nElectrical characteristics STM32L431xx\n164/208 DS11453 Rev 3          \n          \n6.3.26 Communication interfaces characteristics\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm): with a bit rate up to 100 kbit/s \n• Fast-mode (Fm): with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s. \nThe I2C timings requirements are guaranteed by design when the I2C peripheral is properly \nconfigured (refer to RM0394 reference manual).\nThe SDA and SCL I/O requirements are met with the following restrictions: the SDA and \nSCL I/O pins are not “true” open-drain. Wh en configured as open-drain, the PMOS \nconnected between the I/O pin and VDDIOx  is disabled, but is still pr esent. Only FT_f I/O pins \nsupport Fm+ low level output current maximum requirement. Refer to Section  6.3.14: I/O \nport characteristics  for the I2C I/Os  characteristics.\nAll I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog \nfilter characteristics: Table 81. IWDG min/max timeout period at 32 kHz (LSI)(1) \n1. The exact timings still depend on the phasing of the APB in terface clock versus the LSI clock so that there \nis always a full RC period of uncertainty.Prescaler divider PR[2:0] bitsMin timeout RL[11:0]= \n0x000Max timeout RL[11:0]= \n0xFFFUnit\n/4 0 0.125 512\nms/8 1 0.250 1024\n/16 2 0.500 2048\n/32 3 1.0 4096/64 4 2.0 8192\n/128 5 4.0 16384\n/256 6 or 7 8.0 32768\nTable 82. WWDG min/max timeout value at 80 MHz (PCLK) \nPrescaler WDGTB Min timeout value Max timeout value Unit\n1 0 0.0512 3.2768\nms2 1 0.1024 6.5536\n4 2 0.2048 13.10728 3 0.4096 26.2144\nDS11453 Rev 3 165/208STM32L431xx Electrical characteristics\n176          Table 83. I2C analog filter characteristics(1) \n1. Guaranteed by design.Symbol Paramete rM i n M a x U n i t\ntAFMaximum pulse width of spikes \nthat are suppressed by the analog filter50\n(2)\n2. Spikes with widths below tAF(min) are filtered.260(3)\n3. Spikes with widths above tAF(max)  are not filteredns\nElectrical characteristics STM32L431xx\n166/208 DS11453 Rev 3SPI characteristics\nUnless otherwise specified, the parameters given in Table  84 for SPI are derived from tests \nperformed under the ambient temperature, fPCLKx frequency and supply voltage conditions \nsummarized in Table  22: General operating conditions .\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 30 pF\n• Measurement points are done at CMOS levels: 0.5 ₓ VDD\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (NSS,  SCK, MOSI, MISO for SPI).\n          Table 84. SPI characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\n    fSCK\n1/tc(SCK)SPI clock frequencyMaster mode receiver/full duplex  \n2.7 < VDD < 3.6 V  \nVoltage Range 1\n--40\nMHzMaster mode receiver/full duplex  \n1.71 < VDD < 3.6 V  \nVoltage Range 116\nMaster mode transmitter  \n1.71 < VDD < 3.6 V  \nVoltage Range 140\nSlave mode receiver  \n1.71 < VDD < 3.6 V  \nVoltage Range 140\nSlave mode transmitter/full duplex  \n2.7 < VDD < 3.6 V  \nVoltage Range 137(2)\nSlave mode transmitter/full duplex  \n1.71 < VDD < 3.6 V  \nVoltage Range 120(2)\nVoltage Range 2 13\ntsu(NSS) NSS setup time Slave mode, SPI prescaler = 2 4 ₓTPCLK -- n s\nth(NSS) NSS hold time Slave mode, SPI prescaler = 2 2 ₓTPCLK -- n s\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode TPCLK -2 TPCLK TPCLK +2 ns\ntsu(MI)Data input setup timeMaster mode 4 - -\nns\ntsu(SI) Slave mode 1.5 - -\nth(MI)Data input hold timeMaster mode 6.5 - -\nns\nth(SI) Slave mode 1.5 - -\nta(SO) Data output access time Slave mode 9 - 36 ns\ntdis(SO) Data output disable time Slave mode 9 - 16 ns\nDS11453 Rev 3 167/208STM32L431xx Electrical characteristics\n176Figure 34. SPI timing diagram - slave mode and CPHA = 0tv(SO)Data output valid timeSlave mode 2.7 < VDD < 3.6 V  \nVoltage Range 1- 12.5 13.5\nnsSlave mode 1.71 < VDD < 3.6 V  \nVoltage Range 1-1 2 . 5 2 4\nSlave mode 1.71 < VDD < 3.6 V  \nVoltage Range 2-1 2 . 5 3 3\ntv(MO) Master mode - 4.5 6\nth(SO)Data output hold timeSlave mode 7 - -\nns\nth(MO) Master mode 0 - -\n1. Guaranteed by characterization results.\n2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit into SCK low or \nhigh phase preceding the SCK sampling edge.  This value can be achieved when th e SPI communicates with a master \nhaving tsu(MI)  = 0 while Duty(SCK) = 50 %.Table 84. SPI characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv41658V1NSS input\nCPHA=0\nCPOL=0SCK inputCPHA=0\nCPOL=1\nMISO output\nMOSI inputtsu(SI)th(SI)tw(SCKL)tw(SCKH)tc(SCK)\ntr(SCK)th(NSS)\ntdis(SO)tsu(NSS)\nta(SO) tv(SO)\nNext bits INLast bit OUT\nFirst bit INFirst bit OUT Next bits OUTth(SO) tf(SCK)\nLast bit IN\nElectrical characteristics STM32L431xx\n168/208 DS11453 Rev 3Figure 35. SPI timing diagram - slave mode and CPHA = 1\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.\nFigure 36. SPI timing diagram - master mode\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.MSv41659V1NSS input\nCPHA=1\nCPOL=0SCK inputCPHA=1\nCPOL=1\nMISO output\nMOSI inputtsu(SI) th(SI)tw(SCKL)tw(SCKH) tsu(NSS)tc(SCK)\nta(SO) tv(SO)\nFirst bit OUT Next bits OUT\nNext bits INLast bit OUTth(SO) tr(SCK)tf(SCK) th(NSS)\ntdis(SO)\nFirst bit IN Last bit IN\nai14136cSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nDS11453 Rev 3 169/208STM32L431xx Electrical characteristics\n176Quad SPI characteristics\nUnless otherwise specified,  the parameters given in Table 85  and Table 86  for Quad SPI \nare derived from tests performed under the ambient temperature, fAHB frequency and VDD \nsupply voltage condit ions summarized in Table 22: General operating conditions , with the \nfollowing configuration:\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 15 or 20 pF\n• Measurement points are done at CMOS levels: 0.5 ₓ VDD\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics.\n          \nTable 85. Quad SPI characteristics in SDR mode(1) \nSymbol Parameter  Conditions  Min Typ Max Unit\nFCK\n1/t(CK)Quad SPI clock frequency1.71 < VDD< 3.6 V, CLOAD  = 20 pF\nVoltage Range 1 -- 4 0\nMHz1.71 < VDD< 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 4 8\n2.7 < VDD< 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 6 0\n1.71 < VDD < 3.6 V CLOAD  = 20 pF\nVoltage Range 2 -- 2 6\ntw(CKH) Quad SPI clock high and   \nlow timefAHBCLK = 48 MHz, presc=0 t(CK)/2-2 - t(CK)/2\nnstw(CKL) t(CK)/2 - t(CK)/2+2\nts(IN) Data input setup timeVoltage Range 1 2 - -\nVoltage Range 2 3.5 - -\nth(IN) Data input hold timeVoltage Range 1 5 - -\nVoltage Range 2 6.5 - -\ntv(OUT) Data output valid timeVoltage Range 1 - 1 5\nVoltage Range 2 - 3 5\nth(OUT) Data output hold timeVoltage Range 1 0 - -\nVoltage Range 2 0 - -\n1. Guaranteed by characterization results.\nElectrical characteristics STM32L431xx\n170/208 DS11453 Rev 3          Table 86. QUADSPI characteristics in DDR mode(1) \nSymbol Parameter  Conditions  Min Typ Max Unit\nFCK\n1/t(CK)Quad SPI clock \nfrequency1.71 < VDD < 3.6 V, CLOAD  = 20 pF\nVoltage Range 1 -- 4 0\nMHz2 < VDD < 3.6 V, CLOAD  = 20 pF\nVoltage Range 1-- 4 8\n1.71 < VDD < 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 4 8\n1.71 < VDD < 3.6 V CLOAD  = 20 pF\nVoltage Range 2-- 2 6\ntw(CKH) Quad SPI clock high \nand   low timefAHBCLK = 48 MHz, presc=0 t(CK)/2-2 - t(CK)/2\nnstw(CKL) t(CK)/2 - t(CK)/2+2\ntsr(IN)Data input setup time \non rising edgeVoltage Range 1 1\n--\nVoltage Range 2 3.5\ntsf(IN)Data input setup time \non falling edgeVoltage Range 1 1\n--\nVoltage Range 2 1.5\nthr(IN)Data input hold time \non rising edgeVoltage Range 1 6\n--\nVoltage Range 2 6.5\nthf(IN)Data input hold time \non falling edgeVoltage Range 1 5.5\n--\nVoltage Range 2 5.5\ntvr(OUT)Data output valid time \non rising edgeVoltage Range 1\n-55 . 5\nVoltage Range 2 9.5 14\ntvf(OUT)Data output valid time \non falling edgeVoltage Range 1\n-58 . 5\nVoltage Range 2 15 19\nthr(OUT)Data output hold time \non rising edgeVoltage Range 1 3.5 -\n-\nVoltage Range 2 8 -\nthf(OUT)Data output hold time \non falling edgeVoltage Range 1 3.5 -\n-\nVoltage Range 2 13 -\n1. Guaranteed by characterization results.\nDS11453 Rev 3 171/208STM32L431xx Electrical characteristics\n176Figure 37. Quad SPI timing diagram - SDR mode\nFigure 38. Quad SPI ti ming diagram - DDR modeMSv36878V1Data output D0 D1 D2Clock\nData input D0 D1 D2t(CK) tw(CKH) tw(CKL) tr(CK) tf(CK)\nts(IN) th(IN)tv(OUT) th(OUT)\nMSv36879V1Data output D0 D2 D4Clock\nData input D0 D2 D4t(CK) tw(CKH) tw(CKL) tr(CK) tf(CK)\ntsf(IN)thf(IN)tvf(OUT) thr(OUT)\nD1 D3 D5\nD1 D3 D5tvr(OUT) thf(OUT)\ntsr(IN)thr(IN)\nElectrical characteristics STM32L431xx\n172/208 DS11453 Rev 3SAI characteristics\nUnless otherwise specified, the parameters given in Table 87  for SAI are derived \nfrom tests performed under the ambient temperature, fPCLKx  frequency and VDD \nsupply voltage conditions summarized in Table 22: General operating conditions , with \nthe following configuration:\n• Output speed is set to OSPEEDRy[1:0] = 10\n• Capacitive load C = 30 pF\n• Measurement points are done at CMOS levels: 0.5 ₓ VDD\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output \nalternate function characteristics (CK,SD,FS).\n          Table 87. SAI characteristics(1) \nSymbol Parameter Conditions Min Max Unit \nfMCLK SAI Main clock output - - 50 MHz\nfCK SAI clock frequency(2)Master transmitter  \n2.7 ≤ VDD ≤ 3.6 \nVoltage Range 1-1 8 . 5\nMHzMaster transmitter  \n1.71 ≤ VDD ≤ 3.6 \nVoltage Range 1-1 2 . 5\nMaster receiver  \nVoltage Range 1-2 5\nSlave transmitter  \n2.7 ≤ VDD ≤ 3.6 \nVoltage Range 1-2 2 . 5\nSlave transmitter  \n1.71 ≤ VDD ≤ 3.6 \nVoltage Range 1-1 4 . 5\nSlave receiver  \nVoltage Range 1-2 5\nVoltage Range 2 - 12.5\ntv(FS) FS valid time Master mode  \n2.7 ≤ VDD ≤ 3.6-2 2\nns\nMaster mode  \n1.71 ≤ VDD ≤ 3.6-4 0\nth(FS) FS hold time Master mode 10 - ns\ntsu(FS) FS setup time Slave mode 1 - ns\nth(FS) FS hold time Slave mode 2 - ns\ntsu(SD_A_MR)Data input setup timeMaster receiver 2 -\nns\ntsu(SD_B_SR) Slave receiver 1.5 -\nth(SD_A_MR)Data input hold time Master receiver 5 -\nns\nth(SD_B_SR) Slave receiver 2.5 -\nDS11453 Rev 3 173/208STM32L431xx Electrical characteristics\n176Figure 39. SAI master timing waveformstv(SD_B_ST) Data output valid timeSlave transmitter (after enable edge)  \n2.7 ≤ VDD ≤ 3.6-2 2\nns\nSlave transmitter (after enable edge)  \n1.71 ≤ VDD ≤ 3.6-3 4\nth(SD_B_ST) Data output hold time Slave transmitter (after enable edge) 10 - ns\ntv(SD_A_MT) Data output valid timeMaster transmitter (after enable edge)  \n2.7 ≤ VDD ≤ 3.6-2 7\nns\nMaster transmitter (after enable edge)  \n1.71 ≤ VDD ≤ 3.6-4 0\nth(SD_A_MT) Data output hold time Master transmitter (after enable edge) 10 - ns\n1. Guaranteed by characterization results.\n2. APB clock frequency must be at least twice SAI clock frequency.Table 87. SAI characteristics(1) (continued)\nSymbol Parameter Conditions Min Max Unit \nMS32771V1SAI_SCK_X\nSAI_FS_X\n(output)1/fSCK\nSAI_SD_X\n(transmit)tv(FS)\nSlot n\nSAI_SD_X\n(receive)th(FS)\nSlot n+2tv(SD_MT) th(SD_MT)\nSlot ntsu(SD_MR) th(SD_MR)\nElectrical characteristics STM32L431xx\n174/208 DS11453 Rev 3Figure 40. SAI slave timing waveforms\nSDMMC characteristics\nUnless otherwise specified,  the parameters given in Table  88 for SDIO are derived from \ntests performed under the ambient temperature, fPCLKx  frequency and VDD supply voltage \nconditions su mmarized in Table  22: General operating conditions , with the following \nconfiguration:\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 30 pF\n• Measurement points are done at CMOS levels: 0.5 ₓ VDD\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output \ncharacteristics.\n          \nTable 88. SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data transfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2 frequency ratio - - - 4/3 -\ntW(CKL) Clock low time fPP = 50 MHz 8 10 - ns\ntW(CKH) Clock high time fPP = 50 MHz 8 10 - ns\nCMD, D inputs (referenced to  CK) in MMC and SD HS mode\ntISU Input setup time HS fPP = 50 MHz 3.5 - - ns\ntIH Input hold time HS fPP = 50 MHz 2.5 - - ns\nCMD, D outputs (referenced to  CK) in MMC and SD HS mode\ntOV Output valid time HS fPP = 50 MHz - 12 13 ns\ntOH Output hold time HS fPP = 50 MHz 10 - - ns\nCMD, D inputs (referenced to CK) in SD default mode\ntISUD Input setup time SD fPP = 50 MHz 3.5 - - ns\ntIHD Input hold time SD fPP = 50 MHz 3 - - nsMS32772V1SAI_SCK_X\nSAI_FS_X\n(input)\nSAI_SD_X\n(transmit)tsu(FS)\nSlot n\nSAI_SD_X\n(receive)tw(CKH_X) th(FS)\nSlot n+2tv(SD_ST) th(SD_ST)\nSlot ntsu(SD_SR)tw(CKL_X)\nth(SD_SR)1/fSCK\nDS11453 Rev 3 175/208STM32L431xx Electrical characteristics\n176          \nFigure 41. SDIO high-speed modeCMD, D outputs (referenced to CK) in SD default mode\ntOVD Output valid default time SD fPP = 50 MHz - 2 3 ns\ntOHD Output hold default time SD fPP = 50 MHz 0 - - ns\n1. Guaranteed by characterization results.\nTable 89. eMMC dynami c characteristics, VDD = 1.71 V to 1.9 V(1)(2) \n1. Guaranteed by characterization results.\n2. CLOAD  = 20pF.Symbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data transfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2  frequency ratio - - - 4/3 -\ntW(CKL) Clock low time fPP = 50 MHz 8 10 - ns\ntW(CKH) Clock high time fPP = 50 MHz 8 10 - ns\nCMD, D inputs (referenced  to CK) in eMMC mode\ntISU Input setup time HS fPP = 50 MHz 0 - - ns\ntIH Input hold time HS fPP = 50 MHz 1.5 - - ns\nCMD, D outputs (referenced to CK) in eMMC mode\ntOV Output valid time HS fPP = 50 MHz - 13.5 15 ns\ntOH Output hold time HS fPP = 50 MHz 9 - - nsTable 88. SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L431xx\n176/208 DS11453 Rev 3Figure 42. SD default mode\nCAN (controller area network) interface\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (CAN_TX and CAN_RX).\nSWPMI characteristics\nThe Single Wire Protocol Master Interf ace (SWPMI) and the associated SWPMI_IO \ntransceiver are compliant with the ETSI  TS 102 613 technical specification.\n          Table 90. SWPMI electrical characteristics \nSymbol Parameter Conditions Min Typ Max Unit\ntSWPSTART SWPMI regulator startup timeSWP Class B\n2.7 V ≤ VDD ≤ 3,3V- - 300 μs\ntSWPBIT SWP bit durationVCORE  voltage range 1 500 - -\nns\nVCORE voltage range 2 620 - -ai14888CK\nD, CMD\n(output)tOVD tOHD\nDS11453 Rev 3 177/208STM32L431xx Package information\n2057 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n7.1 LQFP100 pac kage information\nFigure 43. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline\n1. Drawing is not to scale.\n          Table 91. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING PLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 25261007675 51\n50\n1L_ME_V5A2A\nA1\nL1Lcb\nA1\nPackage information STM32L431xx\n178/208 DS11453 Rev 3Figure 44. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat \nrecommended footprint\n1. Dimensions are expr essed in millimeters.A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 91. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n75 51\n50 760.5\n0.3\n16.7 14.3\n100 26\n12.3251.2\n16.71\nai14906c\nDS11453 Rev 3 179/208STM32L431xx Package information\n205Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 45. LQFP100 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.MSv40130V1Revision codeProduct identification(1)\nDate code\nPin 1 \nindentifierSTM32L431\nVCT6    A\nYWWOptional gate mark\n\nPackage information STM32L431xx\n180/208 DS11453 Rev 37.2 UFBGA100 package information\nFigure 46. UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid\narray package outline\n1. Drawing is not to scale.\n          Table 92. UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid\narray package mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 0.600 - - 0.0236 \nA1 - - 0.110 - - 0.0043 \nA2 - 0.450 - - 0.0177 -\nA3 -  0.130 - - 0.0051 0.0094A4  - 0.320  - - 0.0126 -\nb 0.240 0.290 0.340 0.0094 0.0114 0.0134 \nD 6.850 7.000 7.150 0.2697 0.2756 0.2815 \nD1  - 5.500  - - 0.2165 -\nE 6.850 7.000 7.150 0.2697 0.2756 0.2815 \nE1  - 5.500  - - 0.2165 -\ne  - 0.500 - - 0.0197 -\nZ  - 0.750  - - 0.0295 -A0C2_ME_V5Seating plane\nA1\ne Z\nZ\nD\nM\nØb (100 balls)AE\nTOP VIEW BOTTOM VIEW1 12A1 ball    \nidentifier\neA A2\nYXZ\nddd Z\nD1E1\neee ZYX\nfffØ\nØM\nMZA3A4\nA1 ball    \nindex area\nDS11453 Rev 3 181/208STM32L431xx Package information\n205Figure 47. UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid\narray package recommended footprint\n          \nDevice marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.ddd - -  0.080 - -  0.0031\neee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 93. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the solder mask \nregistration tolerance)\nStencil opening 0.280 mmStencil thickness Between 0.100 mm and 0.125 mmTable 92. UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid\narray package mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA0C2_FP_V1Dpad\nDsm\nPackage information STM32L431xx\n182/208 DS11453 Rev 3Figure 48. UFBGA100 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.MSv40919V1Product identification(1)STM32L\n431VCI6\nWWY\nA\nDate code\nPin 1 identifier\nDS11453 Rev 3 183/208STM32L431xx Package information\n2057.3 LQFP64 package information\nFigure 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline\n1. Drawing is not to scale.\n          Table 94. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -D3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -5W_ME_V3A1A2ASEATING PLANE\nccc C\nbC\nc\nA1\nL\nL1K\nIDENTIFICATIONPIN 1D\nD1\nD3\ne1 16173233 48\n49\n64\nE3\nE1\nEGAUGE PLANE0.25 mm\nPackage information STM32L431xx\n184/208 DS11453 Rev 3Figure 50. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package \nrecommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.E3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 94. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n48\n32 49\n64 17\n1 161.20.333\n10.312.7\n10.30.5\n7.8\n12.7\nai14909c\nDS11453 Rev 3 185/208STM32L431xx Package information\n205Figure 51. LQFP64 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.\n7.4 UFBGA64 package information\nFigure 52. UFBGA64 – 64 -ball, 5 x 5 mm, 0.5 mm pitch ultr a profile fine pitch ball grid\narray package outline\n1. Drawing is not to scale.MSv40133V1Date code\nPin 1 identifierSTM32L\n431RCT6Product identification(1)Revision code\nA\nYWW\nA019_ME_V1Seating plane\nA1\neF\nF\nD\nH\nØb (64 balls)AE\nTOP VIEW BOTTOM VIEW1 8eA\nYXZ\nddd Z\nD1E1\neee Z Y X\nfffØ\nØM\nMZA3A4\nA1 ball \nidentifierA1 ball \nindex areaA2\nPackage information STM32L431xx\n186/208 DS11453 Rev 3          \n          \nFigure 53. UFBGA64 – 64 -ball, 5 x 5 mm, 0.5 mm pitch ultr a profile fine pitch ball grid\narray package recommended footprintTable 95. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pi tch ultra profile fine pitch ball grid array \npackage mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236\nA1 0.050 0.080 0.110 0.0020 0.0031 0.0043A2 0.400 0.450 0.500 0.0157 0.0177 0.0197\nA3 0.080 0.130 0.180 0.0031 0.0051 0.0071\nA4 0.270 0.320 0.370 0.0106 0.0126 0.0146\nb 0.170 0.280 0.330 0.0067 0.0110 0.0130\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 3.450 3.500 3.550 0.1358 0.1378 0.1398\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\nE1 3.450 3.500 3.550 0.1358 0.1378 0.1398\ne - 0.500 - - 0.0197 -\nF 0.700 0.750 0.800 0.0276 0.0295 0.0315\nddd - - 0.080 - - 0.0031eee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted fr om mm and rounded to 4 decimal digits.\nTable 96. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mmA019_FP_V2Dpad\nDsm\nDS11453 Rev 3 187/208STM32L431xx Package information\n205Device marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 54. UFBGA64 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.Stencil thickness Between 0.100 mm and 0.125 mm\nPad trace width 0.100 mmTable 96. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) (continued)\nDimension Recommended values\nMSv40922V1Product identification(1)32L431C6\nWWY\nA\nDate code\nPin 1 identifier\nPackage information STM32L431xx\n188/208 DS11453 Rev 37.5 WLCSP64 package information\nFigure 55. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale \npackage outline\n1. Drawing is not to scale.\n          Table 97. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale \npackage mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.516 0.546 0.576 0.0203 0.0215 0.0227\nA1 - 0.166 - - 0.0065 -\nA2 - 0.380 - - 0.0150 -\nA3(2)- 0.025 - - 0.0010 -A1Bump\neee\nDetail A(rotated 90°)Seating planebBump sidee1\ne2\nee\nG\nF\nWLCSP64_A064_ME_V1Side viewDetail A\nAA2\nWafer back sideD\nEGF\n1 8\nA\nH\nZbbb Z\n(4x)Orientation\nreferenceA1A3\nccc\nddd\naaaZ\nZZYX\nDS11453 Rev 3 189/208STM32L431xx Package information\n205Figure 56. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale \npackage recommended footprint\n          b(3)0.190 0.220 0.250 0.0075 0.0087 0.0098\nD 3.106 3.141 3.176 0.1223 0.1237 0.1250\nE 3.092 3.127 3.162 0.1217 0.1231 0.1245\ne - 0.350 - - 0.0138 -\ne1 - 2.450 - - 0.0965 -\ne2 - 2.450 - - 0.0965 -\nF - 0.3455 - - 0.0136 -\nG - 0.3385 - - 0.0133 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\n2. Back side coating.3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.\nTable 98. WLCSP64 recommended PCB design rules (0.35 mm pitch) \nDimension Recommended values\nPitch 0.35 mm\nDpad 0.210 mm\nDsm0.275 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.235 mm\nStencil thickness 0.100 mmTable 97. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nWLCSP49_A04Z_FP_V1Dpad\nDsm\nPackage information STM32L431xx\n190/208 DS11453 Rev 3Device marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 57. WLCSP64 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.MSv40137V1Date codePin 1 identifier\nL431RC6 Product identification(1)\nRevision code YWWA\nDS11453 Rev 3 191/208STM32L431xx Package information\n2057.6 WLCSP49 package information\nFigure 58. WLCSP49 - 49-ball, 3.141 x 3.12 7 mm, 0.4 mm pitch wafer level chip scale \npackage outline\n1. Drawing is not to scale.Bottom view\nBump side Side view\nFront view\nTop view\nWafer back sideA1 ball locatione1\nF\nG\ne\nee2 E\nDA\nA2Detail AA1bbb Z\nDetail A\n(rotated 90°)Seating planeBump\neeeZ\nOrientation\nreferenceA1\n(4x) DEA3 A2\nb\nWLCSP49_A04Z_ME_V1A1\nb\naaaccc\ndddZ\nZXYZ\nPackage information STM32L431xx\n192/208 DS11453 Rev 3          \n          \nFigure 59. WLCSP49 - 49-ball, 3.141 x 3.12 7 mm, 0.4 mm pitch wafer level chip scale \npackage recommended footprintTable 99. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.525 0.555 0.585 0.0207 0.0219 0.0230\nA1 - 0.175 - - 0.0069 -\nA2 - 0.380 - - 0.0150 -\nA3(2)\n2. Back side coating- 0.025 - - 0.0010 -\nb(3)\n3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 3.106 3.141 3.176 0.1223 0.1237 0.1250\nE 3.092 3.127 3.162 0.1217 0.1231 0.1245\ne - 0.400 - - 0.0157 -\ne1 - 2.400 - - 0.0945 -e2 - 2.400 - - 0.0945 -\nF - 0.3705 - - 0.0146 -\nG - 0.3635 - - 0.0143 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\nWLCSP49_A04Z_FP_V1Dpad\nDsm\nDS11453 Rev 3 193/208STM32L431xx Package information\n205          \nDevice marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 60. WLCSP49 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.Table 100. WLCSP49 recommended PCB design rules (0.4 mm pitch) \nDimension Recommended values\nPitch 0.4\nDpad 0.225 mm\nDsm0.290 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.250 mm\nStencil thickness 0.100 mm\nMSv40141V1Date codePin 1 identifier\nL431CCY Product identification(1)\nRevision code YWWA\nPackage information STM32L431xx\n194/208 DS11453 Rev 37.7 LQFP48 package information\nFigure 61. LQFP48 - 48-pin, 7 x 7 mm lo w-profile quad flat package outline\n1. Drawing is not to scale.5B_ME_V2PIN 1\nIDENTIFICATIONccc CC\nD30.25 mm\nGAUGE PLANE\nb\nA1A\nA2\nc\nA1\nL1LD\nD1\nE3\nE1\nE\ne12 1132425 36\n37\n48SEATING\nPLANE\nK\nDS11453 Rev 3 195/208STM32L431xx Package information\n205          Table 101. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nmechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\nPackage information STM32L431xx\n196/208 DS11453 Rev 3Figure 62. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nrecommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 63. LQFP48 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting 9.70 5.807.30\n1224\n0.20\n7.30\n13736\n1.20\n5.80\n9.700.30251.200.50\nai14911d13 48\nMSv40145V1Date code\nPin 1 identifier431CCT6Product identification(1)\nRevision code\nAYWWSTM32L\nDS11453 Rev 3 197/208STM32L431xx Package information\n205from such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.\n7.8 UFQFPN48 package information\nFigure 64. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this back-side pad to PCB ground.A0B9_ME_V3DPin 1 identifier\nlaser marking area\nEE\nD\nY\nD2\nE2Exposed pad \narea\nZ1\n48Detail ZR 0.125 typ.1\n48L\nC 0.500x45°\npin1 cornerA\nSeating plane\nA1\nb eddd\nDetail YT\nPackage information STM32L431xx\n198/208 DS11453 Rev 3          \nFigure 65. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage recommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.Table 102. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020\nD 6.900 7.000 7.100 0.2717 0.2756 0.2795\nE 6.900 7.000 7.100 0.2717 0.2756 0.2795\nD2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nE2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nT - 0.152 - - 0.0060 -\nb 0.200 0.250 0.300 0.0079 0.0098 0.0118\ne - 0.500 - - 0.0197 -\nddd - - 0.080 - - 0.0031\n7.30\n7.300.20\n0.30\n0.550.50\n5.806.20\n6.205.60\n5.605.80\n0.75\nA0B9_FP_V248\n1\n12\n13 24253637\nDS11453 Rev 3 199/208STM32L431xx Package information\n205Other optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 66. UFQFPN48 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.\n7.9 UFQFPN32 package information\nFigure 67. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n2. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and MSv40149V1Date code\nPin 1 identifier431CCU6Product identification(1)\nRevision code\nAYWWSTM32L\nA0B8_ME_V31\n32\nPIN 1 IdentifierSEATINGPLANECC dddA\nA1\nA3e\nbD1\nbE2\nLe\nE1 E\nD2 LD\nPackage information STM32L431xx\n200/208 DS11453 Rev 3solder this backside pad to PCB ground.\nDS11453 Rev 3 201/208STM32L431xx Package information\n205          \nFigure 68. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage recommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.Table 103. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197  0.0217 0.0236\nA1 - - 0.050 - - 0.0020A3  - 0.152  -  - 0.0060 -\nb 0.180 0.230 0.280 0.0071 0.0091 0.0110\nD 4.900 5.000 5.100 0.1929 0.1969 0.2008\nD1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nD2 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE 4.900 5.000 5.100 0.1929 0.1969 0.2008\nE1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE2 3.400 3.500 3.600 0.1339 0.1378 0.1417\ne  - 0.500  -  -  0.0197  -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd - - 0.080 - - 0.0031\nA0B8_FP_V25.30\n3.80\n0.60\n3.45\n0.503.453.80\n0.75\n3.800.305.30\n1617\n98125 32\n24\nPackage information STM32L431xx\n202/208 DS11453 Rev 3Other optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 69. UFQFPN32 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contac ted prior to any decisi on to use these engineering \nsamples to run a qualification activity.MSv40152V1Date code\nPin 1 identifierProduct identification(1)\nRevision code\nAWWYL431KC6\nDS11453 Rev 3 203/208STM32L431xx Package information\n2057.10 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable  22: General operating conditions .\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambi ent thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of all IDDXXX and VDDXXX , expressed in Watts. This is the \nmaximum chip internal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ ((VDDIOx – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \n7.10.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Ava ilable from www.jedec.orgTable 104. Package thermal characteristics \nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nLQFP100 - 14 × 14 mm / 0.5 mm pitch42\n°C/WThermal resistance junction-ambient  \nUFBGA100 - 7 × 7 mm / 0.5 mm pitch57\nThermal resistance junction-ambient  \nLQFP64 - 10 × 10 mm / 0.5 mm pitch46\nThermal resistance junction-ambient  \nUFBGA64 - 5 × 5 mm / 0.5 mm pitch65\nThermal resistance junction-ambient  \nWLCSP64 3.141 x 3.127 / 0.35 mm pitch46\nThermal resistance junction-ambient  \nWLCSP49 3.141 x 3.127 / 0.4 mm pitch48\nThermal resistance junction-ambient  \nUFQFPN48 - 7 × 7 mm / 0.5 mm pitch33\nThermal resistance junction-ambient  \nLQFP48 - 7 × 7 mm / 0.5 mm pitch57\nPackage information STM32L431xx\n204/208 DS11453 Rev 37.10.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is specified in the ordering \ninformation scheme shown in Section  8: Ordering information .\nEach temperature range suffix corresponds to a specific guaranteed ambient temperature at \nmaximum dissipation and, to a spec ific maximum junction temperature.\nAs applications do not commonly use the STM32L 431xx at maximum dissipat ion, it is useful \nto calculate the exact power consumption and junction temperature to determine which temperature ra nge will be best suited to the application.\nThe following examples show how to calculat e the temperature range needed for a given \napplication.\nExample 1: High-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 82 °C (measured according to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V and maximum 8 I/Os used  at the same time in output \nat low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax  = 50 mA × 3.5 V= 175 mW\nPIOmax  = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 272 mW:\nPDmax  = 175 + 272 = 447 mW\nUsing the values obtained in Table  104 TJmax is calculated as follows:\n– For LQFP64, 46 °C/W T\nJmax = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.562 °C = 102.562 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C) see Section  8: \nOrdering information .\nIn this case, parts must be ordered at least with the temperature range suffix 6 (see Part \nnumbering).\nNote: With this given PDmax  we can find the TAmax allowed for a given device temperature range \n(order code suffix 6 or 7).\nSuffix 6: TAmax = TJmax - (46°C/W × 447 mW) = 105-20.562 = 84.438 °C\nSuffix 7: TAmax = TJmax - (46°C/W × 447 mW) = 125-20.562 = 104.438 °C\nExample 2: High-temperature application\nUsing the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T\nJ remains within the \nspecified range.\nDS11453 Rev 3 205/208STM32L431xx Package information\n205Assuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 100 °C (measured according to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V\nPINTmax  = 20 mA × 3.5 V= 70 mW\nPIOmax  = 20 × 8 mA × 0.4 V = 64 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 64 mW:\nPDmax  = 70 + 64 = 134 mW\nThus: PDmax  = 134 mW\nUsing the values obtained in Table  104 TJmax is calculated as follows:\n– For LQFP64, 46 °C/W T\nJmax = 100 °C + (46 °C/W × 134 mW) = 100 °C + 6.164 °C = 106.164 °C\nThis is above the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at least with the temperature range suffix 7 (see \nSection  8: Ordering information ) unless we reduce the power dissipation in order to be able \nto use suffix 6 parts.\nRefer to Figure  70 to select the required temperature range (suffix 6 or 7) according to your \nambient temperature or power requirements.\nFigure 70. LQFP64 PD max vs. TA\nMSv32143V1600\n0100200300400500700\n65 75 85 95 105 115 125 135Suffix 6\nSuffix 7PD (mW)\nTA (°C)\nOrdering information STM32L431xx\n206/208 DS11453 Rev 38 Ordering information\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, please contact your nearest ST sales office.Table 105. STM32L431xx ordering information scheme \nExample: STM32 L  431 C C T 6 TR\nDevice family\nSTM32 = Arm® based 32-bit microcontroller\nProduct type\nL = ultra-low-power\nDevice subfamily\n431: STM32L431xx\nPin count\nK = 32 pinsC = 48 pinsR = 64 pins\nV = 100 pins\nFlash memory size\nB = 128 kB of Flash memory\nC = 256 KB of Flash memory\nPackage\nT = LQFP  ECOPACK\n®2\nU = QFN  ECOPACK®2\nI = UFBGA ECOPACK®2\nY = CSP ECOPACK®2\nTemperature range\n6 = Industrial temperature range, -40 to 85 °C (105 °C junction)\n7 = Industrial temperature range, -40 to 105 °C (125 °C junction)3 = Industrial temperature range, -40 to 125 °C (130 °C junction)\nPacking\nTR = tape and reelxxx = programmed parts\nDS11453 Rev 3 207/208STM32L431xx Revision history\n2079 Revision history\n          \n          Table 106. Document revision history \nDate Revision Changes\n31-May-2016 1 Initial release.\n23-Jun-2017 2Added 1x LPUART on cover page.\nReplaced all references to RM0392 by RM0394 \n(Reference Manual).\nUpdated Section 3.7: Boot modes .\nAdded Table 4: STM32L431xx modes overview .\nUpdated baudrate in Section 3.25: Universal \nsynchronous/asynchronous receiver transmitter (USART) .\nUpdated Section 6.1.7: Current consumption \nmeasurement .\nAdded footnote to Table 59: I/O current injection \nsusceptibility .\nUpdated Table 60: I/O static characteristics .\nUpdated Section 6.3.18: Analog-to-Digital converter \ncharacteristics .\nAdded F\nADC min in Table 66: ADC characteristics .\nUpdated Table 72: DAC characteristics .\nAdded Ibias parameter in Table 75: COMP \ncharacteristics .\nUpdated Section 7: Package information .\n21-May-2018 3Updated DAC terminology in all the document for \nclarification: single DAC inst ance (= DAC1) with 2 output \nchannels.\nAdded ECOPACK2® information in Features .\nAdded power up/down sequence requirements in \nSection 3.9.1: Power supply schemes .\nAdded Figure 3: Power-up/down sequence .\nUpdated Clock-out capability in Section 3.11: Clocks \nand startup .\nUpdated Figure 4: Clock tree .\nUpdated Section 3.14.1: Nested vectored interrupt \ncontroller (NVIC) .\nReplaced FT_u by FT in column I/O structure of \nTable 15: STM32L431xx pin definitions .\nUpdated Section 6.3.2: Operating conditions at power-\nup / power-down .\nUpdated ACoeff in Table 25: Embedded internal voltage \nreference .\nUpdated Table 60: I/O static characteristics .\nAdded Section 6.3.16: Extended interrupt and event \ncontroller input (EXT I) characteristics .\nSTM32L431xx\n208/208 DS11453 Rev 3          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2018 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### STM32L431CCU6 Summary

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.71 V to 3.6 V
  - VBAT: 1.55 V to 3.6 V
- **Current Ratings**: 
  - Supply current in Run mode: Up to 8.53 mA (typical at 80 MHz)
  - Low-power Run mode: 211 µA (typical at 2 MHz)
  - Shutdown mode: 0.01 µA (typical)
- **Power Consumption**: 
  - Run mode: 84 µA/MHz
  - Low-power modes: As low as 1.3 µA in Stop 2 mode with RTC enabled.
- **Operating Temperature Range**: 
  - -40 °C to +85 °C (suffix 6)
  - -40 °C to +105 °C (suffix 7)
  - -40 °C to +125 °C (suffix 3)
- **Package Type**: 
  - Available in multiple packages: LQFP100, LQFP64, LQFP48, UFBGA100, UFBGA64, WLCSP64, WLCSP49, UFQFPN48, UFQFPN32.
- **Special Features**: 
  - Ultra-low-power consumption with multiple low-power modes.
  - Integrated 12-bit ADC, 12-bit DAC, operational amplifiers, and comparators.
  - Up to 256 KB Flash memory and 64 KB SRAM.
  - Rich set of communication interfaces including I2C, SPI, USART, CAN, and SDMMC.
  - Advanced power management features including brown-out reset and voltage scaling.
- **Moisture Sensitive Level**: 
  - JEDEC J-STD-020E compliant.

#### Description:
The **STM32L431CCU6** is an ultra-low-power microcontroller based on the Arm® Cortex®-M4 32-bit RISC core, featuring a floating-point unit (FPU). It operates at a maximum frequency of 80 MHz and is designed for applications requiring high performance with low power consumption. The device integrates a variety of peripherals, including analog components, timers, and communication interfaces, making it suitable for a wide range of applications.

#### Typical Applications:
- **Wearable Devices**: Due to its low power consumption and small package sizes, it is ideal for battery-operated devices.
- **IoT Applications**: The rich set of communication interfaces allows for easy integration into IoT systems.
- **Sensor Applications**: The integrated ADC and DAC make it suitable for applications involving sensor data acquisition and processing.
- **Home Automation**: Its low-power modes and various communication protocols enable efficient control and monitoring in smart home devices.
- **Medical Devices**: The ultra-low-power features and reliability make it suitable for medical monitoring equipment.

This microcontroller is particularly well-suited for applications where energy efficiency is critical, and it provides a robust platform for developing advanced embedded systems.