// Seed: 194347633
module module_0;
  parameter id_1 = -1;
  reg  id_2;
  wire id_3;
  ;
  always id_2 <= -1;
  logic id_4 = ~-1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wand id_5,
    input wire id_6,
    output wor id_7,
    input supply1 id_8,
    output wor id_9,
    output logic id_10,
    input tri1 id_11,
    input tri1 id_12,
    output supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    output wire id_16
);
  logic ["" : -1] id_18 = -1;
  assign id_9 = -1'b0;
  initial begin : LABEL_0
    id_10 <= #1 id_4;
    id_10 = -1;
  end
  tri0  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  module_0 modCall_1 ();
  assign id_32 = id_20 | id_34 | 1;
endmodule
