.model vmm4x4_test
.inputs Vin clk en D1 D2 D3 vd_Vref nfet_Vref 
.outputs vd1 gnd

# Voltage Divider 1
.subckt volt_div in[0]=Vin in[1]=vd_Vref out[0]=vd1 #volt_div_fg =0&fgota_biasfb =5E-06&ota_p_bias =200E-06&ota_n_bias =225E-06&fgota_small_cap =0&cap_1x_vd =0&vd_target =7e-09

# 4-bit shift register (input)
.subckt SR4 in[0]=vd1 in[1]=clk in[2]=en in[3]=D1 out[0]=in1_vmm out[1]=in2_vmm out[2]=in3_vmm out[3]=in4_vmm out[4]=clk_out_h out[5]=en_out_h out[6]=Q_h #SR_fg =0&vmm_volatile =0

# VMM4X4_SR 1
.subckt vmm4x4_SR in[0]=in1_vmm in[1]=in2_vmm in[2]=in3_vmm in[3]=in4_vmm in[4]=Q_v2 in[5]=en in[6]=D2 out[0]=vmm_Vout out[1]=clk_out_v1 out[2]=en_out_v1 out[3]=Q_v1 #vmm4x4_target =800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09,800E-09&vmm_volatile =0

# 4-bit shift register (output)
.subckt SR4 in[0]=vmm_Vout in[1]=Q_h in[2]=en in[3]=D3 out[0]=Vout1_int out[1]=Vout2_int out[2]=Vout3_int out[3]=Vout4_int out[4]=clk_out_v2 out[5]=en_out_v2 out[6]=Q_v2 #SR_fg =0&vmm_volatile =0

# nfet
.subckt nfet in[0]=nfet_Vref in[1]=vmm_Vout out[0]=gnd

.end 	
