Fitter Status : Successful - Sun May 12 21:52:28 2019
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : main
Top-level Entity Name : main
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 20 %
    Combinational ALUTs : 1,103 / 12,480 ( 9 % )
    Dedicated logic registers : 1,906 / 12,480 ( 15 % )
Total registers : 1906
Total pins : 147 / 343 ( 43 % )
Total virtual pins : 0
Total block memory bits : 20,480 / 419,328 ( 5 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
