// Seed: 732549299
module module_0 ();
  assign id_1 = id_1;
  wire id_2 = id_2;
  assign id_1 = 1'b0;
  wire id_3;
  wor  id_4 = 1, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_7(
      id_6, id_6
  );
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_0 <= id_2;
endmodule
