module counter (
    input clk, rst
    output reg [5:0] cnt 
);

    always_ff @(posedge clk) begin
        if (cnt == 15) begin
            cnt <= 0;
        end
        else if (rst) begin
            cnt <= 0;      
        end   
        else begin
            cnt <= cnt + 1;
        end        
    end

endmodule
