// Seed: 1654670625
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = 1'b0;
  tri1 id_4, id_5, id_6;
  assign id_2 = 1;
  initial @(posedge id_6) $display(id_5 & 1);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    inout tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    input tri1 id_8
);
  reg id_10;
  supply1 id_11;
  wand id_12, id_13;
  module_0 modCall_1 (
      id_13,
      id_12
  );
  always id_10 <= 1'b0 - 1'h0;
  assign id_10 = 1;
  id_14 :
  assert property (@(posedge id_13 or 1 or 1 + id_5) 1'b0) id_11 = 1;
  assign id_11 = id_5;
  wire id_15;
endmodule
