{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543319891124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543319891124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 14:58:10 2018 " "Processing started: Tue Nov 27 14:58:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543319891124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543319891124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543319891125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1543319891697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_m.v 1 1 " "Found 1 design units, including 1 entities, in source file out_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_m " "Found entity 1: out_m" {  } { { "out_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/out_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543319891774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543319891774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 keeper " "Found entity 1: keeper" {  } { { "keeper.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/keeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543319891776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543319891776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file split_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_freq " "Found entity 1: split_freq" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/split_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543319891779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543319891779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543319891781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543319891781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_split.v 1 1 " "Found 1 design units, including 1 entities, in source file num_split.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_split " "Found entity 1: num_split" {  } { { "num_split.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/num_split.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543319891785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543319891785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block " "Elaborating entity \"block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1543319891821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_m out_m:inst4 " "Elaborating entity \"out_m\" for hierarchy \"out_m:inst4\"" {  } { { "block.bdf" "inst4" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/block.bdf" { { 96 1208 1376 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543319891824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split num_split:inst3 " "Elaborating entity \"num_split\" for hierarchy \"num_split:inst3\"" {  } { { "block.bdf" "inst3" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/block.bdf" { { 176 912 1080 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543319891827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keeper keeper:inst2 " "Elaborating entity \"keeper\" for hierarchy \"keeper:inst2\"" {  } { { "block.bdf" "inst2" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/block.bdf" { { 208 632 808 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543319891843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_freq split_freq:inst1 " "Elaborating entity \"split_freq\" for hierarchy \"split_freq:inst1\"" {  } { { "block.bdf" "inst1" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/block.bdf" { { 224 400 552 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543319891849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 split_freq.v(25) " "Verilog HDL assignment warning at split_freq.v(25): truncated value with size 32 to match size of target (4)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/split_freq.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543319891852 "|block|split_freq:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 split_freq.v(30) " "Verilog HDL assignment warning at split_freq.v(30): truncated value with size 32 to match size of target (4)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/split_freq.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543319891852 "|block|split_freq:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 split_freq.v(34) " "Verilog HDL assignment warning at split_freq.v(34): truncated value with size 32 to match size of target (13)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/split_freq.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543319891853 "|block|split_freq:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 split_freq.v(45) " "Verilog HDL assignment warning at split_freq.v(45): truncated value with size 32 to match size of target (4)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/split_freq.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543319891853 "|block|split_freq:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 split_freq.v(48) " "Verilog HDL assignment warning at split_freq.v(48): truncated value with size 32 to match size of target (13)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_006_UART(2)/split_freq.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543319891853 "|block|split_freq:inst1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1543319892932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1543319892932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1543319892969 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1543319892969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1543319892969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1543319892969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1543319892991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 14:58:12 2018 " "Processing ended: Tue Nov 27 14:58:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1543319892991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1543319892991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1543319892991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543319892991 ""}
