Timing Analyzer report for vga_colorbar
Wed Aug 21 09:02:16 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; vga_colorbar                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE10F17C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processors 3-12        ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 111.15 MHz ; 111.15 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.003 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.003 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.917      ;
; 31.028 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.892      ;
; 31.072 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.848      ;
; 31.093 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.827      ;
; 31.213 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 8.703      ;
; 31.274 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.646      ;
; 31.299 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.621      ;
; 31.343 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.577      ;
; 31.364 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.556      ;
; 31.393 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.533      ;
; 31.418 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.508      ;
; 31.457 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.463      ;
; 31.462 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.464      ;
; 31.483 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.443      ;
; 31.484 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 8.432      ;
; 31.532 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.390      ;
; 31.569 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.357      ;
; 31.575 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.351      ;
; 31.594 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.332      ;
; 31.600 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.326      ;
; 31.625 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.301      ;
; 31.638 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.288      ;
; 31.644 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.282      ;
; 31.650 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.276      ;
; 31.659 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.267      ;
; 31.661 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.261      ;
; 31.665 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.261      ;
; 31.690 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.232      ;
; 31.694 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.232      ;
; 31.704 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.222      ;
; 31.715 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.211      ;
; 31.728 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.192      ;
; 31.729 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.197      ;
; 31.741 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.185      ;
; 31.747 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.175      ;
; 31.766 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.160      ;
; 31.773 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.153      ;
; 31.794 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.132      ;
; 31.810 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.116      ;
; 31.831 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.095      ;
; 31.835 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.087      ;
; 31.847 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.079      ;
; 31.866 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.056      ;
; 31.948 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.978      ;
; 31.973 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.953      ;
; 32.017 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.909      ;
; 32.023 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.903      ;
; 32.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.904      ;
; 32.029 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.897      ;
; 32.038 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.888      ;
; 32.053 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.879      ;
; 32.072 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.850      ;
; 32.079 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.847      ;
; 32.086 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.840      ;
; 32.097 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.835      ;
; 32.111 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.815      ;
; 32.118 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.814      ;
; 32.155 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.771      ;
; 32.158 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.768      ;
; 32.176 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.750      ;
; 32.195 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.731      ;
; 32.229 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.703      ;
; 32.253 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.669      ;
; 32.254 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.678      ;
; 32.274 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.654      ;
; 32.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.646      ;
; 32.296 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.636      ;
; 32.298 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.634      ;
; 32.300 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.628      ;
; 32.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.622      ;
; 32.312 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.620      ;
; 32.321 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.611      ;
; 32.335 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.597      ;
; 32.365 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.567      ;
; 32.379 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.553      ;
; 32.386 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.546      ;
; 32.400 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.532      ;
; 32.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.524      ;
; 32.422 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.494      ;
; 32.422 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.510      ;
; 32.429 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.503      ;
; 32.435 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.497      ;
; 32.436 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.496      ;
; 32.447 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.485      ;
; 32.454 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.478      ;
; 32.460 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.472      ;
; 32.461 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.471      ;
; 32.481 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.447      ;
; 32.486 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.441      ;
; 32.491 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.441      ;
; 32.498 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.434      ;
; 32.498 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.430      ;
; 32.504 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.428      ;
; 32.505 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.427      ;
; 32.511 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.416      ;
; 32.512 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.420      ;
; 32.514 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.415      ;
; 32.519 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.413      ;
; 32.519 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.413      ;
; 32.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.407      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.778 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.779 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.789 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.940 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 1.125 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.140 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.432      ;
; 1.142 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.144 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.144 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.256 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.260 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.552      ;
; 1.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.273 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.275 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.574      ;
; 1.284 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.576      ;
; 1.396 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.688      ;
; 1.405 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.697      ;
; 1.415 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.422 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.714      ;
; 1.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.759      ;
; 1.500 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.792      ;
; 1.504 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.797      ;
; 1.505 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.798      ;
; 1.509 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.802      ;
; 1.516 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.809      ;
; 1.531 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.824      ;
; 1.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.828      ;
; 1.553 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.845      ;
; 1.628 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.921      ;
; 1.628 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.921      ;
; 1.628 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.921      ;
; 1.640 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.932      ;
; 1.643 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.936      ;
; 1.647 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.940      ;
; 1.655 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.948      ;
; 1.661 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.956      ;
; 1.740 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.032      ;
; 1.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.034      ;
; 1.752 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.049      ;
; 1.767 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.060      ;
; 1.770 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.063      ;
; 1.785 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.078      ;
; 1.801 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.094      ;
; 1.820 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.113      ;
; 1.873 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.165      ;
; 1.909 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.202      ;
; 1.918 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.213      ;
; 1.943 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.236      ;
; 1.958 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.251      ;
; 2.009 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.306      ;
; 2.041 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.330      ;
; 2.061 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.354      ;
; 2.082 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.375      ;
; 2.148 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.441      ;
; 2.158 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.450      ;
; 2.197 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.492      ;
; 2.200 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.493      ;
; 2.207 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.500      ;
; 2.231 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.524      ;
; 2.238 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.533      ;
; 2.322 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.617      ;
; 2.329 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.626      ;
; 2.342 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.635      ;
; 2.389 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.688      ;
; 2.392 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.685      ;
; 2.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.689      ;
; 2.408 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.695      ;
; 2.409 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.706      ;
; 2.414 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.709      ;
; 2.428 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.726      ;
; 2.428 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.726      ;
; 2.437 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.735      ;
; 2.438 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.736      ;
; 2.446 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.744      ;
; 2.450 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.745      ;
; 2.453 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.748      ;
; 2.456 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.754      ;
; 2.469 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.762      ;
; 2.475 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.768      ;
; 2.492 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.779      ;
; 2.498 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.785      ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 118.79 MHz ; 118.79 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.582 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.582 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.351      ;
; 31.604 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.329      ;
; 31.609 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.324      ;
; 31.633 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.300      ;
; 31.764 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.163      ;
; 31.840 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.093      ;
; 31.862 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.071      ;
; 31.867 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.066      ;
; 31.891 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.042      ;
; 31.949 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.984      ;
; 31.972 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.966      ;
; 31.994 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.944      ;
; 31.999 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.939      ;
; 32.022 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.905      ;
; 32.023 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.915      ;
; 32.138 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.794      ;
; 32.142 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.796      ;
; 32.164 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.774      ;
; 32.169 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.769      ;
; 32.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.746      ;
; 32.189 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.749      ;
; 32.193 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.745      ;
; 32.207 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.726      ;
; 32.211 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.727      ;
; 32.216 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.722      ;
; 32.218 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.714      ;
; 32.235 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.703      ;
; 32.240 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.698      ;
; 32.256 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.682      ;
; 32.257 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.681      ;
; 32.262 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.676      ;
; 32.278 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.660      ;
; 32.283 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.655      ;
; 32.286 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.652      ;
; 32.307 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.631      ;
; 32.315 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.617      ;
; 32.334 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.604      ;
; 32.339 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.599      ;
; 32.352 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.580      ;
; 32.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.582      ;
; 32.361 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.577      ;
; 32.385 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.553      ;
; 32.423 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.509      ;
; 32.509 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.429      ;
; 32.519 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.419      ;
; 32.522 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.421      ;
; 32.541 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.397      ;
; 32.544 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.399      ;
; 32.546 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.392      ;
; 32.549 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.394      ;
; 32.556 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.382      ;
; 32.570 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.368      ;
; 32.573 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.370      ;
; 32.577 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.355      ;
; 32.602 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.336      ;
; 32.623 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.315      ;
; 32.652 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.285      ;
; 32.659 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.279      ;
; 32.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.256      ;
; 32.681 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.257      ;
; 32.683 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.254      ;
; 32.686 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.252      ;
; 32.701 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.237      ;
; 32.710 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.228      ;
; 32.743 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.189      ;
; 32.796 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.147      ;
; 32.808 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.135      ;
; 32.812 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.131      ;
; 32.818 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.125      ;
; 32.823 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.120      ;
; 32.830 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.113      ;
; 32.834 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.109      ;
; 32.835 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.108      ;
; 32.839 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.104      ;
; 32.847 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.096      ;
; 32.858 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.079      ;
; 32.859 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.084      ;
; 32.861 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.082      ;
; 32.863 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.080      ;
; 32.871 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.056      ;
; 32.883 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.060      ;
; 32.886 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 7.052      ;
; 32.888 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.055      ;
; 32.908 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.035      ;
; 32.912 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.031      ;
; 32.930 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.013      ;
; 32.935 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 7.008      ;
; 32.957 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.980      ;
; 32.959 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.984      ;
; 32.960 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.977      ;
; 32.972 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.971      ;
; 32.981 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.956      ;
; 32.982 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.955      ;
; 32.985 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.958      ;
; 32.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.952      ;
; 32.994 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.949      ;
; 32.999 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.944      ;
; 33.007 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.936      ;
; 33.007 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.933      ;
; 33.008 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.930      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.712 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.716 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.718 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.723 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.004      ;
; 0.878 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.145      ;
; 1.034 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.038 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.040 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.043 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.049 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.052 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.053 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.130 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.149 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.156 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.157 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.159 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.162 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.162 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.172 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.175 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
; 1.260 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.278 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.294 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.369 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.636      ;
; 1.369 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.636      ;
; 1.371 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.638      ;
; 1.374 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.641      ;
; 1.376 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.643      ;
; 1.390 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.657      ;
; 1.399 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.666      ;
; 1.401 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.668      ;
; 1.403 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.477 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.744      ;
; 1.478 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.745      ;
; 1.481 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.748      ;
; 1.486 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.756      ;
; 1.490 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.757      ;
; 1.495 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.762      ;
; 1.507 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.774      ;
; 1.530 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.797      ;
; 1.567 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.839      ;
; 1.598 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.865      ;
; 1.605 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.872      ;
; 1.614 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.881      ;
; 1.621 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.888      ;
; 1.625 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.892      ;
; 1.668 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.935      ;
; 1.685 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.952      ;
; 1.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.982      ;
; 1.722 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.989      ;
; 1.745 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.015      ;
; 1.795 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.804 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.071      ;
; 1.824 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.088      ;
; 1.826 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.098      ;
; 1.838 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.105      ;
; 1.912 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.179      ;
; 1.917 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.184      ;
; 1.928 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.195      ;
; 1.959 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.226      ;
; 1.983 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.253      ;
; 1.998 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.265      ;
; 2.004 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.271      ;
; 2.011 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.281      ;
; 2.083 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.350      ;
; 2.092 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.364      ;
; 2.096 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.366      ;
; 2.147 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.414      ;
; 2.167 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.441      ;
; 2.172 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.444      ;
; 2.173 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.445      ;
; 2.173 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.443      ;
; 2.180 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.452      ;
; 2.181 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.453      ;
; 2.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.454      ;
; 2.192 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.464      ;
; 2.201 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.473      ;
; 2.209 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.479      ;
; 2.217 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.479      ;
; 2.224 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.486      ;
; 2.236 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.503      ;
; 2.244 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.511      ;
; 2.252 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.521      ;
; 2.254 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.526      ;
; 2.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.527      ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.030 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.797 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.030 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.923      ;
; 36.047 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.906      ;
; 36.072 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.881      ;
; 36.079 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.874      ;
; 36.138 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.811      ;
; 36.155 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.798      ;
; 36.172 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.781      ;
; 36.181 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.775      ;
; 36.197 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.756      ;
; 36.198 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.758      ;
; 36.204 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.749      ;
; 36.206 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.747      ;
; 36.223 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.733      ;
; 36.230 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.726      ;
; 36.263 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.686      ;
; 36.289 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.663      ;
; 36.290 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.666      ;
; 36.307 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.649      ;
; 36.307 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.649      ;
; 36.324 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.632      ;
; 36.328 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.624      ;
; 36.331 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.622      ;
; 36.332 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.624      ;
; 36.332 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.624      ;
; 36.337 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.619      ;
; 36.339 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.617      ;
; 36.349 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.607      ;
; 36.349 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.607      ;
; 36.354 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.602      ;
; 36.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.600      ;
; 36.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.596      ;
; 36.357 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.599      ;
; 36.374 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.582      ;
; 36.379 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.577      ;
; 36.381 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.575      ;
; 36.386 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.570      ;
; 36.389 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.563      ;
; 36.389 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.567      ;
; 36.406 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.550      ;
; 36.410 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.542      ;
; 36.431 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.525      ;
; 36.437 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.515      ;
; 36.438 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.518      ;
; 36.466 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.490      ;
; 36.476 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.480      ;
; 36.483 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.473      ;
; 36.487 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.478      ;
; 36.493 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.463      ;
; 36.498 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.454      ;
; 36.504 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.461      ;
; 36.508 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.448      ;
; 36.513 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.443      ;
; 36.518 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.438      ;
; 36.525 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.431      ;
; 36.529 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.436      ;
; 36.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.429      ;
; 36.556 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.400      ;
; 36.557 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.408      ;
; 36.565 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.391      ;
; 36.573 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.383      ;
; 36.574 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.391      ;
; 36.574 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.378      ;
; 36.598 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.367      ;
; 36.598 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.358      ;
; 36.599 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.366      ;
; 36.601 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.360      ;
; 36.605 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.351      ;
; 36.606 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.359      ;
; 36.615 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.350      ;
; 36.617 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.348      ;
; 36.625 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.340      ;
; 36.631 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.330      ;
; 36.634 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.331      ;
; 36.640 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.325      ;
; 36.642 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.323      ;
; 36.647 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.318      ;
; 36.652 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.304      ;
; 36.659 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.306      ;
; 36.662 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.303      ;
; 36.666 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.299      ;
; 36.667 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.298      ;
; 36.671 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.290      ;
; 36.672 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.277      ;
; 36.672 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.293      ;
; 36.674 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.291      ;
; 36.679 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.286      ;
; 36.689 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.276      ;
; 36.691 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.270      ;
; 36.694 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.267      ;
; 36.695 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.270      ;
; 36.698 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 3.260      ;
; 36.704 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.261      ;
; 36.708 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.253      ;
; 36.711 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.254      ;
; 36.711 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.254      ;
; 36.712 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.249      ;
; 36.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 3.243      ;
; 36.726 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 3.239      ;
; 36.731 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 3.230      ;
; 36.732 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.224      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.308 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.320 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.379 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.457 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.459 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.466 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.520 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.523 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.529 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.588 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.592 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.599 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.601 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.604 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.609 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.617 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.737      ;
; 0.618 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.619 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.621 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.652 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.658 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.778      ;
; 0.667 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.787      ;
; 0.669 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.793      ;
; 0.671 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.791      ;
; 0.671 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.791      ;
; 0.672 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.792      ;
; 0.673 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.793      ;
; 0.682 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.802      ;
; 0.686 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.700 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.820      ;
; 0.702 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.707 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.834      ;
; 0.729 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.849      ;
; 0.736 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.856      ;
; 0.740 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.744 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.750 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.870      ;
; 0.787 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.907      ;
; 0.798 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.918      ;
; 0.804 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.924      ;
; 0.808 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.928      ;
; 0.813 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.929      ;
; 0.836 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.960      ;
; 0.849 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.969      ;
; 0.851 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.862 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.982      ;
; 0.864 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.984      ;
; 0.889 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.013      ;
; 0.894 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.014      ;
; 0.896 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.023      ;
; 0.906 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.026      ;
; 0.912 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.036      ;
; 0.914 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.034      ;
; 0.927 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.054      ;
; 0.948 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.072      ;
; 0.953 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.073      ;
; 0.968 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.092      ;
; 0.973 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.093      ;
; 0.979 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.099      ;
; 0.982 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.102      ;
; 0.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.113      ;
; 0.987 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.117      ;
; 0.990 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.114      ;
; 0.992 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.116      ;
; 0.996 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.123      ;
; 1.018 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.147      ;
; 1.018 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.147      ;
; 1.018 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.131      ;
; 1.023 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.141      ;
; 1.024 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.147      ;
; 1.025 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.154      ;
; 1.026 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.155      ;
; 1.026 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.155      ;
; 1.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.155      ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 31.003 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.003 ; 0.186 ; N/A      ; N/A     ; 19.716              ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 3476     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 3476     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 286   ; 286  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; sys_clk                                                  ; sys_clk                                                  ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Aug 21 09:02:14 2024
Info: Command: quartus_sta vga_colorbar -c vga_colorbar
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_colorbar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 31.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.003               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.718               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 31.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.582               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.716               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.030               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.797               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Wed Aug 21 09:02:16 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


