

================================================================
== Vivado HLS Report for 'cal_mag_phase'
================================================================
* Date:           Wed Dec 10 22:44:41 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1061|  1061|  1061|  1061|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |                        |             |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module   | min | max | min | max |   Type   |
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |grp_cordic_sqrt_fu_175  |cordic_sqrt  |   35|   35|    1|    1| function |
        +------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1059|  1059|        37|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|    2112|   6724|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     43|
|Register         |        -|      -|     331|      -|
|ShiftMemory      |        -|      -|       0|     28|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    2443|   7995|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       2|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_cordic_sqrt_fu_175  |cordic_sqrt  |        0|      2|  2112|  6724|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |        0|      2|  2112|  6724|
    +------------------------+-------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |exitcond1_reg_692  |  0|   2|    1|          0|
    |tmp_138_reg_738    |  0|   1|    1|          0|
    |tmp_144_reg_746    |  0|   1|    1|          0|
    |tmp_145_reg_750    |  0|   1|    1|          0|
    |tmp_i_reg_720      |  0|   1|    1|          0|
    |tmp_reg_701        |  0|  22|   64|         53|
    +-------------------+---+----+-----+-----------+
    |Total              |  0|  28|   69|         53|
    +-------------------+---+----+-----+-----------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_190_p2                       |     +    |      0|  0|  11|          11|           1|
    |p_Val2_345_fu_652_p2                |     +    |      0|  0|   8|           8|           8|
    |r_V_fu_665_p2                       |     +    |      0|  0|   9|           9|           8|
    |r_V_s_fu_676_p2                     |     +    |      0|  0|  10|          10|           9|
    |tmp4_fu_631_p2                      |     +    |      0|  0|   5|           5|           5|
    |tmp5_fu_643_p2                      |     +    |      0|  0|   8|           8|           8|
    |tmp6_fu_637_p2                      |     +    |      0|  0|   8|           8|           8|
    |x_iteration_V_31_fu_356_p2          |     +    |      0|  0|  32|          32|          32|
    |x_iteration_V_34_fu_431_p2          |     +    |      0|  0|  32|          32|          32|
    |x_iteration_V_37_fu_507_p2          |     +    |      0|  0|  32|          32|          32|
    |y_iteration_V_11_fu_497_p2          |     +    |      0|  0|  32|          32|          32|
    |y_iteration_V_14_fu_591_p2          |     +    |      0|  0|  32|          32|          32|
    |y_iteration_V_18_fu_282_p2          |     +    |      0|  0|  32|          32|          32|
    |y_iteration_V_5_fu_346_p2           |     +    |      0|  0|  32|          32|          32|
    |y_iteration_V_8_fu_423_p2           |     +    |      0|  0|  32|          32|          32|
    |x_iteration_V_27_fu_278_p2          |     -    |      0|  0|  32|          32|          32|
    |x_iteration_V_30_fu_326_p2          |     -    |      0|  0|  32|          32|          32|
    |x_iteration_V_33_fu_415_p2          |     -    |      0|  0|  32|          32|          32|
    |x_iteration_V_36_fu_477_p2          |     -    |      0|  0|  32|          32|          32|
    |x_iteration_V_fu_208_p2             |     -    |      0|  0|  32|           1|          32|
    |y_iteration_V_12_fu_513_p2          |     -    |      0|  0|  32|          32|          32|
    |y_iteration_V_15_fu_596_p2          |     -    |      0|  0|  32|          32|          32|
    |y_iteration_V_3_fu_286_p2           |     -    |      0|  0|  32|          32|          32|
    |y_iteration_V_6_fu_362_p2           |     -    |      0|  0|  32|          32|          32|
    |y_iteration_V_9_fu_436_p2           |     -    |      0|  0|  32|          32|          32|
    |y_iteration_V_fu_214_p2             |     -    |      0|  0|  32|           1|          32|
    |p_Val2_330_fu_567_p3                |  Select  |      0|  0|   8|           1|           8|
    |p_Val2_433_v_i_cast_cast_fu_574_p3  |  Select  |      0|  0|   5|           1|           5|
    |p_Val2_440_v_i_cast_cast_fu_581_p3  |  Select  |      0|  0|   4|           1|           4|
    |p_Val2_447_v_i_cast_cast_fu_608_p3  |  Select  |      0|  0|   3|           1|           3|
    |p_Val2_450_v_i_cast_cast_fu_623_p3  |  Select  |      0|  0|   2|           1|           2|
    |r_V_145_1_i_fu_553_p3               |  Select  |      0|  0|   8|           1|           8|
    |r_V_150_1_i_fu_560_p3               |  Select  |      0|  0|   7|           1|           6|
    |x_iteration_V_39_fu_228_p3          |  Select  |      0|  0|  32|           1|          32|
    |x_iteration_V_40_fu_297_p3          |  Select  |      0|  0|  32|           1|          32|
    |x_iteration_V_41_fu_376_p3          |  Select  |      0|  0|  32|           1|          32|
    |x_iteration_V_42_fu_448_p3          |  Select  |      0|  0|  32|           1|          32|
    |x_iteration_V_43_fu_527_p3          |  Select  |      0|  0|  32|           1|          32|
    |y_iteration_V_17_fu_220_p3          |  Select  |      0|  0|  32|           1|          32|
    |y_iteration_V_19_fu_290_p3          |  Select  |      0|  0|  32|           1|          32|
    |y_iteration_V_20_fu_368_p3          |  Select  |      0|  0|  32|           1|          32|
    |y_iteration_V_21_fu_441_p3          |  Select  |      0|  0|  32|           1|          32|
    |y_iteration_V_22_fu_519_p3          |  Select  |      0|  0|  32|           1|          32|
    |y_iteration_V_23_fu_601_p3          |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_372                      |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_663                      |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_783                      |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_785                      |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_272_p2                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_184_p2                 |   icmp   |      0|  0|  14|          11|          12|
    |not2_fu_260_p2                      |   icmp   |      0|  0|  40|          32|           1|
    |not3_fu_266_p2                      |   icmp   |      0|  0|  40|          32|           1|
    |tmp_i_fu_202_p2                     |   icmp   |      0|  0|  40|          32|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1200|         735|        1063|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |i_reg_163              |  11|          2|   11|         22|
    |phaseFrame_V_address1  |  10|          3|   10|         30|
    |phaseFrame_V_d0        |  11|          2|   11|         22|
    |phaseFrame_V_d1        |  11|          3|   11|         33|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  43|         10|   43|        107|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+-----+-----------+
    |                 Name                 | FF | Bits| Const Bits|
    +--------------------------------------+----+-----+-----------+
    |ap_CS_fsm                             |   2|    2|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it10                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it11                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it12                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it13                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it14                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it15                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it16                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it17                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it18                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it19                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it20                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it21                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it22                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it23                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it24                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it25                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it26                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it27                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it28                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it29                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it30                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it31                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it32                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it33                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it34                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it35                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it36                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it8                 |   1|    1|          0|
    |ap_reg_ppiten_pp0_it9                 |   1|    1|          0|
    |ap_reg_ppstg_tmp_139_reg_757_pp0_it3  |   1|    1|          0|
    |ap_reg_ppstg_tmp_140_reg_774_pp0_it3  |   1|    1|          0|
    |exitcond1_reg_692                     |   1|    1|          0|
    |i_reg_163                             |  11|   11|          0|
    |tmp4_reg_814                          |   4|    5|          1|
    |tmp5_reg_819                          |   7|    8|          1|
    |tmp_138_reg_738                       |   1|    1|          0|
    |tmp_139_reg_757                       |   1|    1|          0|
    |tmp_140_reg_774                       |   1|    1|          0|
    |tmp_141_reg_792                       |   1|    1|          0|
    |tmp_142_reg_803                       |   1|    1|          0|
    |tmp_144_reg_746                       |   1|    1|          0|
    |tmp_145_reg_750                       |   1|    1|          0|
    |tmp_318_i_reg_781                     |  30|   30|          0|
    |tmp_320_i_reg_787                     |  30|   30|          0|
    |tmp_338_i_reg_809                     |  28|   28|          0|
    |tmp_i_reg_720                         |   1|    1|          0|
    |tmp_reg_701                           |  11|   64|         53|
    |x_iteration_V_39_reg_731              |  32|   32|          0|
    |x_iteration_V_41_reg_768              |  32|   32|          0|
    |y_iteration_V_17_reg_724              |  32|   32|          0|
    |y_iteration_V_20_reg_762              |  32|   32|          0|
    |y_iteration_V_22_reg_797              |  32|   32|          0|
    +--------------------------------------+----+-----+-----------+
    |Total                                 | 331|  386|         55|
    +--------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+-----------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol | Source Object |    C Type    |
+-----------------------+-----+-----+-----------+---------------+--------------+
|ap_clk                 |  in |    1|          -| cal_mag_phase | return value |
|ap_rst                 |  in |    1|          -| cal_mag_phase | return value |
|ap_start               |  in |    1|          -| cal_mag_phase | return value |
|ap_done                | out |    1|          -| cal_mag_phase | return value |
|ap_idle                | out |    1|          -| cal_mag_phase | return value |
|ap_ready               | out |    1|          -| cal_mag_phase | return value |
|magFrame_V_address0    | out |   10| ap_memory |   magFrame_V  |     array    |
|magFrame_V_ce0         | out |    1| ap_memory |   magFrame_V  |     array    |
|magFrame_V_we0         | out |    1| ap_memory |   magFrame_V  |     array    |
|magFrame_V_d0          | out |   32| ap_memory |   magFrame_V  |     array    |
|phaseFrame_V_address0  | out |   10| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_ce0       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_we0       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_d0        | out |   11| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_address1  | out |   10| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_ce1       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_we1       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_d1        | out |   11| ap_memory |  phaseFrame_V |     array    |
|real_V_address0        | out |   10| ap_memory |     real_V    |     array    |
|real_V_ce0             | out |    1| ap_memory |     real_V    |     array    |
|real_V_q0              |  in |   32| ap_memory |     real_V    |     array    |
|imag_V_address0        | out |   10| ap_memory |     imag_V    |     array    |
|imag_V_ce0             | out |    1| ap_memory |     imag_V    |     array    |
|imag_V_q0              |  in |   32| ap_memory |     imag_V    |     array    |
+-----------------------+-----+-----+-----------+---------------+--------------+

