{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392924264829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392924264829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 11:24:24 2014 " "Processing started: Thu Feb 20 11:24:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392924264829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392924264829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392924264829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1392924265500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePortRAM_Inst0-rtl " "Found design unit 1: SinglePortRAM_Inst0-rtl" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266389 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRAM_Inst0 " "Found entity 1: SinglePortRAM_Inst0" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter_8_bit-rtl " "Found design unit 1: Shifter_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter_8_bit " "Found entity 1: Shifter_8_bit" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_256x8b_0-rtl " "Found design unit 1: RAM_256x8b_0-rtl" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266530 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256x8b_0 " "Found entity 1: RAM_256x8b_0" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-rtl " "Found design unit 1: Program_Counter-rtl" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-rtl " "Found design unit 1: PC_Incrementer-rtl" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266655 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Found entity 1: PC_Incrementer" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_enable-rtl " "Found design unit 1: output_enable-rtl" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266733 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_enable " "Found entity 1: output_enable" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_ROM-rtl " "Found design unit 1: Instruction_ROM-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_ROM " "Found entity 1: Instruction_ROM" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-rtl " "Found design unit 1: Instruction_Register-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266857 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit_pkg " "Found design unit 1: CPU_Subsystem_8_bit_pkg" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit-rtl " "Found design unit 1: CPU_Subsystem_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266998 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit " "Found entity 1: CPU_Subsystem_8_bit" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924266998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924266998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-rtl " "Found design unit 1: Control_Unit-rtl" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924267076 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924267076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924267076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logical_Unit_8_bit-rtl " "Found design unit 1: Arithmetic_Logical_Unit_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924267138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logical_Unit_8_bit " "Found entity 1: Arithmetic_Logical_Unit_8_bit" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924267138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924267138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator-rtl " "Found design unit 1: Accumulator-rtl" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924267216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392924267216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392924267216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Subsystem_8_bit " "Elaborating entity \"CPU_Subsystem_8_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1392924267357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Accumulator_out1_signed CPU_Subsystem_8_bit.vhd(242) " "Verilog HDL or VHDL warning at CPU_Subsystem_8_bit.vhd(242): object \"Accumulator_out1_signed\" assigned a value but never read" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1392924267357 "|CPU_Subsystem_8_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC_Incrementer PC_Incrementer:u_PC_Incrementer A:rtl " "Elaborating entity \"PC_Incrementer\" using architecture \"A:rtl\" for hierarchy \"PC_Incrementer:u_PC_Incrementer\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_PC_Incrementer" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 251 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924267481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Program_Counter Program_Counter:u_Program_Counter A:rtl " "Elaborating entity \"Program_Counter\" using architecture \"A:rtl\" for hierarchy \"Program_Counter:u_Program_Counter\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Program_Counter" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 257 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924267575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_ROM Instruction_ROM:u_Instruction_ROM A:rtl " "Elaborating entity \"Instruction_ROM\" using architecture \"A:rtl\" for hierarchy \"Instruction_ROM:u_Instruction_ROM\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_ROM" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 266 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924267669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_Register Instruction_Register:u_Instruction_Register A:rtl " "Elaborating entity \"Instruction_Register\" using architecture \"A:rtl\" for hierarchy \"Instruction_Register:u_Instruction_Register\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_Register" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 275 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Arithmetic_Logical_Unit_8_bit Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit A:rtl " "Elaborating entity \"Arithmetic_Logical_Unit_8_bit\" using architecture \"A:rtl\" for hierarchy \"Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Arithmetic_Logical_Unit_8_bit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Shifter_8_bit Shifter_8_bit:u_Shifter_8_bit A:rtl " "Elaborating entity \"Shifter_8_bit\" using architecture \"A:rtl\" for hierarchy \"Shifter_8_bit:u_Shifter_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Shifter_8_bit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 293 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Control_Unit Control_Unit:u_Control_Unit A:rtl " "Elaborating entity \"Control_Unit\" using architecture \"A:rtl\" for hierarchy \"Control_Unit:u_Control_Unit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Control_Unit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 301 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Accumulator Accumulator:u_Accumulator A:rtl " "Elaborating entity \"Accumulator\" using architecture \"A:rtl\" for hierarchy \"Accumulator:u_Accumulator\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Accumulator" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 324 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SinglePortRAM_Inst0 SinglePortRAM_Inst0:u_SinglePortRAM_Inst0 A:rtl " "Elaborating entity \"SinglePortRAM_Inst0\" using architecture \"A:rtl\" for hierarchy \"SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_SinglePortRAM_Inst0" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 334 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM_256x8b_0 SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0 A:rtl " "Elaborating entity \"RAM_256x8b_0\" using architecture \"A:rtl\" for hierarchy \"SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\"" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "u_RAM_256x8b_0" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "output_enable output_enable:u_output_enable A:rtl " "Elaborating entity \"output_enable\" using architecture \"A:rtl\" for hierarchy \"output_enable:u_output_enable\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_output_enable" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392924268917 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\|ram " "RAM logic \"SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\|ram\" is uninferred due to asynchronous read logic" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "ram" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1392924270166 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1392924270166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[1\] GND " "Pin \"hlt\[1\]\" is stuck at GND" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392924273304 "|CPU_Subsystem_8_bit|hlt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[2\] GND " "Pin \"hlt\[2\]\" is stuck at GND" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392924273304 "|CPU_Subsystem_8_bit|hlt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[3\] GND " "Pin \"hlt\[3\]\" is stuck at GND" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392924273304 "|CPU_Subsystem_8_bit|hlt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[4\] GND " "Pin \"hlt\[4\]\" is stuck at GND" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392924273304 "|CPU_Subsystem_8_bit|hlt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[5\] GND " "Pin \"hlt\[5\]\" is stuck at GND" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392924273304 "|CPU_Subsystem_8_bit|hlt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[6\] GND " "Pin \"hlt\[6\]\" is stuck at GND" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392924273304 "|CPU_Subsystem_8_bit|hlt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[7\] GND " "Pin \"hlt\[7\]\" is stuck at GND" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392924273304 "|CPU_Subsystem_8_bit|hlt[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1392924273304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1392924273803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1392924276109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392924276109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3408 " "Implemented 3408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1392924276905 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1392924276905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3387 " "Implemented 3387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1392924276905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1392924276905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392924277154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 11:24:37 2014 " "Processing ended: Thu Feb 20 11:24:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392924277154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392924277154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392924277154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392924277154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392924281072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392924281088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 11:24:40 2014 " "Processing started: Thu Feb 20 11:24:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392924281088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1392924281088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1392924281088 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1392924281197 ""}
{ "Info" "0" "" "Project  = matlab2vhdl" {  } {  } 0 0 "Project  = matlab2vhdl" 0 0 "Fitter" 0 0 1392924281197 ""}
{ "Info" "0" "" "Revision = CPU_Subsystem_8_bit" {  } {  } 0 0 "Revision = CPU_Subsystem_8_bit" 0 0 "Fitter" 0 0 1392924281197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1392924281696 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_Subsystem_8_bit 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"CPU_Subsystem_8_bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1392924281821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1392924281883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1392924281883 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1392924282117 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1392924282149 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1392924282719 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ce_out " "Pin ce_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ce_out } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ce_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[0\] " "Pin ext_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[0] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[1\] " "Pin ext_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[1] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[2\] " "Pin ext_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[2] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[3\] " "Pin ext_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[3] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[4\] " "Pin ext_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[4] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[5\] " "Pin ext_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[5] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[6\] " "Pin ext_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[6] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[7\] " "Pin ext_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[7] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[0\] " "Pin hlt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[0] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[1\] " "Pin hlt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[1] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[2\] " "Pin hlt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[2] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[3\] " "Pin hlt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[3] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[4\] " "Pin hlt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[4] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[5\] " "Pin hlt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[5] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[6\] " "Pin hlt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[6] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[7\] " "Pin hlt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[7] } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 56 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_enable " "Pin clk_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_enable } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 50 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 51 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master_reset " "Pin master_reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { master_reset } } } { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 53 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1392924283232 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1392924283232 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1392924291344 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1392924291359 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1392924291890 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2161 global CLKCTRL_G11 " "clk~inputCLKENA0 with 2161 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1392924291905 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1392924291905 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1392924291999 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392924292030 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_Subsystem_8_bit.sdc " "Synopsys Design Constraints File file not found: 'CPU_Subsystem_8_bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1392924292779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1392924292779 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1392924292826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1392924292826 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1392924292826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1392924292873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1392924292888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1392924292888 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1392924292904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1392924292904 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1392924292904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1392924293013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1392924293029 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1392924293029 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392924293231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1392924303824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392924305399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1392924305415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1392924312700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392924312700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1392924314572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1392924329096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1392924329096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392924347535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1392924347535 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1392924347535 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.04 " "Total time spent on timing analysis during the Fitter is 3.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1392924352511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1392924352792 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1392924352792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1392924357831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1392924358049 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1392924358049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1392924363665 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392924370373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit.fit.smsg " "Generated suppressed messages file M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1392924371450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1523 " "Peak virtual memory: 1523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392924375365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 11:26:15 2014 " "Processing ended: Thu Feb 20 11:26:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392924375365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392924375365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392924375365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1392924375365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1392924379983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392924379983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 11:26:19 2014 " "Processing started: Thu Feb 20 11:26:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392924379983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1392924379983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1392924379983 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1392924389125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392924394678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 11:26:34 2014 " "Processing ended: Thu Feb 20 11:26:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392924394678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392924394678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392924394678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1392924394678 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1392924395505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1392924396940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392924396956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 11:26:36 2014 " "Processing started: Thu Feb 20 11:26:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392924396956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392924396956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_sta matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392924396956 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1392924397065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1392924398516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1392924398594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1392924398594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_Subsystem_8_bit.sdc " "Synopsys Design Constraints File file not found: 'CPU_Subsystem_8_bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1392924400591 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1392924400591 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1392924400606 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1392924400606 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1392924400622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1392924400622 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1392924400637 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1392924400747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1392924401199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1392924401199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.391 " "Worst-case setup slack is -9.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.391          -15687.329 clk  " "   -9.391          -15687.329 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924401230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.589 " "Worst-case hold slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 clk  " "    0.589               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924401277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924401293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924401324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -2418.228 clk  " "   -0.724           -2418.228 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924401339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924401339 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1392924401558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1392924401620 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1392924401620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1392924407564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1392924408297 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1392924408297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.739 " "Worst-case setup slack is -9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.739          -15681.346 clk  " "   -9.739          -15681.346 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924408328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.569 " "Worst-case hold slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 clk  " "    0.569               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924408375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924408406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924408422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -2453.108 clk  " "   -0.724           -2453.108 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924408437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924408437 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1392924408640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1392924409139 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1392924409139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1392924414256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1392924414755 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1392924414755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.893 " "Worst-case setup slack is -3.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.893           -5772.936 clk  " "   -3.893           -5772.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924414771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924414833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924414849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924414865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.077 " "Worst-case minimum pulse width slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077            -148.087 clk  " "   -0.077            -148.087 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924414896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924414896 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1392924415083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1392924416081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1392924416081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.581 " "Worst-case setup slack is -3.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.581           -5158.526 clk  " "   -3.581           -5158.526 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924416097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924416159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924416175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1392924416206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.078 " "Worst-case minimum pulse width slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078            -151.983 clk  " "   -0.078            -151.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392924416222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392924416222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1392924418390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1392924418406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392924418749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 11:26:58 2014 " "Processing ended: Thu Feb 20 11:26:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392924418749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392924418749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392924418749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392924418749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392924421323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392924421339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 11:27:01 2014 " "Processing started: Thu Feb 20 11:27:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392924421339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392924421339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392924421339 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1392924423179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392924423429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 11:27:03 2014 " "Processing ended: Thu Feb 20 11:27:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392924423429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392924423429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392924423429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392924423429 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392924424225 ""}
