# SystemVerilog-TestBench-Generator
This code file written in cpp help you to create testbench code for System Verilog Hardware Description Language (HDL)
Generating Test Case for HDL SystemVerilog can be boring and led many errors to happend, 
this code here generate Test case for all the possible values for your hardware design in binary; 
Esp. great for CS223 / EEE201 enrolling students in Bilkent University or any student who takes Digital Design course in collage. 
