$date
	Wed Feb 15 11:28:57 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Testbench $end
$var wire 2 ! status [1:0] $end
$var wire 16 " result [15:0] $end
$var wire 1 # prediction $end
$var wire 1 $ done $end
$var wire 3 % ctrlword [2:0] $end
$var reg 1 & clk $end
$var reg 16 ' data [15:0] $end
$var reg 1 ( preset $end
$scope module ctrl_unit $end
$var wire 1 & clk $end
$var wire 3 ) ctrlword [2:0] $end
$var wire 1 ( preset $end
$var wire 2 * status [1:0] $end
$var wire 3 + nextstate [2:0] $end
$var reg 3 , state [2:0] $end
$upscope $end
$scope module gauss_unit $end
$var wire 1 - clk $end
$var wire 3 . ctrlword [2:0] $end
$var wire 16 / data [15:0] $end
$var wire 16 0 result [15:0] $end
$var wire 1 # prediction $end
$var wire 1 $ done $end
$var reg 16 1 acum [15:0] $end
$var reg 16 2 n [15:0] $end
$var reg 1 3 status $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
bx 2
bx 1
bx 0
b1 /
bx .
1-
bx ,
b0x +
b0x *
bx )
1(
b1 '
0&
bx %
x$
x#
bx "
b0x !
$end
#10
b1 +
b1 %
b1 )
b1 .
b1 ,
0-
1&
#20
1#
b1 !
b1 *
13
b0 "
b0 0
b0 1
0$
b1 2
1-
0&
#25
0(
#30
0-
1&
#40
1-
0&
#50
0-
1&
#60
1-
0&
#70
0-
1&
#80
1-
0&
#90
0-
1&
#100
1-
0&
#110
0-
1&
#120
1-
0&
#125
