<stg><name>extract_col</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:0  %j = alloca i32

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl:1  %col_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="3">
<![CDATA[
codeRepl:2  %tmp_s = zext i3 %col_read to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:3  %inp_csc_colptr_addr = getelementptr [6 x i32]* %inp_csc_colptr, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="inp_csc_colptr_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:4  %start_idx = load i32* %inp_csc_colptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl:5  %tmp_1 = add i3 %col_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="3">
<![CDATA[
codeRepl:6  %tmp_2 = zext i3 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:7  %inp_csc_colptr_addr_1 = getelementptr [6 x i32]* %inp_csc_colptr, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="inp_csc_colptr_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:8  %end_idx = load i32* %inp_csc_colptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:4  %start_idx = load i32* %inp_csc_colptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:8  %end_idx = load i32* %inp_csc_colptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:9  store i32 %start_idx, i32* %j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:10  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %codeRepl ], [ %i_2, %.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
:1  %i_cast1 = zext i3 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_2 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:0  %j_load = load i32* %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3 = icmp slt i32 %j_load, %end_idx

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_3, label %2, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4 = sext i32 %j_load to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inp_csc_rowind_addr = getelementptr [20 x i32]* %inp_csc_rowind, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
:2  %inp_csc_rowind_load = load i32* %inp_csc_rowind_addr, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
:2  %inp_csc_rowind_load = load i32* %inp_csc_rowind_addr, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5 = icmp eq i32 %inp_csc_rowind_load, %i_cast1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5, label %3, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %tmp = trunc i3 %i to i2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  switch i2 %tmp, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="2"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store i32 0, i32* @out_col_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="2"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store i32 0, i32* @out_col_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0  store i32 0, i32* @out_col_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="3"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store i32 0, i32* @out_col_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp" val="3"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit9:0  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %inp_csc_data_V_addr = getelementptr [20 x i32]* %inp_csc_data_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:1  %inp_csc_data_V_load = load i32* %inp_csc_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="3">
<![CDATA[
:2  %tmp_6 = trunc i3 %i to i2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:1  %inp_csc_data_V_load = load i32* %inp_csc_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:3  switch i2 %tmp_6, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0  store i32 %inp_csc_data_V_load, i32* @out_col_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  store i32 %inp_csc_data_V_load, i32* @out_col_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0:0  store i32 %inp_csc_data_V_load, i32* @out_col_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0  store i32 %inp_csc_data_V_load, i32* @out_col_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
:0  %j_load_1 = load i32* %j

]]></Node>
<StgValue><ssdm name="j_load_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %j_2 = add nsw i32 %j_load_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %j_2, i32* %j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.backedge:0  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="inp_csc_colptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inp_csc_colptr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="inp_csc_rowind" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inp_csc_rowind"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="inp_csc_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inp_csc_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="col" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="col"/></StgValue>
</port>
<port id="76" name="out_col_V_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_col_V_0"/></StgValue>
</port>
<port id="77" name="out_col_V_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_col_V_1"/></StgValue>
</port>
<port id="78" name="out_col_V_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_col_V_2"/></StgValue>
</port>
<port id="79" name="out_col_V_3" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_col_V_3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="j" fromId="80" toId="6">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i3" to="col_read" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="col" to="col_read" fromId="75" toId="7">
</dataflow>
<dataflow id="85" from="col_read" to="tmp_s" fromId="7" toId="8">
</dataflow>
<dataflow id="86" from="inp_csc_colptr" to="inp_csc_colptr_addr" fromId="72" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_87" to="inp_csc_colptr_addr" fromId="87" toId="9">
</dataflow>
<dataflow id="89" from="tmp_s" to="inp_csc_colptr_addr" fromId="8" toId="9">
</dataflow>
<dataflow id="90" from="inp_csc_colptr_addr" to="start_idx" fromId="9" toId="10">
</dataflow>
<dataflow id="91" from="col_read" to="tmp_1" fromId="7" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_92" to="tmp_1" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="tmp_1" to="tmp_2" fromId="11" toId="12">
</dataflow>
<dataflow id="95" from="inp_csc_colptr" to="inp_csc_colptr_addr_1" fromId="72" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_87" to="inp_csc_colptr_addr_1" fromId="87" toId="13">
</dataflow>
<dataflow id="97" from="tmp_2" to="inp_csc_colptr_addr_1" fromId="12" toId="13">
</dataflow>
<dataflow id="98" from="inp_csc_colptr_addr_1" to="end_idx" fromId="13" toId="14">
</dataflow>
<dataflow id="99" from="inp_csc_colptr_addr" to="start_idx" fromId="9" toId="15">
</dataflow>
<dataflow id="100" from="inp_csc_colptr_addr_1" to="end_idx" fromId="13" toId="16">
</dataflow>
<dataflow id="101" from="start_idx" to="StgValue_17" fromId="15" toId="17">
</dataflow>
<dataflow id="102" from="j" to="StgValue_17" fromId="6" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="i" fromId="103" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="StgValue_18" to="i" fromId="18" toId="19">
</dataflow>
<dataflow id="106" from="i_2" to="i" fromId="23" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="StgValue_63" to="i" fromId="63" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="108" from="i" to="i_cast1" fromId="19" toId="20">
</dataflow>
<dataflow id="109" from="i" to="exitcond" fromId="19" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="exitcond" fromId="110" toId="21">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="StgValue_22" fromId="112" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_114" to="StgValue_22" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_114" to="StgValue_22" fromId="114" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_114" to="StgValue_22" fromId="114" toId="22">
</dataflow>
<dataflow id="118" from="i" to="i_2" fromId="19" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_92" to="i_2" fromId="92" toId="23">
</dataflow>
<dataflow id="120" from="exitcond" to="StgValue_24" fromId="21" toId="24">
</dataflow>
<dataflow id="121" from="j" to="j_load" fromId="6" toId="25">
</dataflow>
<dataflow id="122" from="j_load" to="tmp_3" fromId="25" toId="26">
</dataflow>
<dataflow id="123" from="end_idx" to="tmp_3" fromId="16" toId="26">
</dataflow>
<dataflow id="124" from="tmp_3" to="StgValue_27" fromId="26" toId="27">
</dataflow>
<dataflow id="125" from="j_load" to="tmp_4" fromId="25" toId="28">
</dataflow>
<dataflow id="126" from="inp_csc_rowind" to="inp_csc_rowind_addr" fromId="73" toId="29">
</dataflow>
<dataflow id="127" from="StgValue_87" to="inp_csc_rowind_addr" fromId="87" toId="29">
</dataflow>
<dataflow id="128" from="tmp_4" to="inp_csc_rowind_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="129" from="inp_csc_rowind_addr" to="inp_csc_rowind_load" fromId="29" toId="30">
</dataflow>
<dataflow id="130" from="inp_csc_rowind_addr" to="inp_csc_rowind_load" fromId="29" toId="32">
</dataflow>
<dataflow id="131" from="inp_csc_rowind_load" to="tmp_5" fromId="32" toId="33">
</dataflow>
<dataflow id="132" from="i_cast1" to="tmp_5" fromId="20" toId="33">
</dataflow>
<dataflow id="133" from="tmp_5" to="StgValue_34" fromId="33" toId="34">
</dataflow>
<dataflow id="134" from="i" to="tmp" fromId="19" toId="35">
</dataflow>
<dataflow id="135" from="tmp" to="StgValue_36" fromId="35" toId="36">
</dataflow>
<dataflow id="137" from="StgValue_136" to="StgValue_36" fromId="136" toId="36">
</dataflow>
<dataflow id="139" from="StgValue_138" to="StgValue_36" fromId="138" toId="36">
</dataflow>
<dataflow id="141" from="StgValue_140" to="StgValue_36" fromId="140" toId="36">
</dataflow>
<dataflow id="143" from="StgValue_142" to="StgValue_37" fromId="142" toId="37">
</dataflow>
<dataflow id="144" from="out_col_V_2" to="StgValue_37" fromId="78" toId="37">
</dataflow>
<dataflow id="145" from="StgValue_142" to="StgValue_39" fromId="142" toId="39">
</dataflow>
<dataflow id="146" from="out_col_V_1" to="StgValue_39" fromId="77" toId="39">
</dataflow>
<dataflow id="147" from="StgValue_142" to="StgValue_41" fromId="142" toId="41">
</dataflow>
<dataflow id="148" from="out_col_V_0" to="StgValue_41" fromId="76" toId="41">
</dataflow>
<dataflow id="149" from="StgValue_142" to="StgValue_43" fromId="142" toId="43">
</dataflow>
<dataflow id="150" from="out_col_V_3" to="StgValue_43" fromId="79" toId="43">
</dataflow>
<dataflow id="151" from="inp_csc_data_V" to="inp_csc_data_V_addr" fromId="74" toId="46">
</dataflow>
<dataflow id="152" from="StgValue_87" to="inp_csc_data_V_addr" fromId="87" toId="46">
</dataflow>
<dataflow id="153" from="tmp_4" to="inp_csc_data_V_addr" fromId="28" toId="46">
</dataflow>
<dataflow id="154" from="inp_csc_data_V_addr" to="inp_csc_data_V_load" fromId="46" toId="47">
</dataflow>
<dataflow id="155" from="i" to="tmp_6" fromId="19" toId="48">
</dataflow>
<dataflow id="156" from="inp_csc_data_V_addr" to="inp_csc_data_V_load" fromId="46" toId="49">
</dataflow>
<dataflow id="157" from="tmp_6" to="StgValue_50" fromId="48" toId="50">
</dataflow>
<dataflow id="158" from="StgValue_136" to="StgValue_50" fromId="136" toId="50">
</dataflow>
<dataflow id="159" from="StgValue_138" to="StgValue_50" fromId="138" toId="50">
</dataflow>
<dataflow id="160" from="StgValue_140" to="StgValue_50" fromId="140" toId="50">
</dataflow>
<dataflow id="161" from="inp_csc_data_V_load" to="StgValue_51" fromId="49" toId="51">
</dataflow>
<dataflow id="162" from="out_col_V_2" to="StgValue_51" fromId="78" toId="51">
</dataflow>
<dataflow id="163" from="inp_csc_data_V_load" to="StgValue_53" fromId="49" toId="53">
</dataflow>
<dataflow id="164" from="out_col_V_1" to="StgValue_53" fromId="77" toId="53">
</dataflow>
<dataflow id="165" from="inp_csc_data_V_load" to="StgValue_55" fromId="49" toId="55">
</dataflow>
<dataflow id="166" from="out_col_V_0" to="StgValue_55" fromId="76" toId="55">
</dataflow>
<dataflow id="167" from="inp_csc_data_V_load" to="StgValue_57" fromId="49" toId="57">
</dataflow>
<dataflow id="168" from="out_col_V_3" to="StgValue_57" fromId="79" toId="57">
</dataflow>
<dataflow id="169" from="j" to="j_load_1" fromId="6" toId="59">
</dataflow>
<dataflow id="170" from="j_load_1" to="j_2" fromId="59" toId="60">
</dataflow>
<dataflow id="171" from="StgValue_80" to="j_2" fromId="80" toId="60">
</dataflow>
<dataflow id="172" from="j_2" to="StgValue_61" fromId="60" toId="61">
</dataflow>
<dataflow id="173" from="j" to="StgValue_61" fromId="6" toId="61">
</dataflow>
<dataflow id="174" from="exitcond" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="175" from="tmp_3" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="176" from="tmp_3" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="177" from="tmp_5" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="178" from="tmp" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="179" from="tmp_3" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="180" from="tmp_5" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="181" from="tmp_6" to="StgValue_5" fromId="48" toId="5">
</dataflow>
</dataflows>


</stg>
