// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE30F23C7 Package FBGA484
// 

//
// This file contains Fast Corner delays for the design using part EP4CE30F23C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "sobel_top")
  (DATE "08/02/2018 15:12:54")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE r_pixel\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1579:1579:1579) (1814:1814:1814))
        (IOPATH i o (1657:1657:1657) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE g_pixel\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1574:1574:1574) (1781:1781:1781))
        (IOPATH i o (1627:1627:1627) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE b_pixel\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1517:1517:1517) (1733:1733:1733))
        (IOPATH i o (1657:1657:1657) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (306:306:306) (346:346:346))
        (IOPATH i o (1657:1657:1657) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (462:462:462) (538:538:538))
        (IOPATH i o (1667:1667:1667) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1922:1922:1922) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE vpll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (2335:2335:2335) (2335:2335:2335))
        (PORT inclk[0] (1133:1133:1133) (1133:1133:1133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vpll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1143:1143:1143) (1139:1139:1139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (203:203:203))
        (PORT datab (503:503:503) (615:615:615))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (199:199:199))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|v_sync_signal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (PORT datab (503:503:503) (615:615:615))
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (204:204:204))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[5\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sync_counter\[7\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|sync_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (200:200:200))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (350:350:350) (420:420:420))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|v_sync_signal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (136:136:136) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[5\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|column_counter\[8\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (200:200:200))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (310:310:310))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datac (133:133:133) (181:181:181))
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (PORT datab (503:503:503) (614:614:614))
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (253:253:253))
        (PORT datad (195:195:195) (223:223:223))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (306:306:306))
        (PORT datab (331:331:331) (403:403:403))
        (PORT datac (135:135:135) (185:185:185))
        (PORT datad (420:420:420) (496:496:496))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rtl\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (306:306:306))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rtl\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (875:875:875) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|column_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3140:3140:3140) (2796:2796:2796))
        (PORT sclr (730:730:730) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (307:307:307))
        (PORT datab (114:114:114) (146:146:146))
        (PORT datac (134:134:134) (184:184:184))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|next\.V_SYNC_STATE_213)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (230:230:230))
        (PORT datac (845:845:845) (881:881:881))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|state\.V_SYNC_STATE)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3012:3012:3012) (2681:2681:2681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga\|sending_pixel\~2clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1422:1422:1422) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (277:277:277))
        (PORT datab (137:137:137) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|row_counter\[9\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|row_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (566:566:566))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (305:305:305))
        (PORT datab (331:331:331) (403:403:403))
        (PORT datac (306:306:306) (352:352:352))
        (PORT datad (420:420:420) (496:496:496))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (205:205:205))
        (PORT datab (499:499:499) (611:611:611))
        (PORT datac (130:130:130) (177:177:177))
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (383:383:383))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (135:135:135) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga\|Selector0\~4clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (907:907:907) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|next\.H_SYNC_STATE_224)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (846:846:846) (882:882:882))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|state\.H_SYNC_STATE)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3012:3012:3012) (2681:2681:2681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (147:147:147))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (135:135:135) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (397:397:397))
        (PORT datac (194:194:194) (249:249:249))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|next\.PIXEL_VALID_235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datac (844:844:844) (880:880:880))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|state\.PIXEL_VALID\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|state\.PIXEL_VALID)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3012:3012:3012) (2681:2681:2681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sending_pixel\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (194:194:194))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|sending_pixel\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (448:448:448))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (202:202:202) (249:249:249))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (409:409:409))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2550:2550:2550) (2272:2272:2272))
        (PORT ena (1432:1432:1432) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (222:222:222) (281:281:281))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|read_address\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (424:424:424))
        (PORT datac (93:93:93) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (203:203:203))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|read_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (335:335:335) (402:402:402))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (288:288:288))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|read_address\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (424:424:424))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (313:313:313))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (586:586:586))
        (PORT datab (512:512:512) (627:627:627))
        (PORT datac (320:320:320) (389:389:389))
        (PORT datad (343:343:343) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (205:205:205))
        (PORT datab (247:247:247) (313:313:313))
        (PORT datac (133:133:133) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (569:569:569))
        (PORT datab (595:595:595) (728:728:728))
        (PORT datac (433:433:433) (534:534:534))
        (PORT datad (467:467:467) (560:560:560))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (316:316:316) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (284:284:284))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_pc\|read_address\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (335:335:335) (401:401:401))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_pc\|read_address\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2838:2838:2838) (2515:2515:2515))
        (PORT ena (1454:1454:1454) (1324:1324:1324))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (976:976:976))
        (PORT asdata (317:317:317) (362:362:362))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (968:968:968))
        (PORT asdata (389:389:389) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2297w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (499:499:499))
        (PORT datab (254:254:254) (318:318:318))
        (PORT datac (238:238:238) (298:298:298))
        (PORT datad (232:232:232) (290:290:290))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2317w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (154:154:154))
        (PORT datac (280:280:280) (357:357:357))
        (PORT datad (244:244:244) (311:311:311))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1967:1967:1967))
        (PORT clk (1180:1180:1180) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (2146:2146:2146))
        (PORT d[1] (1863:1863:1863) (2146:2146:2146))
        (PORT d[2] (1863:1863:1863) (2146:2146:2146))
        (PORT d[3] (1863:1863:1863) (2146:2146:2146))
        (PORT d[4] (1863:1863:1863) (2146:2146:2146))
        (PORT d[5] (1727:1727:1727) (2002:2002:2002))
        (PORT d[6] (1727:1727:1727) (2002:2002:2002))
        (PORT d[7] (1727:1727:1727) (2002:2002:2002))
        (PORT d[8] (1727:1727:1727) (2002:2002:2002))
        (PORT d[9] (1727:1727:1727) (2002:2002:2002))
        (PORT d[10] (1727:1727:1727) (2002:2002:2002))
        (PORT d[11] (1727:1727:1727) (2002:2002:2002))
        (PORT d[12] (1727:1727:1727) (2002:2002:2002))
        (PORT clk (1178:1178:1178) (1198:1198:1198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (942:942:942))
        (PORT d[1] (807:807:807) (934:934:934))
        (PORT d[2] (971:971:971) (1135:1135:1135))
        (PORT d[3] (987:987:987) (1142:1142:1142))
        (PORT d[4] (1227:1227:1227) (1443:1443:1443))
        (PORT d[5] (804:804:804) (926:926:926))
        (PORT d[6] (961:961:961) (1135:1135:1135))
        (PORT d[7] (1301:1301:1301) (1523:1523:1523))
        (PORT d[8] (1340:1340:1340) (1577:1577:1577))
        (PORT d[9] (837:837:837) (969:969:969))
        (PORT d[10] (761:761:761) (877:877:877))
        (PORT d[11] (976:976:976) (1154:1154:1154))
        (PORT d[12] (802:802:802) (959:959:959))
        (PORT clk (1148:1148:1148) (1148:1148:1148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT d[0] (689:689:689) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1149:1149:1149))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1149:1149:1149))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1149:1149:1149))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (978:978:978))
        (PORT asdata (503:503:503) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (251:251:251))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2297w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (158:158:158))
        (PORT datac (285:285:285) (364:364:364))
        (PORT datad (237:237:237) (303:303:303))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1938:1938:1938))
        (PORT clk (1177:1177:1177) (1198:1198:1198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1994:1994:1994))
        (PORT d[1] (1725:1725:1725) (1994:1994:1994))
        (PORT d[2] (1725:1725:1725) (1994:1994:1994))
        (PORT d[3] (1725:1725:1725) (1994:1994:1994))
        (PORT d[4] (1725:1725:1725) (1994:1994:1994))
        (PORT d[5] (1950:1950:1950) (2248:2248:2248))
        (PORT d[6] (1950:1950:1950) (2248:2248:2248))
        (PORT d[7] (1950:1950:1950) (2248:2248:2248))
        (PORT d[8] (1950:1950:1950) (2248:2248:2248))
        (PORT d[9] (1950:1950:1950) (2248:2248:2248))
        (PORT d[10] (1950:1950:1950) (2248:2248:2248))
        (PORT d[11] (1950:1950:1950) (2248:2248:2248))
        (PORT d[12] (1950:1950:1950) (2248:2248:2248))
        (PORT clk (1175:1175:1175) (1196:1196:1196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1199:1199:1199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (898:898:898))
        (PORT d[1] (780:780:780) (901:901:901))
        (PORT d[2] (894:894:894) (1028:1028:1028))
        (PORT d[3] (1309:1309:1309) (1514:1514:1514))
        (PORT d[4] (1416:1416:1416) (1665:1665:1665))
        (PORT d[5] (791:791:791) (913:913:913))
        (PORT d[6] (1141:1141:1141) (1335:1335:1335))
        (PORT d[7] (1280:1280:1280) (1500:1500:1500))
        (PORT d[8] (1503:1503:1503) (1756:1756:1756))
        (PORT d[9] (913:913:913) (1055:1055:1055))
        (PORT d[10] (628:628:628) (736:736:736))
        (PORT d[11] (1135:1135:1135) (1329:1329:1329))
        (PORT d[12] (930:930:930) (1103:1103:1103))
        (PORT clk (1146:1146:1146) (1145:1145:1145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1145:1145:1145))
        (PORT d[0] (502:502:502) (539:539:539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1146:1146:1146))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1146:1146:1146))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1146:1146:1146))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1144:1144:1144))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2287w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (500:500:500))
        (PORT datab (254:254:254) (318:318:318))
        (PORT datac (236:236:236) (296:296:296))
        (PORT datad (230:230:230) (287:287:287))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2287w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datac (282:282:282) (359:359:359))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2121:2121:2121))
        (PORT clk (1168:1168:1168) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2172:2172:2172))
        (PORT d[1] (1881:1881:1881) (2172:2172:2172))
        (PORT d[2] (1881:1881:1881) (2172:2172:2172))
        (PORT d[3] (1881:1881:1881) (2172:2172:2172))
        (PORT d[4] (1881:1881:1881) (2172:2172:2172))
        (PORT d[5] (2094:2094:2094) (2401:2401:2401))
        (PORT d[6] (2094:2094:2094) (2401:2401:2401))
        (PORT d[7] (2094:2094:2094) (2401:2401:2401))
        (PORT d[8] (2094:2094:2094) (2401:2401:2401))
        (PORT d[9] (2094:2094:2094) (2401:2401:2401))
        (PORT d[10] (2094:2094:2094) (2401:2401:2401))
        (PORT d[11] (2094:2094:2094) (2401:2401:2401))
        (PORT d[12] (2094:2094:2094) (2401:2401:2401))
        (PORT clk (1166:1166:1166) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1119:1119:1119))
        (PORT d[1] (957:957:957) (1093:1093:1093))
        (PORT d[2] (1147:1147:1147) (1334:1334:1334))
        (PORT d[3] (1101:1101:1101) (1277:1277:1277))
        (PORT d[4] (1200:1200:1200) (1414:1414:1414))
        (PORT d[5] (1583:1583:1583) (1801:1801:1801))
        (PORT d[6] (1246:1246:1246) (1463:1463:1463))
        (PORT d[7] (1096:1096:1096) (1292:1292:1292))
        (PORT d[8] (1277:1277:1277) (1501:1501:1501))
        (PORT d[9] (954:954:954) (1102:1102:1102))
        (PORT d[10] (1395:1395:1395) (1608:1608:1608))
        (PORT d[11] (1348:1348:1348) (1586:1586:1586))
        (PORT d[12] (797:797:797) (954:954:954))
        (PORT clk (1135:1135:1135) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1136:1136:1136))
        (PORT d[0] (673:673:673) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1137:1137:1137))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1137:1137:1137))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1137:1137:1137))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1135:1135:1135))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2307w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (157:157:157))
        (PORT datac (279:279:279) (356:356:356))
        (PORT datad (246:246:246) (313:313:313))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1300:1300:1300))
        (PORT clk (1166:1166:1166) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1355:1355:1355))
        (PORT d[1] (1181:1181:1181) (1355:1355:1355))
        (PORT d[2] (1181:1181:1181) (1355:1355:1355))
        (PORT d[3] (1181:1181:1181) (1355:1355:1355))
        (PORT d[4] (1181:1181:1181) (1355:1355:1355))
        (PORT d[5] (1024:1024:1024) (1175:1175:1175))
        (PORT d[6] (1024:1024:1024) (1175:1175:1175))
        (PORT d[7] (1024:1024:1024) (1175:1175:1175))
        (PORT d[8] (1024:1024:1024) (1175:1175:1175))
        (PORT d[9] (1024:1024:1024) (1175:1175:1175))
        (PORT d[10] (1024:1024:1024) (1175:1175:1175))
        (PORT d[11] (1024:1024:1024) (1175:1175:1175))
        (PORT d[12] (1024:1024:1024) (1175:1175:1175))
        (PORT clk (1164:1164:1164) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1726:1726:1726))
        (PORT d[1] (1571:1571:1571) (1800:1800:1800))
        (PORT d[2] (824:824:824) (940:940:940))
        (PORT d[3] (1223:1223:1223) (1430:1430:1430))
        (PORT d[4] (1382:1382:1382) (1610:1610:1610))
        (PORT d[5] (1535:1535:1535) (1782:1782:1782))
        (PORT d[6] (1628:1628:1628) (1925:1925:1925))
        (PORT d[7] (1088:1088:1088) (1285:1285:1285))
        (PORT d[8] (1219:1219:1219) (1416:1416:1416))
        (PORT d[9] (1329:1329:1329) (1560:1560:1560))
        (PORT d[10] (983:983:983) (1121:1121:1121))
        (PORT d[11] (1379:1379:1379) (1642:1642:1642))
        (PORT d[12] (1658:1658:1658) (1955:1955:1955))
        (PORT clk (1135:1135:1135) (1134:1134:1134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1134:1134:1134))
        (PORT d[0] (354:354:354) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1135:1135:1135))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1135:1135:1135))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1135:1135:1135))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1133:1133:1133))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (293:293:293))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (968:968:968))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (968:968:968))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (581:581:581))
        (PORT datab (811:811:811) (906:906:906))
        (PORT datac (474:474:474) (549:549:549))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (675:675:675))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (411:411:411) (464:464:464))
        (PORT datad (297:297:297) (347:347:347))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1106:1106:1106))
        (PORT clk (1163:1163:1163) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1121:1121:1121))
        (PORT d[1] (975:975:975) (1121:1121:1121))
        (PORT d[2] (975:975:975) (1121:1121:1121))
        (PORT d[3] (975:975:975) (1121:1121:1121))
        (PORT d[4] (833:833:833) (956:956:956))
        (PORT d[5] (833:833:833) (956:956:956))
        (PORT d[6] (833:833:833) (956:956:956))
        (PORT d[7] (833:833:833) (956:956:956))
        (PORT d[8] (833:833:833) (956:956:956))
        (PORT d[9] (833:833:833) (956:956:956))
        (PORT d[10] (833:833:833) (956:956:956))
        (PORT d[11] (833:833:833) (956:956:956))
        (PORT clk (1161:1161:1161) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1515:1515:1515))
        (PORT d[1] (1813:1813:1813) (2081:2081:2081))
        (PORT d[2] (720:720:720) (829:829:829))
        (PORT d[3] (1739:1739:1739) (2020:2020:2020))
        (PORT d[4] (2117:2117:2117) (2468:2468:2468))
        (PORT d[5] (1332:1332:1332) (1556:1556:1556))
        (PORT d[6] (1439:1439:1439) (1709:1709:1709))
        (PORT d[7] (1102:1102:1102) (1308:1308:1308))
        (PORT d[8] (1296:1296:1296) (1519:1519:1519))
        (PORT d[9] (1933:1933:1933) (2267:2267:2267))
        (PORT d[10] (1507:1507:1507) (1718:1718:1718))
        (PORT d[11] (1210:1210:1210) (1441:1441:1441))
        (PORT clk (1129:1129:1129) (1131:1131:1131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1131:1131:1131))
        (PORT d[0] (544:544:544) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1130:1130:1130))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2664w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (567:567:567))
        (PORT datab (593:593:593) (727:727:727))
        (PORT datac (430:430:430) (531:531:531))
        (PORT datad (468:468:468) (562:562:562))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (400:400:400) (462:462:462))
        (PORT clk (1162:1162:1162) (1182:1182:1182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (419:419:419) (486:486:486))
        (PORT d[1] (419:419:419) (486:486:486))
        (PORT d[2] (419:419:419) (486:486:486))
        (PORT d[3] (419:419:419) (486:486:486))
        (PORT d[4] (419:419:419) (486:486:486))
        (PORT d[5] (427:427:427) (494:494:494))
        (PORT d[6] (427:427:427) (494:494:494))
        (PORT d[7] (427:427:427) (494:494:494))
        (PORT d[8] (427:427:427) (494:494:494))
        (PORT d[9] (427:427:427) (494:494:494))
        (PORT d[10] (427:427:427) (494:494:494))
        (PORT d[11] (427:427:427) (494:494:494))
        (PORT d[12] (427:427:427) (494:494:494))
        (PORT clk (1160:1160:1160) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1182:1182:1182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1177:1177:1177))
        (PORT d[1] (1481:1481:1481) (1705:1705:1705))
        (PORT d[2] (1097:1097:1097) (1263:1263:1263))
        (PORT d[3] (1406:1406:1406) (1647:1647:1647))
        (PORT d[4] (1474:1474:1474) (1745:1745:1745))
        (PORT d[5] (1333:1333:1333) (1560:1560:1560))
        (PORT d[6] (1239:1239:1239) (1475:1475:1475))
        (PORT d[7] (1113:1113:1113) (1309:1309:1309))
        (PORT d[8] (1081:1081:1081) (1265:1265:1265))
        (PORT d[9] (1554:1554:1554) (1835:1835:1835))
        (PORT d[10] (1134:1134:1134) (1291:1291:1291))
        (PORT d[11] (1361:1361:1361) (1609:1609:1609))
        (PORT d[12] (1354:1354:1354) (1604:1604:1604))
        (PORT clk (1130:1130:1130) (1130:1130:1130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT d[0] (900:900:900) (992:992:992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (283:283:283))
        (PORT datab (647:647:647) (751:751:751))
        (PORT datac (473:473:473) (565:565:565))
        (PORT datad (967:967:967) (1100:1100:1100))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (282:282:282))
        (PORT datab (274:274:274) (317:317:317))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (146:146:146) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (976:976:976))
        (PORT asdata (381:381:381) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (968:968:968))
        (PORT asdata (402:402:402) (459:459:459))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (976:976:976))
        (PORT asdata (409:409:409) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (968:968:968))
        (PORT asdata (387:387:387) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2257w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (156:156:156))
        (PORT datac (282:282:282) (360:360:360))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1720:1720:1720))
        (PORT clk (1153:1153:1153) (1174:1174:1174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1744:1744:1744))
        (PORT d[1] (1520:1520:1520) (1744:1744:1744))
        (PORT d[2] (1520:1520:1520) (1744:1744:1744))
        (PORT d[3] (1520:1520:1520) (1744:1744:1744))
        (PORT d[4] (1520:1520:1520) (1744:1744:1744))
        (PORT d[5] (1238:1238:1238) (1426:1426:1426))
        (PORT d[6] (1238:1238:1238) (1426:1426:1426))
        (PORT d[7] (1238:1238:1238) (1426:1426:1426))
        (PORT d[8] (1238:1238:1238) (1426:1426:1426))
        (PORT d[9] (1238:1238:1238) (1426:1426:1426))
        (PORT d[10] (1238:1238:1238) (1426:1426:1426))
        (PORT d[11] (1238:1238:1238) (1426:1426:1426))
        (PORT d[12] (1238:1238:1238) (1426:1426:1426))
        (PORT clk (1151:1151:1151) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1174:1174:1174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1175:1175:1175))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1175:1175:1175))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1175:1175:1175))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1571:1571:1571))
        (PORT d[1] (1218:1218:1218) (1399:1399:1399))
        (PORT d[2] (914:914:914) (1055:1055:1055))
        (PORT d[3] (986:986:986) (1155:1155:1155))
        (PORT d[4] (1183:1183:1183) (1381:1381:1381))
        (PORT d[5] (1468:1468:1468) (1673:1673:1673))
        (PORT d[6] (1352:1352:1352) (1597:1597:1597))
        (PORT d[7] (1167:1167:1167) (1355:1355:1355))
        (PORT d[8] (872:872:872) (1021:1021:1021))
        (PORT d[9] (965:965:965) (1134:1134:1134))
        (PORT d[10] (1021:1021:1021) (1171:1171:1171))
        (PORT d[11] (1404:1404:1404) (1670:1670:1670))
        (PORT d[12] (1340:1340:1340) (1599:1599:1599))
        (PORT clk (1122:1122:1122) (1121:1121:1121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1121:1121:1121))
        (PORT d[0] (715:715:715) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1122:1122:1122))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1122:1122:1122))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1122:1122:1122))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1120:1120:1120))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2277w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (150:150:150))
        (PORT datac (278:278:278) (354:354:354))
        (PORT datad (247:247:247) (314:314:314))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1274:1274:1274))
        (PORT clk (1168:1168:1168) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1309:1309:1309))
        (PORT d[1] (1144:1144:1144) (1309:1309:1309))
        (PORT d[2] (1144:1144:1144) (1309:1309:1309))
        (PORT d[3] (1144:1144:1144) (1309:1309:1309))
        (PORT d[4] (1144:1144:1144) (1309:1309:1309))
        (PORT d[5] (1044:1044:1044) (1206:1206:1206))
        (PORT d[6] (1044:1044:1044) (1206:1206:1206))
        (PORT d[7] (1044:1044:1044) (1206:1206:1206))
        (PORT d[8] (1044:1044:1044) (1206:1206:1206))
        (PORT d[9] (1044:1044:1044) (1206:1206:1206))
        (PORT d[10] (1044:1044:1044) (1206:1206:1206))
        (PORT d[11] (1044:1044:1044) (1206:1206:1206))
        (PORT d[12] (1044:1044:1044) (1206:1206:1206))
        (PORT clk (1166:1166:1166) (1186:1186:1186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1189:1189:1189))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1189:1189:1189))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1189:1189:1189))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1710:1710:1710))
        (PORT d[1] (1573:1573:1573) (1800:1800:1800))
        (PORT d[2] (684:684:684) (784:784:784))
        (PORT d[3] (1392:1392:1392) (1620:1620:1620))
        (PORT d[4] (1569:1569:1569) (1828:1828:1828))
        (PORT d[5] (1540:1540:1540) (1793:1793:1793))
        (PORT d[6] (1622:1622:1622) (1919:1919:1919))
        (PORT d[7] (1090:1090:1090) (1284:1284:1284))
        (PORT d[8] (1055:1055:1055) (1238:1238:1238))
        (PORT d[9] (1318:1318:1318) (1543:1543:1543))
        (PORT d[10] (996:996:996) (1135:1135:1135))
        (PORT d[11] (1356:1356:1356) (1612:1612:1612))
        (PORT d[12] (1683:1683:1683) (1987:1987:1987))
        (PORT clk (1136:1136:1136) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT d[0] (511:511:511) (543:543:543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2240w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (156:156:156))
        (PORT datac (279:279:279) (356:356:356))
        (PORT datad (245:245:245) (312:312:312))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1502:1502:1502))
        (PORT clk (1160:1160:1160) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1537:1537:1537))
        (PORT d[1] (1342:1342:1342) (1537:1537:1537))
        (PORT d[2] (1342:1342:1342) (1537:1537:1537))
        (PORT d[3] (1342:1342:1342) (1537:1537:1537))
        (PORT d[4] (1342:1342:1342) (1537:1537:1537))
        (PORT d[5] (1229:1229:1229) (1414:1414:1414))
        (PORT d[6] (1229:1229:1229) (1414:1414:1414))
        (PORT d[7] (1229:1229:1229) (1414:1414:1414))
        (PORT d[8] (1229:1229:1229) (1414:1414:1414))
        (PORT d[9] (1229:1229:1229) (1414:1414:1414))
        (PORT d[10] (1229:1229:1229) (1414:1414:1414))
        (PORT d[11] (1229:1229:1229) (1414:1414:1414))
        (PORT d[12] (1229:1229:1229) (1414:1414:1414))
        (PORT clk (1158:1158:1158) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (895:895:895) (910:910:910))
        (PORT clk (1158:1158:1158) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1179:1179:1179))
        (PORT d[0] (1333:1333:1333) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1583:1583:1583))
        (PORT d[1] (1397:1397:1397) (1602:1602:1602))
        (PORT d[2] (711:711:711) (816:816:816))
        (PORT d[3] (1216:1216:1216) (1422:1422:1422))
        (PORT d[4] (1190:1190:1190) (1387:1387:1387))
        (PORT d[5] (1498:1498:1498) (1708:1708:1708))
        (PORT d[6] (1508:1508:1508) (1772:1772:1772))
        (PORT d[7] (907:907:907) (1065:1065:1065))
        (PORT d[8] (1067:1067:1067) (1249:1249:1249))
        (PORT d[9] (1118:1118:1118) (1307:1307:1307))
        (PORT d[10] (1000:1000:1000) (1142:1142:1142))
        (PORT d[11] (1376:1376:1376) (1636:1636:1636))
        (PORT d[12] (1518:1518:1518) (1806:1806:1806))
        (PORT clk (1127:1127:1127) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1128:1128:1128))
        (PORT d[0] (516:516:516) (550:550:550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1127:1127:1127))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2267w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datac (283:283:283) (360:360:360))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2434:2434:2434))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2459:2459:2459))
        (PORT d[1] (2124:2124:2124) (2459:2459:2459))
        (PORT d[2] (2124:2124:2124) (2459:2459:2459))
        (PORT d[3] (2124:2124:2124) (2459:2459:2459))
        (PORT d[4] (2124:2124:2124) (2459:2459:2459))
        (PORT d[5] (1993:1993:1993) (2316:2316:2316))
        (PORT d[6] (1993:1993:1993) (2316:2316:2316))
        (PORT d[7] (1993:1993:1993) (2316:2316:2316))
        (PORT d[8] (1993:1993:1993) (2316:2316:2316))
        (PORT d[9] (1993:1993:1993) (2316:2316:2316))
        (PORT d[10] (1993:1993:1993) (2316:2316:2316))
        (PORT d[11] (1993:1993:1993) (2316:2316:2316))
        (PORT d[12] (1993:1993:1993) (2316:2316:2316))
        (PORT clk (1155:1155:1155) (1173:1173:1173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2020:2020:2020))
        (PORT d[1] (1680:1680:1680) (1914:1914:1914))
        (PORT d[2] (1195:1195:1195) (1398:1398:1398))
        (PORT d[3] (1615:1615:1615) (1849:1849:1849))
        (PORT d[4] (1081:1081:1081) (1269:1269:1269))
        (PORT d[5] (1845:1845:1845) (2089:2089:2089))
        (PORT d[6] (841:841:841) (1004:1004:1004))
        (PORT d[7] (1062:1062:1062) (1242:1242:1242))
        (PORT d[8] (1153:1153:1153) (1361:1361:1361))
        (PORT d[9] (1070:1070:1070) (1252:1252:1252))
        (PORT d[10] (1353:1353:1353) (1584:1584:1584))
        (PORT d[11] (938:938:938) (1122:1122:1122))
        (PORT d[12] (924:924:924) (1100:1100:1100))
        (PORT clk (1123:1123:1123) (1125:1125:1125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1125:1125:1125))
        (PORT d[0] (1173:1173:1173) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1126:1126:1126))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1126:1126:1126))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1126:1126:1126))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1124:1124:1124))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (420:420:420))
        (PORT datab (500:500:500) (588:588:588))
        (PORT datac (504:504:504) (571:571:571))
        (PORT datad (1335:1335:1335) (1486:1486:1486))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (786:786:786))
        (PORT datab (499:499:499) (587:587:587))
        (PORT datac (482:482:482) (547:547:547))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2654w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (588:588:588))
        (PORT datab (474:474:474) (583:583:583))
        (PORT datac (421:421:421) (525:525:525))
        (PORT datad (442:442:442) (541:541:541))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2239:2239:2239))
        (PORT clk (1148:1148:1148) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2248:2248:2248))
        (PORT d[1] (1933:1933:1933) (2248:2248:2248))
        (PORT d[2] (1933:1933:1933) (2248:2248:2248))
        (PORT d[3] (1933:1933:1933) (2248:2248:2248))
        (PORT d[4] (1933:1933:1933) (2248:2248:2248))
        (PORT d[5] (1916:1916:1916) (2229:2229:2229))
        (PORT d[6] (1916:1916:1916) (2229:2229:2229))
        (PORT d[7] (1916:1916:1916) (2229:2229:2229))
        (PORT d[8] (1916:1916:1916) (2229:2229:2229))
        (PORT d[9] (1916:1916:1916) (2229:2229:2229))
        (PORT d[10] (1916:1916:1916) (2229:2229:2229))
        (PORT d[11] (1916:1916:1916) (2229:2229:2229))
        (PORT d[12] (1916:1916:1916) (2229:2229:2229))
        (PORT clk (1146:1146:1146) (1164:1164:1164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1167:1167:1167))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1167:1167:1167))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1167:1167:1167))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1686:1686:1686))
        (PORT d[1] (1502:1502:1502) (1715:1715:1715))
        (PORT d[2] (1356:1356:1356) (1573:1573:1573))
        (PORT d[3] (1453:1453:1453) (1671:1671:1671))
        (PORT d[4] (1051:1051:1051) (1242:1242:1242))
        (PORT d[5] (1429:1429:1429) (1623:1623:1623))
        (PORT d[6] (1020:1020:1020) (1208:1208:1208))
        (PORT d[7] (900:900:900) (1066:1066:1066))
        (PORT d[8] (973:973:973) (1155:1155:1155))
        (PORT d[9] (1228:1228:1228) (1425:1425:1425))
        (PORT d[10] (1355:1355:1355) (1595:1595:1595))
        (PORT d[11] (1106:1106:1106) (1309:1309:1309))
        (PORT d[12] (929:929:929) (1100:1100:1100))
        (PORT clk (1114:1114:1114) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1116:1116:1116))
        (PORT d[0] (1133:1133:1133) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1115:1115:1115))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2623w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (573:573:573))
        (PORT datab (598:598:598) (732:732:732))
        (PORT datac (438:438:438) (540:540:540))
        (PORT datad (465:465:465) (559:559:559))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1711:1711:1711))
        (PORT clk (1169:1169:1169) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1750:1750:1750))
        (PORT d[1] (1531:1531:1531) (1750:1750:1750))
        (PORT d[2] (1531:1531:1531) (1750:1750:1750))
        (PORT d[3] (1531:1531:1531) (1750:1750:1750))
        (PORT d[4] (1531:1531:1531) (1750:1750:1750))
        (PORT d[5] (1003:1003:1003) (1150:1150:1150))
        (PORT d[6] (1003:1003:1003) (1150:1150:1150))
        (PORT d[7] (1003:1003:1003) (1150:1150:1150))
        (PORT d[8] (1003:1003:1003) (1150:1150:1150))
        (PORT d[9] (1003:1003:1003) (1150:1150:1150))
        (PORT d[10] (1003:1003:1003) (1150:1150:1150))
        (PORT d[11] (1003:1003:1003) (1150:1150:1150))
        (PORT d[12] (1003:1003:1003) (1150:1150:1150))
        (PORT clk (1167:1167:1167) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (641:641:641) (745:745:745))
        (PORT d[1] (1578:1578:1578) (1806:1806:1806))
        (PORT d[2] (707:707:707) (817:817:817))
        (PORT d[3] (1406:1406:1406) (1638:1638:1638))
        (PORT d[4] (1564:1564:1564) (1819:1819:1819))
        (PORT d[5] (1527:1527:1527) (1778:1778:1778))
        (PORT d[6] (1611:1611:1611) (1907:1907:1907))
        (PORT d[7] (1109:1109:1109) (1309:1309:1309))
        (PORT d[8] (1237:1237:1237) (1435:1435:1435))
        (PORT d[9] (1324:1324:1324) (1549:1549:1549))
        (PORT d[10] (1026:1026:1026) (1175:1175:1175))
        (PORT d[11] (1392:1392:1392) (1653:1653:1653))
        (PORT d[12] (1687:1687:1687) (1988:1988:1988))
        (PORT clk (1137:1137:1137) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT d[0] (378:378:378) (394:394:394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2644w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (565:565:565))
        (PORT datab (592:592:592) (725:725:725))
        (PORT datac (427:427:427) (528:528:528))
        (PORT datad (469:469:469) (563:563:563))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2414:2414:2414))
        (PORT clk (1149:1149:1149) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2468:2468:2468))
        (PORT d[1] (2131:2131:2131) (2468:2468:2468))
        (PORT d[2] (2131:2131:2131) (2468:2468:2468))
        (PORT d[3] (2131:2131:2131) (2468:2468:2468))
        (PORT d[4] (2131:2131:2131) (2468:2468:2468))
        (PORT d[5] (1975:1975:1975) (2291:2291:2291))
        (PORT d[6] (1975:1975:1975) (2291:2291:2291))
        (PORT d[7] (1975:1975:1975) (2291:2291:2291))
        (PORT d[8] (1975:1975:1975) (2291:2291:2291))
        (PORT d[9] (1975:1975:1975) (2291:2291:2291))
        (PORT d[10] (1975:1975:1975) (2291:2291:2291))
        (PORT d[11] (1975:1975:1975) (2291:2291:2291))
        (PORT d[12] (1975:1975:1975) (2291:2291:2291))
        (PORT clk (1147:1147:1147) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1555:1555:1555))
        (PORT d[1] (1217:1217:1217) (1398:1398:1398))
        (PORT d[2] (904:904:904) (1040:1040:1040))
        (PORT d[3] (1040:1040:1040) (1220:1220:1220))
        (PORT d[4] (1175:1175:1175) (1363:1363:1363))
        (PORT d[5] (1303:1303:1303) (1487:1487:1487))
        (PORT d[6] (1335:1335:1335) (1579:1579:1579))
        (PORT d[7] (985:985:985) (1147:1147:1147))
        (PORT d[8] (1052:1052:1052) (1229:1229:1229))
        (PORT d[9] (970:970:970) (1145:1145:1145))
        (PORT d[10] (1181:1181:1181) (1349:1349:1349))
        (PORT d[11] (1359:1359:1359) (1617:1617:1617))
        (PORT d[12] (1339:1339:1339) (1597:1597:1597))
        (PORT clk (1117:1117:1117) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT d[0] (668:668:668) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (511:511:511) (601:601:601))
        (PORT datac (505:505:505) (584:584:584))
        (PORT datad (679:679:679) (776:776:776))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2634w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (565:565:565))
        (PORT datab (591:591:591) (724:724:724))
        (PORT datac (426:426:426) (527:527:527))
        (PORT datad (470:470:470) (564:564:564))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (545:545:545) (618:618:618))
        (PORT clk (1160:1160:1160) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (593:593:593) (690:690:690))
        (PORT d[1] (593:593:593) (690:690:690))
        (PORT d[2] (593:593:593) (690:690:690))
        (PORT d[3] (593:593:593) (690:690:690))
        (PORT d[4] (593:593:593) (690:690:690))
        (PORT d[5] (626:626:626) (725:725:725))
        (PORT d[6] (626:626:626) (725:725:725))
        (PORT d[7] (626:626:626) (725:725:725))
        (PORT d[8] (626:626:626) (725:725:725))
        (PORT d[9] (626:626:626) (725:725:725))
        (PORT d[10] (626:626:626) (725:725:725))
        (PORT d[11] (626:626:626) (725:725:725))
        (PORT d[12] (626:626:626) (725:725:725))
        (PORT clk (1158:1158:1158) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (963:963:963))
        (PORT d[1] (1508:1508:1508) (1739:1739:1739))
        (PORT d[2] (1086:1086:1086) (1253:1253:1253))
        (PORT d[3] (1557:1557:1557) (1819:1819:1819))
        (PORT d[4] (1654:1654:1654) (1940:1940:1940))
        (PORT d[5] (1327:1327:1327) (1554:1554:1554))
        (PORT d[6] (1342:1342:1342) (1587:1587:1587))
        (PORT d[7] (1141:1141:1141) (1346:1346:1346))
        (PORT d[8] (1105:1105:1105) (1304:1304:1304))
        (PORT d[9] (1361:1361:1361) (1615:1615:1615))
        (PORT d[10] (1296:1296:1296) (1471:1471:1471))
        (PORT d[11] (1342:1342:1342) (1588:1588:1588))
        (PORT d[12] (1542:1542:1542) (1821:1821:1821))
        (PORT clk (1126:1126:1126) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1128:1128:1128))
        (PORT d[0] (719:719:719) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1127:1127:1127))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1866:1866:1866))
        (PORT datab (510:510:510) (600:600:600))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (835:835:835) (948:948:948))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (385:385:385))
        (PORT datab (333:333:333) (403:403:403))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (626:626:626) (730:730:730))
        (PORT datac (123:123:123) (169:169:169))
        (PORT datad (265:265:265) (304:304:304))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2329w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (499:499:499))
        (PORT datac (235:235:235) (297:297:297))
        (PORT datad (231:231:231) (288:288:288))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2341w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (435:435:435))
        (PORT datab (454:454:454) (564:564:564))
        (PORT datac (575:575:575) (708:708:708))
        (PORT datad (450:450:450) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2116:2116:2116))
        (PORT clk (1179:1179:1179) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (2155:2155:2155))
        (PORT d[1] (1868:1868:1868) (2155:2155:2155))
        (PORT d[2] (1868:1868:1868) (2155:2155:2155))
        (PORT d[3] (1868:1868:1868) (2155:2155:2155))
        (PORT d[4] (1868:1868:1868) (2155:2155:2155))
        (PORT d[5] (1927:1927:1927) (2228:2228:2228))
        (PORT d[6] (1927:1927:1927) (2228:2228:2228))
        (PORT d[7] (1927:1927:1927) (2228:2228:2228))
        (PORT d[8] (1927:1927:1927) (2228:2228:2228))
        (PORT d[9] (1927:1927:1927) (2228:2228:2228))
        (PORT d[10] (1927:1927:1927) (2228:2228:2228))
        (PORT d[11] (1927:1927:1927) (2228:2228:2228))
        (PORT d[12] (1927:1927:1927) (2228:2228:2228))
        (PORT clk (1177:1177:1177) (1198:1198:1198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (777:777:777) (902:902:902))
        (PORT d[1] (797:797:797) (925:925:925))
        (PORT d[2] (958:958:958) (1119:1119:1119))
        (PORT d[3] (791:791:791) (914:914:914))
        (PORT d[4] (1414:1414:1414) (1661:1661:1661))
        (PORT d[5] (792:792:792) (914:914:914))
        (PORT d[6] (1122:1122:1122) (1315:1315:1315))
        (PORT d[7] (1287:1287:1287) (1503:1503:1503))
        (PORT d[8] (1485:1485:1485) (1738:1738:1738))
        (PORT d[9] (815:815:815) (946:946:946))
        (PORT d[10] (904:904:904) (1043:1043:1043))
        (PORT d[11] (1125:1125:1125) (1321:1321:1321))
        (PORT d[12] (791:791:791) (945:945:945))
        (PORT clk (1148:1148:1148) (1147:1147:1147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1147:1147:1147))
        (PORT d[0] (520:520:520) (557:557:557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1148:1148:1148))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1148:1148:1148))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1148:1148:1148))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1146:1146:1146))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2362w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (434:434:434))
        (PORT datab (448:448:448) (556:556:556))
        (PORT datac (571:571:571) (704:704:704))
        (PORT datad (447:447:447) (536:536:536))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (734:734:734) (841:841:841))
        (PORT clk (1169:1169:1169) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1336:1336:1336))
        (PORT d[1] (1164:1164:1164) (1336:1336:1336))
        (PORT d[2] (1164:1164:1164) (1336:1336:1336))
        (PORT d[3] (1164:1164:1164) (1336:1336:1336))
        (PORT d[4] (1164:1164:1164) (1336:1336:1336))
        (PORT d[5] (846:846:846) (978:978:978))
        (PORT d[6] (846:846:846) (978:978:978))
        (PORT d[7] (846:846:846) (978:978:978))
        (PORT d[8] (846:846:846) (978:978:978))
        (PORT d[9] (846:846:846) (978:978:978))
        (PORT d[10] (846:846:846) (978:978:978))
        (PORT d[11] (846:846:846) (978:978:978))
        (PORT d[12] (846:846:846) (978:978:978))
        (PORT clk (1167:1167:1167) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1706:1706:1706))
        (PORT d[1] (1579:1579:1579) (1807:1807:1807))
        (PORT d[2] (734:734:734) (850:850:850))
        (PORT d[3] (1241:1241:1241) (1449:1449:1449))
        (PORT d[4] (1701:1701:1701) (1966:1966:1966))
        (PORT d[5] (1346:1346:1346) (1577:1577:1577))
        (PORT d[6] (1445:1445:1445) (1716:1716:1716))
        (PORT d[7] (1109:1109:1109) (1310:1310:1310))
        (PORT d[8] (1250:1250:1250) (1454:1454:1454))
        (PORT d[9] (1299:1299:1299) (1509:1509:1509))
        (PORT d[10] (1016:1016:1016) (1162:1162:1162))
        (PORT d[11] (1378:1378:1378) (1633:1633:1633))
        (PORT d[12] (1687:1687:1687) (1989:1989:1989))
        (PORT clk (1138:1138:1138) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1137:1137:1137))
        (PORT d[0] (546:546:546) (581:581:581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1138:1138:1138))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1138:1138:1138))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1138:1138:1138))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1136:1136:1136))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (427:427:427))
        (PORT datab (510:510:510) (599:599:599))
        (PORT datac (792:792:792) (885:885:885))
        (PORT datad (504:504:504) (575:575:575))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2372w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (435:435:435))
        (PORT datab (455:455:455) (565:565:565))
        (PORT datac (576:576:576) (709:709:709))
        (PORT datad (451:451:451) (541:541:541))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1963:1963:1963))
        (PORT clk (1173:1173:1173) (1193:1193:1193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2019:2019:2019))
        (PORT d[1] (1743:1743:1743) (2019:2019:2019))
        (PORT d[2] (1743:1743:1743) (2019:2019:2019))
        (PORT d[3] (1743:1743:1743) (2019:2019:2019))
        (PORT d[4] (1743:1743:1743) (2019:2019:2019))
        (PORT d[5] (1942:1942:1942) (2245:2245:2245))
        (PORT d[6] (1942:1942:1942) (2245:2245:2245))
        (PORT d[7] (1942:1942:1942) (2245:2245:2245))
        (PORT d[8] (1942:1942:1942) (2245:2245:2245))
        (PORT d[9] (1942:1942:1942) (2245:2245:2245))
        (PORT d[10] (1942:1942:1942) (2245:2245:2245))
        (PORT d[11] (1942:1942:1942) (2245:2245:2245))
        (PORT d[12] (1942:1942:1942) (2245:2245:2245))
        (PORT clk (1171:1171:1171) (1191:1191:1191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1193:1193:1193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (789:789:789) (916:916:916))
        (PORT d[1] (1187:1187:1187) (1366:1366:1366))
        (PORT d[2] (978:978:978) (1143:1143:1143))
        (PORT d[3] (1119:1119:1119) (1298:1298:1298))
        (PORT d[4] (1221:1221:1221) (1439:1439:1439))
        (PORT d[5] (809:809:809) (932:932:932))
        (PORT d[6] (1267:1267:1267) (1492:1492:1492))
        (PORT d[7] (1115:1115:1115) (1311:1311:1311))
        (PORT d[8] (1285:1285:1285) (1509:1509:1509))
        (PORT d[9] (945:945:945) (1093:1093:1093))
        (PORT d[10] (905:905:905) (1046:1046:1046))
        (PORT d[11] (1304:1304:1304) (1522:1522:1522))
        (PORT d[12] (778:778:778) (933:933:933))
        (PORT clk (1141:1141:1141) (1141:1141:1141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT d[0] (665:665:665) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2352w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (434:434:434))
        (PORT datab (451:451:451) (560:560:560))
        (PORT datac (573:573:573) (706:706:706))
        (PORT datad (448:448:448) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (927:927:927) (1061:1061:1061))
        (PORT clk (1163:1163:1163) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (1070:1070:1070))
        (PORT d[1] (935:935:935) (1070:1070:1070))
        (PORT d[2] (935:935:935) (1070:1070:1070))
        (PORT d[3] (935:935:935) (1070:1070:1070))
        (PORT d[4] (935:935:935) (1070:1070:1070))
        (PORT d[5] (802:802:802) (921:921:921))
        (PORT d[6] (802:802:802) (921:921:921))
        (PORT d[7] (802:802:802) (921:921:921))
        (PORT d[8] (802:802:802) (921:921:921))
        (PORT d[9] (802:802:802) (921:921:921))
        (PORT d[10] (802:802:802) (921:921:921))
        (PORT d[11] (802:802:802) (921:921:921))
        (PORT d[12] (802:802:802) (921:921:921))
        (PORT clk (1161:1161:1161) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (958:958:958))
        (PORT d[1] (1802:1802:1802) (2067:2067:2067))
        (PORT d[2] (902:902:902) (1041:1041:1041))
        (PORT d[3] (1383:1383:1383) (1624:1624:1624))
        (PORT d[4] (1792:1792:1792) (2099:2099:2099))
        (PORT d[5] (1321:1321:1321) (1549:1549:1549))
        (PORT d[6] (1252:1252:1252) (1490:1490:1490))
        (PORT d[7] (1259:1259:1259) (1474:1474:1474))
        (PORT d[8] (1277:1277:1277) (1496:1496:1496))
        (PORT d[9] (1921:1921:1921) (2254:2254:2254))
        (PORT d[10] (1485:1485:1485) (1688:1688:1688))
        (PORT d[11] (1214:1214:1214) (1451:1451:1451))
        (PORT d[12] (1731:1731:1731) (2038:2038:2038))
        (PORT clk (1128:1128:1128) (1131:1131:1131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1131:1131:1131))
        (PORT d[0] (547:547:547) (588:588:588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1130:1130:1130))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (430:430:430))
        (PORT datab (514:514:514) (604:604:604))
        (PORT datac (795:795:795) (877:877:877))
        (PORT datad (700:700:700) (799:799:799))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (336:336:336) (406:406:406))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2412w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (434:434:434))
        (PORT datab (449:449:449) (558:558:558))
        (PORT datac (572:572:572) (705:705:705))
        (PORT datad (447:447:447) (537:537:537))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (947:947:947))
        (PORT clk (1173:1173:1173) (1193:1193:1193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (1001:1001:1001))
        (PORT d[1] (873:873:873) (1001:1001:1001))
        (PORT d[2] (873:873:873) (1001:1001:1001))
        (PORT d[3] (873:873:873) (1001:1001:1001))
        (PORT d[4] (873:873:873) (1001:1001:1001))
        (PORT d[5] (726:726:726) (833:833:833))
        (PORT d[6] (726:726:726) (833:833:833))
        (PORT d[7] (726:726:726) (833:833:833))
        (PORT d[8] (726:726:726) (833:833:833))
        (PORT d[9] (726:726:726) (833:833:833))
        (PORT d[10] (726:726:726) (833:833:833))
        (PORT d[11] (726:726:726) (833:833:833))
        (PORT d[12] (726:726:726) (833:833:833))
        (PORT clk (1171:1171:1171) (1191:1191:1191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1193:1193:1193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1194:1194:1194))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1299:1299:1299))
        (PORT d[1] (1164:1164:1164) (1336:1336:1336))
        (PORT d[2] (1327:1327:1327) (1537:1537:1537))
        (PORT d[3] (1323:1323:1323) (1514:1514:1514))
        (PORT d[4] (1248:1248:1248) (1464:1464:1464))
        (PORT d[5] (1117:1117:1117) (1290:1290:1290))
        (PORT d[6] (1152:1152:1152) (1357:1357:1357))
        (PORT d[7] (1254:1254:1254) (1480:1480:1480))
        (PORT d[8] (1511:1511:1511) (1779:1779:1779))
        (PORT d[9] (1664:1664:1664) (1944:1944:1944))
        (PORT d[10] (1101:1101:1101) (1271:1271:1271))
        (PORT d[11] (986:986:986) (1183:1183:1183))
        (PORT d[12] (1147:1147:1147) (1360:1360:1360))
        (PORT clk (1141:1141:1141) (1141:1141:1141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT d[0] (988:988:988) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2392w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (PORT datab (469:469:469) (577:577:577))
        (PORT datac (423:423:423) (528:528:528))
        (PORT datad (435:435:435) (532:532:532))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2394:2394:2394))
        (PORT clk (1151:1151:1151) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2432:2432:2432))
        (PORT d[1] (2098:2098:2098) (2432:2432:2432))
        (PORT d[2] (2098:2098:2098) (2432:2432:2432))
        (PORT d[3] (2098:2098:2098) (2432:2432:2432))
        (PORT d[4] (2098:2098:2098) (2432:2432:2432))
        (PORT d[5] (1958:1958:1958) (2272:2272:2272))
        (PORT d[6] (1958:1958:1958) (2272:2272:2272))
        (PORT d[7] (1958:1958:1958) (2272:2272:2272))
        (PORT d[8] (1958:1958:1958) (2272:2272:2272))
        (PORT d[9] (1958:1958:1958) (2272:2272:2272))
        (PORT d[10] (1958:1958:1958) (2272:2272:2272))
        (PORT d[11] (1958:1958:1958) (2272:2272:2272))
        (PORT d[12] (1958:1958:1958) (2272:2272:2272))
        (PORT clk (1149:1149:1149) (1168:1168:1168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1998:1998:1998))
        (PORT d[1] (1662:1662:1662) (1896:1896:1896))
        (PORT d[2] (1356:1356:1356) (1577:1577:1577))
        (PORT d[3] (1608:1608:1608) (1845:1845:1845))
        (PORT d[4] (1064:1064:1064) (1251:1251:1251))
        (PORT d[5] (1715:1715:1715) (1942:1942:1942))
        (PORT d[6] (1029:1029:1029) (1220:1220:1220))
        (PORT d[7] (1046:1046:1046) (1226:1226:1226))
        (PORT d[8] (979:979:979) (1163:1163:1163))
        (PORT d[9] (1235:1235:1235) (1435:1435:1435))
        (PORT d[10] (1522:1522:1522) (1778:1778:1778))
        (PORT d[11] (1109:1109:1109) (1315:1315:1315))
        (PORT d[12] (942:942:942) (1118:1118:1118))
        (PORT clk (1118:1118:1118) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1119:1119:1119))
        (PORT d[0] (1022:1022:1022) (1150:1150:1150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1118:1118:1118))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1587:1587:1587))
        (PORT datab (1322:1322:1322) (1494:1494:1494))
        (PORT datac (477:477:477) (569:569:569))
        (PORT datad (148:148:148) (191:191:191))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2402w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (435:435:435))
        (PORT datab (460:460:460) (570:570:570))
        (PORT datac (579:579:579) (712:712:712))
        (PORT datad (453:453:453) (543:543:543))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1683:1683:1683))
        (PORT clk (1164:1164:1164) (1183:1183:1183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1736:1736:1736))
        (PORT d[1] (1509:1509:1509) (1736:1736:1736))
        (PORT d[2] (1509:1509:1509) (1736:1736:1736))
        (PORT d[3] (1509:1509:1509) (1736:1736:1736))
        (PORT d[4] (1509:1509:1509) (1736:1736:1736))
        (PORT d[5] (890:890:890) (1023:1023:1023))
        (PORT d[6] (890:890:890) (1023:1023:1023))
        (PORT d[7] (890:890:890) (1023:1023:1023))
        (PORT d[8] (890:890:890) (1023:1023:1023))
        (PORT d[9] (890:890:890) (1023:1023:1023))
        (PORT d[10] (890:890:890) (1023:1023:1023))
        (PORT d[11] (890:890:890) (1023:1023:1023))
        (PORT d[12] (890:890:890) (1023:1023:1023))
        (PORT clk (1162:1162:1162) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1329:1329:1329))
        (PORT d[1] (1152:1152:1152) (1314:1314:1314))
        (PORT d[2] (1328:1328:1328) (1538:1538:1538))
        (PORT d[3] (1170:1170:1170) (1343:1343:1343))
        (PORT d[4] (1407:1407:1407) (1648:1648:1648))
        (PORT d[5] (976:976:976) (1144:1144:1144))
        (PORT d[6] (1150:1150:1150) (1357:1357:1357))
        (PORT d[7] (1242:1242:1242) (1463:1463:1463))
        (PORT d[8] (1497:1497:1497) (1760:1760:1760))
        (PORT d[9] (1509:1509:1509) (1771:1771:1771))
        (PORT d[10] (1102:1102:1102) (1271:1271:1271))
        (PORT d[11] (1146:1146:1146) (1356:1356:1356))
        (PORT d[12] (1106:1106:1106) (1320:1320:1320))
        (PORT clk (1131:1131:1131) (1132:1132:1132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1132:1132:1132))
        (PORT d[0] (1035:1035:1035) (1142:1142:1142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1133:1133:1133))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1133:1133:1133))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1133:1133:1133))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1131:1131:1131))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2382w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (435:435:435))
        (PORT datab (457:457:457) (567:567:567))
        (PORT datac (577:577:577) (710:710:710))
        (PORT datad (452:452:452) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2425:2425:2425))
        (PORT clk (1159:1159:1159) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2462:2462:2462))
        (PORT d[1] (2122:2122:2122) (2462:2462:2462))
        (PORT d[2] (2122:2122:2122) (2462:2462:2462))
        (PORT d[3] (2122:2122:2122) (2462:2462:2462))
        (PORT d[4] (2122:2122:2122) (2462:2462:2462))
        (PORT d[5] (1981:1981:1981) (2298:2298:2298))
        (PORT d[6] (1981:1981:1981) (2298:2298:2298))
        (PORT d[7] (1981:1981:1981) (2298:2298:2298))
        (PORT d[8] (1981:1981:1981) (2298:2298:2298))
        (PORT d[9] (1981:1981:1981) (2298:2298:2298))
        (PORT d[10] (1981:1981:1981) (2298:2298:2298))
        (PORT d[11] (1981:1981:1981) (2298:2298:2298))
        (PORT d[12] (1981:1981:1981) (2298:2298:2298))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2044:2044:2044))
        (PORT d[1] (1691:1691:1691) (1930:1930:1930))
        (PORT d[2] (1177:1177:1177) (1375:1375:1375))
        (PORT d[3] (1626:1626:1626) (1864:1864:1864))
        (PORT d[4] (1082:1082:1082) (1270:1270:1270))
        (PORT d[5] (1861:1861:1861) (2109:2109:2109))
        (PORT d[6] (1195:1195:1195) (1402:1402:1402))
        (PORT d[7] (1218:1218:1218) (1420:1420:1420))
        (PORT d[8] (1158:1158:1158) (1366:1366:1366))
        (PORT d[9] (1206:1206:1206) (1399:1399:1399))
        (PORT d[10] (1364:1364:1364) (1599:1599:1599))
        (PORT d[11] (914:914:914) (1090:1090:1090))
        (PORT d[12] (769:769:769) (922:922:922))
        (PORT clk (1125:1125:1125) (1127:1127:1127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1127:1127:1127))
        (PORT d[0] (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1128:1128:1128))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1128:1128:1128))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1128:1128:1128))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1126:1126:1126))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (431:431:431))
        (PORT datab (1127:1127:1127) (1253:1253:1253))
        (PORT datac (1192:1192:1192) (1349:1349:1349))
        (PORT datad (501:501:501) (579:579:579))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (333:333:333) (402:402:402))
        (PORT datac (254:254:254) (288:288:288))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datad (269:269:269) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (976:976:976))
        (PORT asdata (310:310:310) (352:352:352))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (968:968:968))
        (PORT asdata (949:949:949) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2329w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (501:501:501))
        (PORT datac (237:237:237) (299:299:299))
        (PORT datad (228:228:228) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2529w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (446:446:446))
        (PORT datab (470:470:470) (578:578:578))
        (PORT datac (423:423:423) (528:528:528))
        (PORT datad (437:437:437) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2418:2418:2418))
        (PORT clk (1145:1145:1145) (1164:1164:1164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2485:2485:2485))
        (PORT d[1] (2141:2141:2141) (2485:2485:2485))
        (PORT d[2] (2141:2141:2141) (2485:2485:2485))
        (PORT d[3] (2141:2141:2141) (2485:2485:2485))
        (PORT d[4] (2141:2141:2141) (2485:2485:2485))
        (PORT d[5] (2147:2147:2147) (2486:2486:2486))
        (PORT d[6] (2147:2147:2147) (2486:2486:2486))
        (PORT d[7] (2147:2147:2147) (2486:2486:2486))
        (PORT d[8] (2147:2147:2147) (2486:2486:2486))
        (PORT d[9] (2147:2147:2147) (2486:2486:2486))
        (PORT d[10] (2147:2147:2147) (2486:2486:2486))
        (PORT d[11] (2147:2147:2147) (2486:2486:2486))
        (PORT d[12] (2147:2147:2147) (2486:2486:2486))
        (PORT clk (1143:1143:1143) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1165:1165:1165))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1165:1165:1165))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1165:1165:1165))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1353:1353:1353))
        (PORT d[1] (1209:1209:1209) (1391:1391:1391))
        (PORT d[2] (1091:1091:1091) (1257:1257:1257))
        (PORT d[3] (1064:1064:1064) (1250:1250:1250))
        (PORT d[4] (1012:1012:1012) (1181:1181:1181))
        (PORT d[5] (1286:1286:1286) (1463:1463:1463))
        (PORT d[6] (1137:1137:1137) (1357:1357:1357))
        (PORT d[7] (867:867:867) (1021:1021:1021))
        (PORT d[8] (1051:1051:1051) (1223:1223:1223))
        (PORT d[9] (944:944:944) (1109:1109:1109))
        (PORT d[10] (1183:1183:1183) (1349:1349:1349))
        (PORT d[11] (1373:1373:1373) (1632:1632:1632))
        (PORT d[12] (1343:1343:1343) (1608:1608:1608))
        (PORT clk (1112:1112:1112) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1113:1113:1113))
        (PORT d[0] (696:696:696) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1112:1112:1112))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2540w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (448:448:448))
        (PORT datab (469:469:469) (577:577:577))
        (PORT datac (424:424:424) (529:529:529))
        (PORT datad (434:434:434) (532:532:532))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1525:1525:1525))
        (PORT clk (1162:1162:1162) (1182:1182:1182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1533:1533:1533))
        (PORT d[1] (1338:1338:1338) (1533:1533:1533))
        (PORT d[2] (1338:1338:1338) (1533:1533:1533))
        (PORT d[3] (1338:1338:1338) (1533:1533:1533))
        (PORT d[4] (1338:1338:1338) (1533:1533:1533))
        (PORT d[5] (1200:1200:1200) (1377:1377:1377))
        (PORT d[6] (1200:1200:1200) (1377:1377:1377))
        (PORT d[7] (1200:1200:1200) (1377:1377:1377))
        (PORT d[8] (1200:1200:1200) (1377:1377:1377))
        (PORT d[9] (1200:1200:1200) (1377:1377:1377))
        (PORT d[10] (1200:1200:1200) (1377:1377:1377))
        (PORT d[11] (1200:1200:1200) (1377:1377:1377))
        (PORT d[12] (1200:1200:1200) (1377:1377:1377))
        (PORT clk (1160:1160:1160) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1182:1182:1182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (638:638:638) (733:733:733))
        (PORT d[1] (1398:1398:1398) (1604:1604:1604))
        (PORT d[2] (721:721:721) (831:831:831))
        (PORT d[3] (1228:1228:1228) (1438:1438:1438))
        (PORT d[4] (1385:1385:1385) (1617:1617:1617))
        (PORT d[5] (1498:1498:1498) (1709:1709:1709))
        (PORT d[6] (1509:1509:1509) (1772:1772:1772))
        (PORT d[7] (1096:1096:1096) (1292:1292:1292))
        (PORT d[8] (1061:1061:1061) (1237:1237:1237))
        (PORT d[9] (1155:1155:1155) (1358:1358:1358))
        (PORT d[10] (996:996:996) (1139:1139:1139))
        (PORT d[11] (1370:1370:1370) (1630:1630:1630))
        (PORT d[12] (1519:1519:1519) (1807:1807:1807))
        (PORT clk (1130:1130:1130) (1130:1130:1130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT d[0] (506:506:506) (534:534:534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (421:421:421))
        (PORT datab (501:501:501) (590:590:590))
        (PORT datac (678:678:678) (779:779:779))
        (PORT datad (514:514:514) (591:591:591))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2550w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (444:444:444))
        (PORT datab (471:471:471) (579:579:579))
        (PORT datac (422:422:422) (527:527:527))
        (PORT datad (438:438:438) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2287:2287:2287))
        (PORT clk (1156:1156:1156) (1175:1175:1175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2337:2337:2337))
        (PORT d[1] (2036:2036:2036) (2337:2337:2337))
        (PORT d[2] (2036:2036:2036) (2337:2337:2337))
        (PORT d[3] (2036:2036:2036) (2337:2337:2337))
        (PORT d[4] (2036:2036:2036) (2337:2337:2337))
        (PORT d[5] (2077:2077:2077) (2382:2382:2382))
        (PORT d[6] (2077:2077:2077) (2382:2382:2382))
        (PORT d[7] (2077:2077:2077) (2382:2382:2382))
        (PORT d[8] (2077:2077:2077) (2382:2382:2382))
        (PORT d[9] (2077:2077:2077) (2382:2382:2382))
        (PORT d[10] (2077:2077:2077) (2382:2382:2382))
        (PORT d[11] (2077:2077:2077) (2382:2382:2382))
        (PORT d[12] (2077:2077:2077) (2382:2382:2382))
        (PORT clk (1154:1154:1154) (1173:1173:1173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1317:1317:1317))
        (PORT d[1] (985:985:985) (1129:1129:1129))
        (PORT d[2] (1322:1322:1322) (1528:1528:1528))
        (PORT d[3] (1107:1107:1107) (1279:1279:1279))
        (PORT d[4] (1222:1222:1222) (1440:1440:1440))
        (PORT d[5] (1552:1552:1552) (1763:1763:1763))
        (PORT d[6] (969:969:969) (1160:1160:1160))
        (PORT d[7] (911:911:911) (1077:1077:1077))
        (PORT d[8] (943:943:943) (1120:1120:1120))
        (PORT d[9] (1133:1133:1133) (1304:1304:1304))
        (PORT d[10] (1116:1116:1116) (1299:1299:1299))
        (PORT d[11] (1313:1313:1313) (1542:1542:1542))
        (PORT d[12] (1120:1120:1120) (1328:1328:1328))
        (PORT clk (1123:1123:1123) (1124:1124:1124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1124:1124:1124))
        (PORT d[0] (828:828:828) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1125:1125:1125))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1125:1125:1125))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1125:1125:1125))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1123:1123:1123))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2560w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (447:447:447))
        (PORT datab (470:470:470) (578:578:578))
        (PORT datac (424:424:424) (528:528:528))
        (PORT datad (436:436:436) (534:534:534))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1693:1693:1693))
        (PORT clk (1164:1164:1164) (1184:1184:1184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1890:1890:1890))
        (PORT d[1] (1661:1661:1661) (1890:1890:1890))
        (PORT d[2] (1661:1661:1661) (1890:1890:1890))
        (PORT d[3] (1661:1661:1661) (1890:1890:1890))
        (PORT d[4] (1661:1661:1661) (1890:1890:1890))
        (PORT d[5] (1038:1038:1038) (1195:1195:1195))
        (PORT d[6] (1038:1038:1038) (1195:1195:1195))
        (PORT d[7] (1038:1038:1038) (1195:1195:1195))
        (PORT d[8] (1038:1038:1038) (1195:1195:1195))
        (PORT d[9] (1038:1038:1038) (1195:1195:1195))
        (PORT d[10] (1038:1038:1038) (1195:1195:1195))
        (PORT d[11] (1038:1038:1038) (1195:1195:1195))
        (PORT d[12] (1038:1038:1038) (1195:1195:1195))
        (PORT clk (1162:1162:1162) (1182:1182:1182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1185:1185:1185))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1185:1185:1185))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1185:1185:1185))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1764:1764:1764))
        (PORT d[1] (1393:1393:1393) (1600:1600:1600))
        (PORT d[2] (713:713:713) (822:822:822))
        (PORT d[3] (1062:1062:1062) (1248:1248:1248))
        (PORT d[4] (1381:1381:1381) (1610:1610:1610))
        (PORT d[5] (1536:1536:1536) (1783:1783:1783))
        (PORT d[6] (1533:1533:1533) (1802:1802:1802))
        (PORT d[7] (1081:1081:1081) (1260:1260:1260))
        (PORT d[8] (1075:1075:1075) (1258:1258:1258))
        (PORT d[9] (1332:1332:1332) (1566:1566:1566))
        (PORT d[10] (819:819:819) (937:937:937))
        (PORT d[11] (1371:1371:1371) (1630:1630:1630))
        (PORT d[12] (1509:1509:1509) (1791:1791:1791))
        (PORT clk (1132:1132:1132) (1132:1132:1132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT d[0] (371:371:371) (386:386:386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (421:421:421))
        (PORT datab (502:502:502) (591:591:591))
        (PORT datac (937:937:937) (1073:1073:1073))
        (PORT datad (478:478:478) (543:543:543))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (402:402:402))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2570w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (438:438:438))
        (PORT datab (477:477:477) (586:586:586))
        (PORT datac (420:420:420) (525:525:525))
        (PORT datad (446:446:446) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2153:2153:2153))
        (PORT clk (1175:1175:1175) (1195:1195:1195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2363:2363:2363))
        (PORT d[1] (2052:2052:2052) (2363:2363:2363))
        (PORT d[2] (2052:2052:2052) (2363:2363:2363))
        (PORT d[3] (2052:2052:2052) (2363:2363:2363))
        (PORT d[4] (2052:2052:2052) (2363:2363:2363))
        (PORT d[5] (1956:1956:1956) (2260:2260:2260))
        (PORT d[6] (1956:1956:1956) (2260:2260:2260))
        (PORT d[7] (1956:1956:1956) (2260:2260:2260))
        (PORT d[8] (1956:1956:1956) (2260:2260:2260))
        (PORT d[9] (1956:1956:1956) (2260:2260:2260))
        (PORT d[10] (1956:1956:1956) (2260:2260:2260))
        (PORT d[11] (1956:1956:1956) (2260:2260:2260))
        (PORT d[12] (1956:1956:1956) (2260:2260:2260))
        (PORT clk (1173:1173:1173) (1193:1193:1193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1195:1195:1195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (928:928:928))
        (PORT d[1] (801:801:801) (927:927:927))
        (PORT d[2] (969:969:969) (1131:1131:1131))
        (PORT d[3] (1298:1298:1298) (1502:1502:1502))
        (PORT d[4] (1222:1222:1222) (1440:1440:1440))
        (PORT d[5] (803:803:803) (925:925:925))
        (PORT d[6] (1142:1142:1142) (1335:1335:1335))
        (PORT d[7] (1118:1118:1118) (1318:1318:1318))
        (PORT d[8] (1119:1119:1119) (1328:1328:1328))
        (PORT d[9] (919:919:919) (1058:1058:1058))
        (PORT d[10] (739:739:739) (852:852:852))
        (PORT d[11] (1159:1159:1159) (1363:1363:1363))
        (PORT d[12] (766:766:766) (912:912:912))
        (PORT clk (1143:1143:1143) (1143:1143:1143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT d[0] (496:496:496) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2580w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (320:320:320))
        (PORT datab (121:121:121) (150:150:150))
        (PORT datac (283:283:283) (360:360:360))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2137:2137:2137))
        (PORT clk (1179:1179:1179) (1199:1199:1199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2177:2177:2177))
        (PORT d[1] (1890:1890:1890) (2177:2177:2177))
        (PORT d[2] (1890:1890:1890) (2177:2177:2177))
        (PORT d[3] (1890:1890:1890) (2177:2177:2177))
        (PORT d[4] (1890:1890:1890) (2177:2177:2177))
        (PORT d[5] (1963:1963:1963) (2269:2269:2269))
        (PORT d[6] (1963:1963:1963) (2269:2269:2269))
        (PORT d[7] (1963:1963:1963) (2269:2269:2269))
        (PORT d[8] (1963:1963:1963) (2269:2269:2269))
        (PORT d[9] (1963:1963:1963) (2269:2269:2269))
        (PORT d[10] (1963:1963:1963) (2269:2269:2269))
        (PORT d[11] (1963:1963:1963) (2269:2269:2269))
        (PORT d[12] (1963:1963:1963) (2269:2269:2269))
        (PORT clk (1177:1177:1177) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1199:1199:1199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (628:628:628) (736:736:736))
        (PORT d[1] (629:629:629) (733:733:733))
        (PORT d[2] (777:777:777) (907:907:907))
        (PORT d[3] (1305:1305:1305) (1507:1507:1507))
        (PORT d[4] (1413:1413:1413) (1660:1660:1660))
        (PORT d[5] (661:661:661) (767:767:767))
        (PORT d[6] (1148:1148:1148) (1347:1347:1347))
        (PORT d[7] (1290:1290:1290) (1509:1509:1509))
        (PORT d[8] (1510:1510:1510) (1769:1769:1769))
        (PORT d[9] (650:650:650) (762:762:762))
        (PORT d[10] (739:739:739) (854:854:854))
        (PORT d[11] (1680:1680:1680) (1957:1957:1957))
        (PORT d[12] (783:783:783) (937:937:937))
        (PORT clk (1147:1147:1147) (1147:1147:1147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT d[0] (660:660:660) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (634:634:634))
        (PORT datac (540:540:540) (599:599:599))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2600w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (320:320:320))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (284:284:284) (362:362:362))
        (PORT datad (238:238:238) (304:304:304))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1958:1958:1958))
        (PORT clk (1171:1171:1171) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1998:1998:1998))
        (PORT d[1] (1730:1730:1730) (1998:1998:1998))
        (PORT d[2] (1730:1730:1730) (1998:1998:1998))
        (PORT d[3] (1730:1730:1730) (1998:1998:1998))
        (PORT d[4] (1730:1730:1730) (1998:1998:1998))
        (PORT d[5] (1762:1762:1762) (2041:2041:2041))
        (PORT d[6] (1762:1762:1762) (2041:2041:2041))
        (PORT d[7] (1762:1762:1762) (2041:2041:2041))
        (PORT d[8] (1762:1762:1762) (2041:2041:2041))
        (PORT d[9] (1762:1762:1762) (2041:2041:2041))
        (PORT d[10] (1762:1762:1762) (2041:2041:2041))
        (PORT d[11] (1762:1762:1762) (2041:2041:2041))
        (PORT d[12] (1762:1762:1762) (2041:2041:2041))
        (PORT clk (1169:1169:1169) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1111:1111:1111))
        (PORT d[1] (1165:1165:1165) (1335:1335:1335))
        (PORT d[2] (979:979:979) (1144:1144:1144))
        (PORT d[3] (1283:1283:1283) (1485:1485:1485))
        (PORT d[4] (1392:1392:1392) (1637:1637:1637))
        (PORT d[5] (810:810:810) (932:932:932))
        (PORT d[6] (1263:1263:1263) (1485:1485:1485))
        (PORT d[7] (1107:1107:1107) (1302:1302:1302))
        (PORT d[8] (1284:1284:1284) (1508:1508:1508))
        (PORT d[9] (953:953:953) (1101:1101:1101))
        (PORT d[10] (745:745:745) (860:860:860))
        (PORT d[11] (1497:1497:1497) (1751:1751:1751))
        (PORT d[12] (959:959:959) (1145:1145:1145))
        (PORT clk (1138:1138:1138) (1139:1139:1139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1139:1139:1139))
        (PORT d[0] (662:662:662) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1140:1140:1140))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1140:1140:1140))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1140:1140:1140))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1138:1138:1138))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2590w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (761:761:761))
        (PORT datab (363:363:363) (428:428:428))
        (PORT datac (363:363:363) (446:446:446))
        (PORT datad (625:625:625) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1050:1050:1050))
        (PORT clk (1163:1163:1163) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (1085:1085:1085))
        (PORT d[1] (946:946:946) (1085:1085:1085))
        (PORT d[2] (946:946:946) (1085:1085:1085))
        (PORT d[3] (946:946:946) (1085:1085:1085))
        (PORT d[4] (946:946:946) (1085:1085:1085))
        (PORT d[5] (846:846:846) (983:983:983))
        (PORT d[6] (846:846:846) (983:983:983))
        (PORT d[7] (846:846:846) (983:983:983))
        (PORT d[8] (846:846:846) (983:983:983))
        (PORT d[9] (846:846:846) (983:983:983))
        (PORT d[10] (846:846:846) (983:983:983))
        (PORT d[11] (846:846:846) (983:983:983))
        (PORT d[12] (846:846:846) (983:983:983))
        (PORT clk (1161:1161:1161) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (654:654:654) (755:755:755))
        (PORT d[1] (1798:1798:1798) (2061:2061:2061))
        (PORT d[2] (736:736:736) (850:850:850))
        (PORT d[3] (1735:1735:1735) (2017:2017:2017))
        (PORT d[4] (1944:1944:1944) (2259:2259:2259))
        (PORT d[5] (1350:1350:1350) (1579:1579:1579))
        (PORT d[6] (1402:1402:1402) (1669:1669:1669))
        (PORT d[7] (1120:1120:1120) (1316:1316:1316))
        (PORT d[8] (1278:1278:1278) (1497:1497:1497))
        (PORT d[9] (1938:1938:1938) (2276:2276:2276))
        (PORT d[10] (1491:1491:1491) (1695:1695:1695))
        (PORT d[11] (1220:1220:1220) (1457:1457:1457))
        (PORT d[12] (1723:1723:1723) (2024:2024:2024))
        (PORT clk (1129:1129:1129) (1131:1131:1131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1131:1131:1131))
        (PORT d[0] (534:534:534) (567:567:567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1130:1130:1130))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (581:581:581))
        (PORT datab (806:806:806) (904:904:904))
        (PORT datad (814:814:814) (934:934:934))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (343:343:343))
        (PORT datab (330:330:330) (383:383:383))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2329w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (501:501:501))
        (PORT datac (237:237:237) (300:300:300))
        (PORT datad (227:227:227) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2466w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (281:281:281))
        (PORT datab (468:468:468) (576:576:576))
        (PORT datac (424:424:424) (529:529:529))
        (PORT datad (434:434:434) (531:531:531))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2125:2125:2125))
        (PORT clk (1160:1160:1160) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2195:2195:2195))
        (PORT d[1] (1904:1904:1904) (2195:2195:2195))
        (PORT d[2] (1904:1904:1904) (2195:2195:2195))
        (PORT d[3] (1904:1904:1904) (2195:2195:2195))
        (PORT d[4] (1904:1904:1904) (2195:2195:2195))
        (PORT d[5] (2088:2088:2088) (2395:2395:2395))
        (PORT d[6] (2088:2088:2088) (2395:2395:2395))
        (PORT d[7] (2088:2088:2088) (2395:2395:2395))
        (PORT d[8] (2088:2088:2088) (2395:2395:2395))
        (PORT d[9] (2088:2088:2088) (2395:2395:2395))
        (PORT d[10] (2088:2088:2088) (2395:2395:2395))
        (PORT d[11] (2088:2088:2088) (2395:2395:2395))
        (PORT d[12] (2088:2088:2088) (2395:2395:2395))
        (PORT clk (1158:1158:1158) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1319:1319:1319))
        (PORT d[1] (997:997:997) (1149:1149:1149))
        (PORT d[2] (1141:1141:1141) (1315:1315:1315))
        (PORT d[3] (1105:1105:1105) (1279:1279:1279))
        (PORT d[4] (1190:1190:1190) (1400:1400:1400))
        (PORT d[5] (1553:1553:1553) (1761:1761:1761))
        (PORT d[6] (1110:1110:1110) (1314:1314:1314))
        (PORT d[7] (913:913:913) (1082:1082:1082))
        (PORT d[8] (1090:1090:1090) (1285:1285:1285))
        (PORT d[9] (1126:1126:1126) (1297:1297:1297))
        (PORT d[10] (1274:1274:1274) (1472:1472:1472))
        (PORT d[11] (1339:1339:1339) (1577:1577:1577))
        (PORT d[12] (991:991:991) (1186:1186:1186))
        (PORT clk (1128:1128:1128) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT d[0] (654:654:654) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2446w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (270:270:270))
        (PORT datab (476:476:476) (585:585:585))
        (PORT datac (420:420:420) (525:525:525))
        (PORT datad (445:445:445) (544:544:544))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2142:2142:2142))
        (PORT clk (1160:1160:1160) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2197:2197:2197))
        (PORT d[1] (1911:1911:1911) (2197:2197:2197))
        (PORT d[2] (1911:1911:1911) (2197:2197:2197))
        (PORT d[3] (1911:1911:1911) (2197:2197:2197))
        (PORT d[4] (1911:1911:1911) (2197:2197:2197))
        (PORT d[5] (1917:1917:1917) (2206:2206:2206))
        (PORT d[6] (1917:1917:1917) (2206:2206:2206))
        (PORT d[7] (1917:1917:1917) (2206:2206:2206))
        (PORT d[8] (1917:1917:1917) (2206:2206:2206))
        (PORT d[9] (1917:1917:1917) (2206:2206:2206))
        (PORT d[10] (1917:1917:1917) (2206:2206:2206))
        (PORT d[11] (1917:1917:1917) (2206:2206:2206))
        (PORT d[12] (1917:1917:1917) (2206:2206:2206))
        (PORT clk (1158:1158:1158) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1337:1337:1337))
        (PORT d[1] (1256:1256:1256) (1435:1435:1435))
        (PORT d[2] (1322:1322:1322) (1528:1528:1528))
        (PORT d[3] (1113:1113:1113) (1286:1286:1286))
        (PORT d[4] (1217:1217:1217) (1432:1432:1432))
        (PORT d[5] (1394:1394:1394) (1586:1586:1586))
        (PORT d[6] (1120:1120:1120) (1325:1325:1325))
        (PORT d[7] (929:929:929) (1101:1101:1101))
        (PORT d[8] (1082:1082:1082) (1271:1271:1271))
        (PORT d[9] (1133:1133:1133) (1304:1304:1304))
        (PORT d[10] (1251:1251:1251) (1446:1446:1446))
        (PORT d[11] (1153:1153:1153) (1360:1360:1360))
        (PORT d[12] (955:955:955) (1142:1142:1142))
        (PORT clk (1128:1128:1128) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT d[0] (828:828:828) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2435w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (277:277:277))
        (PORT datab (471:471:471) (579:579:579))
        (PORT datac (423:423:423) (527:527:527))
        (PORT datad (437:437:437) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1967:1967:1967))
        (PORT clk (1163:1163:1163) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (2023:2023:2023))
        (PORT d[1] (1749:1749:1749) (2023:2023:2023))
        (PORT d[2] (1749:1749:1749) (2023:2023:2023))
        (PORT d[3] (1749:1749:1749) (2023:2023:2023))
        (PORT d[4] (1749:1749:1749) (2023:2023:2023))
        (PORT d[5] (1755:1755:1755) (2033:2033:2033))
        (PORT d[6] (1755:1755:1755) (2033:2033:2033))
        (PORT d[7] (1755:1755:1755) (2033:2033:2033))
        (PORT d[8] (1755:1755:1755) (2033:2033:2033))
        (PORT d[9] (1755:1755:1755) (2033:2033:2033))
        (PORT d[10] (1755:1755:1755) (2033:2033:2033))
        (PORT d[11] (1755:1755:1755) (2033:2033:2033))
        (PORT d[12] (1755:1755:1755) (2033:2033:2033))
        (PORT clk (1161:1161:1161) (1183:1183:1183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1135:1135:1135))
        (PORT d[1] (987:987:987) (1135:1135:1135))
        (PORT d[2] (1148:1148:1148) (1335:1335:1335))
        (PORT d[3] (929:929:929) (1081:1081:1081))
        (PORT d[4] (1059:1059:1059) (1245:1245:1245))
        (PORT d[5] (910:910:910) (1042:1042:1042))
        (PORT d[6] (1233:1233:1233) (1448:1448:1448))
        (PORT d[7] (908:908:908) (1072:1072:1072))
        (PORT d[8] (1262:1262:1262) (1483:1483:1483))
        (PORT d[9] (1101:1101:1101) (1265:1265:1265))
        (PORT d[10] (1392:1392:1392) (1602:1602:1602))
        (PORT d[11] (1347:1347:1347) (1585:1585:1585))
        (PORT d[12] (784:784:784) (935:935:935))
        (PORT clk (1133:1133:1133) (1131:1131:1131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1131:1131:1131))
        (PORT d[0] (681:681:681) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1130:1130:1130))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2456w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (574:574:574))
        (PORT datab (600:600:600) (734:734:734))
        (PORT datac (441:441:441) (543:543:543))
        (PORT datad (548:548:548) (636:636:636))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (645:645:645))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (592:592:592) (685:685:685))
        (PORT d[1] (592:592:592) (685:685:685))
        (PORT d[2] (592:592:592) (685:685:685))
        (PORT d[3] (592:592:592) (685:685:685))
        (PORT d[4] (592:592:592) (685:685:685))
        (PORT d[5] (620:620:620) (713:713:713))
        (PORT d[6] (620:620:620) (713:713:713))
        (PORT d[7] (620:620:620) (713:713:713))
        (PORT d[8] (620:620:620) (713:713:713))
        (PORT d[9] (620:620:620) (713:713:713))
        (PORT d[10] (620:620:620) (713:713:713))
        (PORT d[11] (620:620:620) (713:713:713))
        (PORT d[12] (620:620:620) (713:713:713))
        (PORT clk (1160:1160:1160) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (847:847:847) (982:982:982))
        (PORT d[1] (1672:1672:1672) (1920:1920:1920))
        (PORT d[2] (913:913:913) (1052:1052:1052))
        (PORT d[3] (1563:1563:1563) (1825:1825:1825))
        (PORT d[4] (1511:1511:1511) (1784:1784:1784))
        (PORT d[5] (1303:1303:1303) (1523:1523:1523))
        (PORT d[6] (1231:1231:1231) (1465:1465:1465))
        (PORT d[7] (1110:1110:1110) (1309:1309:1309))
        (PORT d[8] (1119:1119:1119) (1321:1321:1321))
        (PORT d[9] (1740:1740:1740) (2049:2049:2049))
        (PORT d[10] (1303:1303:1303) (1479:1479:1479))
        (PORT d[11] (1167:1167:1167) (1389:1389:1389))
        (PORT d[12] (1536:1536:1536) (1810:1810:1810))
        (PORT clk (1127:1127:1127) (1130:1130:1130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1130:1130:1130))
        (PORT d[0] (718:718:718) (783:783:783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1131:1131:1131))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1129:1129:1129))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (976:976:976))
        (PORT datab (834:834:834) (955:955:955))
        (PORT datac (476:476:476) (568:568:568))
        (PORT datad (148:148:148) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1073:1073:1073))
        (PORT datab (1062:1062:1062) (1203:1203:1203))
        (PORT datac (472:472:472) (564:564:564))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2506w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (276:276:276))
        (PORT datab (472:472:472) (580:580:580))
        (PORT datac (422:422:422) (527:527:527))
        (PORT datad (439:439:439) (536:536:536))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2626:2626:2626))
        (PORT clk (1147:1147:1147) (1165:1165:1165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2691:2691:2691))
        (PORT d[1] (2323:2323:2323) (2691:2691:2691))
        (PORT d[2] (2323:2323:2323) (2691:2691:2691))
        (PORT d[3] (2323:2323:2323) (2691:2691:2691))
        (PORT d[4] (2323:2323:2323) (2691:2691:2691))
        (PORT d[5] (2157:2157:2157) (2496:2496:2496))
        (PORT d[6] (2157:2157:2157) (2496:2496:2496))
        (PORT d[7] (2157:2157:2157) (2496:2496:2496))
        (PORT d[8] (2157:2157:2157) (2496:2496:2496))
        (PORT d[9] (2157:2157:2157) (2496:2496:2496))
        (PORT d[10] (2157:2157:2157) (2496:2496:2496))
        (PORT d[11] (2157:2157:2157) (2496:2496:2496))
        (PORT d[12] (2157:2157:2157) (2496:2496:2496))
        (PORT clk (1145:1145:1145) (1163:1163:1163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1166:1166:1166))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1166:1166:1166))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1166:1166:1166))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (1130:1130:1130))
        (PORT d[1] (1033:1033:1033) (1185:1185:1185))
        (PORT d[2] (1088:1088:1088) (1252:1252:1252))
        (PORT d[3] (1061:1061:1061) (1244:1244:1244))
        (PORT d[4] (1186:1186:1186) (1382:1382:1382))
        (PORT d[5] (1007:1007:1007) (1149:1149:1149))
        (PORT d[6] (1335:1335:1335) (1582:1582:1582))
        (PORT d[7] (902:902:902) (1056:1056:1056))
        (PORT d[8] (1071:1071:1071) (1250:1250:1250))
        (PORT d[9] (927:927:927) (1086:1086:1086))
        (PORT d[10] (1214:1214:1214) (1390:1390:1390))
        (PORT d[11] (1385:1385:1385) (1647:1647:1647))
        (PORT d[12] (1174:1174:1174) (1405:1405:1405))
        (PORT clk (1113:1113:1113) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1115:1115:1115))
        (PORT d[0] (754:754:754) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1114:1114:1114))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2496w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (272:272:272))
        (PORT datab (475:475:475) (584:584:584))
        (PORT datac (421:421:421) (525:525:525))
        (PORT datad (443:443:443) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1544:1544:1544))
        (PORT clk (1157:1157:1157) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1568:1568:1568))
        (PORT d[1] (1371:1371:1371) (1568:1568:1568))
        (PORT d[2] (1371:1371:1371) (1568:1568:1568))
        (PORT d[3] (1371:1371:1371) (1568:1568:1568))
        (PORT d[4] (1371:1371:1371) (1568:1568:1568))
        (PORT d[5] (1224:1224:1224) (1404:1404:1404))
        (PORT d[6] (1224:1224:1224) (1404:1404:1404))
        (PORT d[7] (1224:1224:1224) (1404:1404:1404))
        (PORT d[8] (1224:1224:1224) (1404:1404:1404))
        (PORT d[9] (1224:1224:1224) (1404:1404:1404))
        (PORT d[10] (1224:1224:1224) (1404:1404:1404))
        (PORT d[11] (1224:1224:1224) (1404:1404:1404))
        (PORT d[12] (1224:1224:1224) (1404:1404:1404))
        (PORT clk (1155:1155:1155) (1174:1174:1174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1177:1177:1177))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1177:1177:1177))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1177:1177:1177))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1580:1580:1580))
        (PORT d[1] (1390:1390:1390) (1594:1594:1594))
        (PORT d[2] (906:906:906) (1046:1046:1046))
        (PORT d[3] (1042:1042:1042) (1225:1225:1225))
        (PORT d[4] (1190:1190:1190) (1386:1386:1386))
        (PORT d[5] (1702:1702:1702) (1969:1969:1969))
        (PORT d[6] (1327:1327:1327) (1568:1568:1568))
        (PORT d[7] (907:907:907) (1064:1064:1064))
        (PORT d[8] (1041:1041:1041) (1214:1214:1214))
        (PORT d[9] (1292:1292:1292) (1515:1515:1515))
        (PORT d[10] (1021:1021:1021) (1170:1170:1170))
        (PORT d[11] (1392:1392:1392) (1652:1652:1652))
        (PORT d[12] (1514:1514:1514) (1802:1802:1802))
        (PORT clk (1124:1124:1124) (1125:1125:1125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1125:1125:1125))
        (PORT d[0] (516:516:516) (552:552:552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1126:1126:1126))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1126:1126:1126))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1126:1126:1126))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1124:1124:1124))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2476w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (573:573:573))
        (PORT datab (599:599:599) (733:733:733))
        (PORT datac (439:439:439) (542:542:542))
        (PORT datad (547:547:547) (635:635:635))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (662:662:662))
        (PORT clk (1163:1163:1163) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (594:594:594) (686:686:686))
        (PORT d[1] (594:594:594) (686:686:686))
        (PORT d[2] (594:594:594) (686:686:686))
        (PORT d[3] (594:594:594) (686:686:686))
        (PORT d[4] (594:594:594) (686:686:686))
        (PORT d[5] (633:633:633) (733:733:733))
        (PORT d[6] (633:633:633) (733:733:733))
        (PORT d[7] (633:633:633) (733:733:733))
        (PORT d[8] (633:633:633) (733:733:733))
        (PORT d[9] (633:633:633) (733:733:733))
        (PORT d[10] (633:633:633) (733:733:733))
        (PORT d[11] (633:633:633) (733:733:733))
        (PORT d[12] (633:633:633) (733:733:733))
        (PORT clk (1161:1161:1161) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1138:1138:1138))
        (PORT d[1] (1787:1787:1787) (2050:2050:2050))
        (PORT d[2] (926:926:926) (1071:1071:1071))
        (PORT d[3] (1575:1575:1575) (1841:1841:1841))
        (PORT d[4] (1500:1500:1500) (1769:1769:1769))
        (PORT d[5] (1144:1144:1144) (1330:1330:1330))
        (PORT d[6] (1257:1257:1257) (1501:1501:1501))
        (PORT d[7] (1100:1100:1100) (1295:1295:1295))
        (PORT d[8] (1270:1270:1270) (1489:1489:1489))
        (PORT d[9] (1730:1730:1730) (2036:2036:2036))
        (PORT d[10] (1317:1317:1317) (1499:1499:1499))
        (PORT d[11] (1196:1196:1196) (1427:1427:1427))
        (PORT d[12] (1537:1537:1537) (1811:1811:1811))
        (PORT clk (1128:1128:1128) (1131:1131:1131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1131:1131:1131))
        (PORT d[0] (740:740:740) (804:804:804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1130:1130:1130))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (429:429:429))
        (PORT datab (513:513:513) (603:603:603))
        (PORT datac (512:512:512) (587:587:587))
        (PORT datad (695:695:695) (796:796:796))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2486w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (271:271:271))
        (PORT datab (475:475:475) (584:584:584))
        (PORT datac (421:421:421) (525:525:525))
        (PORT datad (444:444:444) (543:543:543))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2628:2628:2628))
        (PORT clk (1149:1149:1149) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2682:2682:2682))
        (PORT d[1] (2321:2321:2321) (2682:2682:2682))
        (PORT d[2] (2321:2321:2321) (2682:2682:2682))
        (PORT d[3] (2321:2321:2321) (2682:2682:2682))
        (PORT d[4] (2321:2321:2321) (2682:2682:2682))
        (PORT d[5] (2169:2169:2169) (2514:2514:2514))
        (PORT d[6] (2169:2169:2169) (2514:2514:2514))
        (PORT d[7] (2169:2169:2169) (2514:2514:2514))
        (PORT d[8] (2169:2169:2169) (2514:2514:2514))
        (PORT d[9] (2169:2169:2169) (2514:2514:2514))
        (PORT d[10] (2169:2169:2169) (2514:2514:2514))
        (PORT d[11] (2169:2169:2169) (2514:2514:2514))
        (PORT d[12] (2169:2169:2169) (2514:2514:2514))
        (PORT clk (1147:1147:1147) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (1128:1128:1128))
        (PORT d[1] (1205:1205:1205) (1387:1387:1387))
        (PORT d[2] (1256:1256:1256) (1439:1439:1439))
        (PORT d[3] (1060:1060:1060) (1243:1243:1243))
        (PORT d[4] (1191:1191:1191) (1390:1390:1390))
        (PORT d[5] (1273:1273:1273) (1446:1446:1446))
        (PORT d[6] (1186:1186:1186) (1412:1412:1412))
        (PORT d[7] (891:891:891) (1044:1044:1044))
        (PORT d[8] (1058:1058:1058) (1230:1230:1230))
        (PORT d[9] (1065:1065:1065) (1249:1249:1249))
        (PORT d[10] (1203:1203:1203) (1376:1376:1376))
        (PORT d[11] (1383:1383:1383) (1644:1644:1644))
        (PORT d[12] (1306:1306:1306) (1557:1557:1557))
        (PORT clk (1117:1117:1117) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT d[0] (689:689:689) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|vga_mem_inst\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (970:970:970))
        (PORT datab (508:508:508) (598:598:598))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (673:673:673) (768:768:768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (625:625:625) (729:729:729))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (289:289:289) (329:329:329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (341:341:341))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (514:514:514) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (281:281:281))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (160:160:160) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|pixel\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (1166:1166:1166))
        (PORT datad (185:185:185) (217:217:217))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|h_sync_signal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (308:308:308))
        (PORT datab (148:148:148) (203:203:203))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga\|h_sync_signal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datac (133:133:133) (182:182:182))
        (PORT datad (448:448:448) (522:522:522))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (820:820:820) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1936:1936:1936) (1772:1772:1772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1738:1738:1738) (1520:1520:1520))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (211:211:211))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1936:1936:1936) (1772:1772:1772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1733:1733:1733) (1516:1516:1516))
        (PORT datac (207:207:207) (254:254:254))
        (PORT datad (144:144:144) (183:183:183))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1737:1737:1737) (1520:1520:1520))
        (PORT datac (126:126:126) (173:173:173))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1737:1737:1737) (1519:1519:1519))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (273:273:273))
        (PORT datac (1683:1683:1683) (1478:1478:1478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (956:956:956))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (268:268:268))
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1936:1936:1936) (1772:1772:1772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (269:269:269))
        (PORT datab (1736:1736:1736) (1518:1518:1518))
        (PORT datad (303:303:303) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1936:1936:1936) (1772:1772:1772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1684:1684:1684) (1479:1479:1479))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (956:956:956))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (263:263:263))
        (PORT datab (1743:1743:1743) (1524:1524:1524))
        (PORT datac (123:123:123) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1490:1490:1490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (956:956:956))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (956:956:956))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1708:1708:1708) (1944:1944:1944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (956:956:956))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1708:1708:1708) (1944:1944:1944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (273:273:273))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (1741:1741:1741) (1527:1527:1527))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (956:956:956))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (286:286:286))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1936:1936:1936) (1772:1772:1772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (286:286:286))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (130:130:130) (178:178:178))
        (PORT datad (1721:1721:1721) (1511:1511:1511))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1734:1734:1734) (1516:1516:1516))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (577:577:577) (692:692:692))
        (PORT datad (1825:1825:1825) (1560:1560:1560))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (578:578:578) (692:692:692))
        (PORT datad (534:534:534) (630:630:630))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (578:578:578) (693:693:693))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (579:579:579) (694:694:694))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (579:579:579) (694:694:694))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clock\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (95:95:95) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1377:1377:1377) (1206:1206:1206))
        (PORT datad (464:464:464) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT asdata (1801:1801:1801) (1560:1560:1560))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT asdata (367:367:367) (412:412:412))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (686:686:686) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (95:95:95) (117:117:117))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (638:638:638) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (505:505:505))
        (PORT datac (383:383:383) (468:468:468))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1158:1158:1158))
        (PORT datad (474:474:474) (554:554:554))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1100:1100:1100) (1254:1254:1254))
        (PORT datad (276:276:276) (314:314:314))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1497:1497:1497))
        (PORT datab (795:795:795) (929:929:929))
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (957:957:957))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (495:495:495))
        (PORT datad (345:345:345) (409:409:409))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (407:407:407) (493:493:493))
        (PORT datad (194:194:194) (245:245:245))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (634:634:634) (686:686:686))
        (PORT ena (490:490:490) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (495:495:495))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (634:634:634) (686:686:686))
        (PORT ena (490:490:490) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (208:208:208))
        (PORT datac (144:144:144) (194:194:194))
        (PORT datad (151:151:151) (192:192:192))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (220:220:220))
        (PORT datad (345:345:345) (422:422:422))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (213:213:213))
        (PORT datab (563:563:563) (641:641:641))
        (PORT datad (113:113:113) (136:136:136))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (651:651:651) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datac (211:211:211) (272:272:272))
        (PORT datad (214:214:214) (262:262:262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (163:163:163))
        (PORT datab (421:421:421) (507:507:507))
        (PORT datac (383:383:383) (468:468:468))
        (PORT datad (127:127:127) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (145:145:145))
        (PORT datab (421:421:421) (508:508:508))
        (PORT datac (522:522:522) (617:617:617))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (634:634:634) (686:686:686))
        (PORT ena (490:490:490) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (366:366:366) (450:450:450))
        (PORT datac (225:225:225) (276:276:276))
        (PORT datad (212:212:212) (260:260:260))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (771:771:771) (911:911:911))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (298:298:298))
        (PORT datab (363:363:363) (447:447:447))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (606:606:606) (696:696:696))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (229:229:229))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (321:321:321) (368:368:368))
        (PORT clrn (634:634:634) (686:686:686))
        (PORT sload (809:809:809) (738:738:738))
        (PORT ena (490:490:490) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (220:220:220))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (143:143:143) (192:192:192))
        (PORT datad (229:229:229) (286:286:286))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (640:640:640))
        (PORT datac (224:224:224) (275:275:275))
        (PORT datad (344:344:344) (421:421:421))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (651:651:651) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (509:509:509))
        (PORT datab (417:417:417) (504:504:504))
        (PORT datac (358:358:358) (426:426:426))
        (PORT datad (380:380:380) (451:451:451))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (600:600:600))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (343:343:343) (394:394:394))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (752:752:752) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (595:595:595))
        (PORT datad (185:185:185) (230:230:230))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (955:955:955))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (963:963:963))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (726:726:726))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT sload (798:798:798) (895:895:895))
        (PORT ena (945:945:945) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (640:640:640))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (337:337:337) (413:413:413))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (651:651:651) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (449:449:449))
        (PORT datab (363:363:363) (442:442:442))
        (PORT datac (1374:1374:1374) (1203:1203:1203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1162:1162:1162))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (334:334:334) (411:411:411))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (244:244:244))
        (PORT datab (167:167:167) (220:220:220))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (345:345:345) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (951:951:951))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (734:734:734) (649:649:649))
        (PORT ena (638:638:638) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (436:436:436))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (132:132:132) (180:180:180))
        (PORT datad (337:337:337) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (795:795:795) (930:930:930))
        (PORT datac (130:130:130) (178:178:178))
        (PORT datad (334:334:334) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (651:651:651) (715:715:715))
        (PORT ena (619:619:619) (664:664:664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (732:732:732))
        (PORT datad (435:435:435) (502:502:502))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (164:164:164))
        (PORT datab (566:566:566) (644:644:644))
        (PORT datac (406:406:406) (486:486:486))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (220:220:220))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (142:142:142) (190:190:190))
        (PORT datad (227:227:227) (284:284:284))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (436:436:436))
        (PORT datab (263:263:263) (322:322:322))
        (PORT datac (350:350:350) (425:425:425))
        (PORT datad (274:274:274) (314:314:314))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (407:407:407))
        (PORT datad (230:230:230) (288:288:288))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (444:444:444))
        (PORT datab (259:259:259) (317:317:317))
        (PORT datac (331:331:331) (408:408:408))
        (PORT datad (406:406:406) (458:458:458))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (290:290:290))
        (PORT datac (189:189:189) (240:240:240))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (339:339:339) (369:369:369))
        (PORT clrn (634:634:634) (686:686:686))
        (PORT sload (809:809:809) (738:738:738))
        (PORT ena (1089:1089:1089) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (416:416:416))
        (PORT datac (344:344:344) (418:418:418))
        (PORT datad (303:303:303) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (321:321:321))
        (PORT datab (173:173:173) (210:210:210))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (671:671:671) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (897:897:897))
        (PORT datad (435:435:435) (503:503:503))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1170:1170:1170))
        (PORT datab (362:362:362) (440:440:440))
        (PORT datac (729:729:729) (843:843:843))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (928:928:928))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (994:994:994))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (530:530:530))
        (PORT datab (745:745:745) (865:865:865))
        (PORT datac (780:780:780) (902:902:902))
        (PORT datad (212:212:212) (270:270:270))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (762:762:762) (879:879:879))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (732:732:732))
        (PORT datab (746:746:746) (866:866:866))
        (PORT datac (779:779:779) (901:901:901))
        (PORT datad (434:434:434) (502:502:502))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (760:760:760) (878:878:878))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (875:875:875))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (762:762:762) (880:880:880))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (876:876:876))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (875:875:875))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (763:763:763) (881:881:881))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (759:759:759) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (761:761:761) (879:879:879))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1367:1367:1367) (1156:1156:1156))
        (PORT datad (347:347:347) (416:416:416))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (270:270:270))
        (PORT datab (207:207:207) (266:266:266))
        (PORT datac (756:756:756) (874:874:874))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (405:405:405))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3065:3065:3065) (2726:2726:2726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (3065:3065:3065) (2726:2726:2726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3065:3065:3065) (2726:2726:2726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (908:908:908) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (436:436:436))
        (PORT datad (357:357:357) (426:426:426))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (906:906:906))
        (PORT datad (303:303:303) (365:365:365))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (935:935:935) (938:938:938))
        (PORT ena (842:842:842) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (935:935:935) (938:938:938))
        (PORT ena (842:842:842) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (935:935:935) (938:938:938))
        (PORT ena (842:842:842) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (935:935:935) (938:938:938))
        (PORT ena (842:842:842) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (935:935:935) (938:938:938))
        (PORT ena (842:842:842) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (935:935:935) (938:938:938))
        (PORT ena (842:842:842) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (937:937:937) (940:940:940))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (937:937:937) (940:940:940))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (937:937:937) (940:940:940))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (937:937:937) (940:940:940))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (937:937:937) (940:940:940))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (937:937:937) (940:940:940))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1161:1161:1161))
        (PORT datab (120:120:120) (148:148:148))
        (PORT datac (329:329:329) (406:406:406))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (302:302:302))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (185:185:185) (221:221:221))
        (PORT datad (347:347:347) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (651:651:651) (715:715:715))
        (PORT ena (619:619:619) (664:664:664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1032:1032:1032))
        (PORT datab (817:817:817) (962:962:962))
        (PORT datac (405:405:405) (497:497:497))
        (PORT datad (826:826:826) (964:964:964))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (422:422:422))
        (PORT datac (506:506:506) (599:599:599))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (440:440:440))
        (PORT datab (256:256:256) (314:314:314))
        (PORT datac (328:328:328) (404:404:404))
        (PORT datad (407:407:407) (459:459:459))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (440:440:440))
        (PORT datab (528:528:528) (623:623:623))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (649:649:649) (764:764:764))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (688:688:688) (775:775:775))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (441:441:441))
        (PORT datac (322:322:322) (391:391:391))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (437:437:437))
        (PORT datab (263:263:263) (322:322:322))
        (PORT datac (351:351:351) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (334:334:334))
        (PORT datac (266:266:266) (306:306:306))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (688:688:688) (775:775:775))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|nios0_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (1076:1076:1076))
        (PORT datac (694:694:694) (832:832:832))
        (PORT datad (385:385:385) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|nios0_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (852:852:852))
        (PORT datac (537:537:537) (628:628:628))
        (PORT datad (383:383:383) (468:468:468))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (398:398:398))
        (PORT datac (511:511:511) (604:604:604))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (688:688:688) (775:775:775))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (449:449:449))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (688:688:688) (775:775:775))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[37\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (865:865:865))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (121:121:121) (152:152:152))
        (PORT datad (734:734:734) (875:875:875))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (667:667:667) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1015:1015:1015))
        (PORT datab (840:840:840) (989:989:989))
        (PORT datac (404:404:404) (496:496:496))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (667:667:667) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (747:747:747) (897:897:897))
        (PORT datac (663:663:663) (777:777:777))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|nios0_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (457:457:457))
        (PORT datab (818:818:818) (964:964:964))
        (PORT datad (831:831:831) (970:970:970))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (878:878:878))
        (PORT datab (365:365:365) (442:442:442))
        (PORT datad (184:184:184) (229:229:229))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (851:851:851))
        (PORT datab (401:401:401) (492:492:492))
        (PORT datac (536:536:536) (627:627:627))
        (PORT datad (736:736:736) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (806:806:806))
        (PORT datab (754:754:754) (904:904:904))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (138:138:138) (173:173:173))
        (PORT datac (164:164:164) (193:193:193))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (268:268:268) (289:289:289))
        (PORT sload (453:453:453) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|nios0_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (996:996:996))
        (PORT datac (869:869:869) (1028:1028:1028))
        (PORT datad (878:878:878) (1032:1032:1032))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (530:530:530) (624:624:624))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (963:963:963))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (650:650:650))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (963:963:963))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (641:641:641) (713:713:713))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|enable_action_strobe\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (801:801:801) (925:925:925))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (395:395:395) (477:477:477))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (321:321:321))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (293:293:293) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (432:432:432) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (658:658:658) (782:782:782))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (432:432:432) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (206:206:206))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (349:349:349) (425:425:425))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|take_no_action_break_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (209:209:209))
        (PORT datab (143:143:143) (197:197:197))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (669:669:669))
        (PORT datab (514:514:514) (602:602:602))
        (PORT datac (388:388:388) (466:466:466))
        (PORT datad (712:712:712) (815:815:815))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (207:207:207))
        (PORT datab (143:143:143) (197:197:197))
        (PORT datac (350:350:350) (426:426:426))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (569:569:569))
        (PORT datab (303:303:303) (357:357:357))
        (PORT datac (662:662:662) (768:768:768))
        (PORT datad (472:472:472) (543:543:543))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datad (439:439:439) (505:505:505))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd_d1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (955:955:955))
        (PORT datac (521:521:521) (625:625:625))
        (PORT datad (494:494:494) (584:584:584))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (668:668:668))
        (PORT datab (514:514:514) (603:603:603))
        (PORT datac (389:389:389) (467:467:467))
        (PORT datad (196:196:196) (247:247:247))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (495:495:495))
        (PORT datad (382:382:382) (463:463:463))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (423:423:423) (512:512:512))
        (PORT datac (711:711:711) (834:834:834))
        (PORT datad (785:785:785) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (493:493:493) (590:590:590))
        (PORT datad (1003:1003:1003) (1156:1156:1156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (751:751:751))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (814:814:814))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (610:610:610))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (612:612:612))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (342:342:342) (411:411:411))
        (PORT datad (366:366:366) (425:425:425))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT ena (587:587:587) (627:627:627))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (612:612:612))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT ena (587:587:587) (627:627:627))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (613:613:613))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT ena (587:587:587) (627:627:627))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (614:614:614))
        (PORT datab (355:355:355) (430:430:430))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT ena (587:587:587) (627:627:627))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT ena (587:587:587) (627:627:627))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (300:300:300))
        (PORT datab (244:244:244) (306:306:306))
        (PORT datac (230:230:230) (290:290:290))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (248:248:248) (311:311:311))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datad (144:144:144) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (647:647:647) (724:724:724))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (411:411:411))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (672:672:672))
        (PORT datab (791:791:791) (941:941:941))
        (PORT datac (424:424:424) (527:527:527))
        (PORT datad (504:504:504) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT sclr (1152:1152:1152) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (152:152:152))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datad (233:233:233) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (618:618:618) (712:712:712))
        (PORT datac (693:693:693) (794:794:794))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (PORT ena (505:505:505) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (295:295:295))
        (PORT datac (345:345:345) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (309:309:309))
        (PORT datab (116:116:116) (150:150:150))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (PORT datab (110:110:110) (143:143:143))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1307:1307:1307) (1529:1529:1529))
        (PORT datad (154:154:154) (195:195:195))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (822:822:822))
        (PORT datac (596:596:596) (687:687:687))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (819:819:819))
        (PORT datab (617:617:617) (711:711:711))
        (PORT datad (199:199:199) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (337:337:337) (363:363:363))
        (PORT clrn (945:945:945) (948:948:948))
        (PORT ena (505:505:505) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1734:1734:1734))
        (PORT datac (700:700:700) (802:802:802))
        (PORT datad (811:811:811) (954:954:954))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (977:977:977))
        (PORT datac (431:431:431) (535:535:535))
        (PORT datad (506:506:506) (597:597:597))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (668:668:668))
        (PORT datab (788:788:788) (937:937:937))
        (PORT datac (433:433:433) (537:537:537))
        (PORT datad (507:507:507) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (910:910:910))
        (PORT datab (395:395:395) (479:479:479))
        (PORT datac (291:291:291) (329:329:329))
        (PORT datad (169:169:169) (193:193:193))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (971:971:971))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (427:427:427) (486:486:486))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (512:512:512))
        (PORT datab (117:117:117) (152:152:152))
        (PORT datad (142:142:142) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1198:1198:1198))
        (PORT datab (522:522:522) (624:624:624))
        (PORT datac (507:507:507) (608:608:608))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (147:147:147))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (111:111:111) (135:135:135))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_agent\|cp_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (156:156:156) (210:210:210))
        (PORT datac (223:223:223) (286:286:286))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (920:920:920))
        (PORT datab (361:361:361) (422:422:422))
        (PORT datac (583:583:583) (684:684:684))
        (PORT datad (760:760:760) (919:919:919))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (109:109:109) (133:133:133))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (958:958:958) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (186:186:186))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (957:957:957) (959:959:959))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (590:590:590) (666:666:666))
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (957:957:957) (959:959:959))
        (PORT ena (627:627:627) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (222:222:222))
        (PORT datab (509:509:509) (614:614:614))
        (PORT datac (756:756:756) (853:853:853))
        (PORT datad (323:323:323) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (221:221:221))
        (PORT datab (257:257:257) (322:322:322))
        (PORT datac (315:315:315) (383:383:383))
        (PORT datad (922:922:922) (1067:1067:1067))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (930:930:930))
        (PORT datab (1151:1151:1151) (1344:1344:1344))
        (PORT datad (116:116:116) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (403:403:403))
        (PORT datab (204:204:204) (246:246:246))
        (PORT datac (240:240:240) (305:305:305))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (573:573:573))
        (PORT datab (467:467:467) (553:553:553))
        (PORT datad (422:422:422) (501:501:501))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (954:954:954))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (573:573:573))
        (PORT datab (435:435:435) (523:523:523))
        (PORT datad (317:317:317) (375:375:375))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (954:954:954))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (1003:1003:1003) (1178:1178:1178))
        (PORT datac (459:459:459) (551:551:551))
        (PORT datad (316:316:316) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (407:407:407))
        (PORT datab (131:131:131) (166:166:166))
        (PORT datad (308:308:308) (351:351:351))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (405:405:405))
        (PORT datab (132:132:132) (166:166:166))
        (PORT datad (307:307:307) (349:349:349))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (376:376:376) (452:452:452))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (958:958:958) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (374:374:374) (450:450:450))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (958:958:958) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (225:225:225))
        (PORT datac (240:240:240) (305:305:305))
        (PORT datad (322:322:322) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (311:311:311) (377:377:377))
        (PORT datad (304:304:304) (346:346:346))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (370:370:370))
        (PORT datac (592:592:592) (669:669:669))
        (PORT datad (178:178:178) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (957:957:957) (959:959:959))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (235:235:235))
        (PORT datab (609:609:609) (693:693:693))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT asdata (563:563:563) (615:615:615))
        (PORT clrn (958:958:958) (959:959:959))
        (PORT ena (441:441:441) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (631:631:631))
        (PORT datab (128:128:128) (162:162:162))
        (PORT datac (504:504:504) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (340:340:340) (406:406:406))
        (PORT datac (240:240:240) (304:304:304))
        (PORT datad (305:305:305) (347:347:347))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (584:584:584) (702:702:702))
        (PORT datac (505:505:505) (592:592:592))
        (PORT datad (326:326:326) (379:379:379))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (282:282:282))
        (PORT datab (653:653:653) (765:765:765))
        (PORT datac (660:660:660) (771:771:771))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (283:283:283))
        (PORT datab (654:654:654) (766:766:766))
        (PORT datac (662:662:662) (773:773:773))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[22\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (355:355:355))
        (PORT datac (295:295:295) (347:347:347))
        (PORT datad (218:218:218) (270:270:270))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (491:491:491))
        (PORT datab (398:398:398) (487:487:487))
        (PORT datac (706:706:706) (827:827:827))
        (PORT datad (789:789:789) (931:931:931))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (488:488:488))
        (PORT datab (404:404:404) (492:492:492))
        (PORT datac (710:710:710) (832:832:832))
        (PORT datad (785:785:785) (927:927:927))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (502:502:502))
        (PORT datab (415:415:415) (502:502:502))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datab (348:348:348) (429:429:429))
        (PORT datac (586:586:586) (671:671:671))
        (PORT datad (587:587:587) (674:674:674))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (638:638:638))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datad (614:614:614) (699:699:699))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent\|rf_source_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (99:99:99) (125:125:125))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1316:1316:1316))
        (PORT datab (241:241:241) (305:305:305))
        (PORT datac (233:233:233) (289:289:289))
        (PORT datad (186:186:186) (223:223:223))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (304:304:304))
        (PORT datad (187:187:187) (217:217:217))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (PORT datac (153:153:153) (207:207:207))
        (PORT datad (225:225:225) (279:279:279))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (240:240:240) (304:304:304))
        (PORT datac (234:234:234) (290:290:290))
        (PORT datad (185:185:185) (222:222:222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (207:207:207))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (472:472:472))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (763:763:763))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (638:638:638) (749:749:749))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1057:1057:1057) (1233:1233:1233))
        (PORT datad (452:452:452) (525:525:525))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (584:584:584))
        (PORT datab (636:636:636) (741:741:741))
        (PORT datac (738:738:738) (869:869:869))
        (PORT datad (588:588:588) (691:691:691))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (891:891:891))
        (PORT datab (524:524:524) (626:626:626))
        (PORT datac (623:623:623) (721:721:721))
        (PORT datad (633:633:633) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1322:1322:1322))
        (PORT datab (860:860:860) (1031:1031:1031))
        (PORT datac (765:765:765) (894:894:894))
        (PORT datad (645:645:645) (764:764:764))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (975:975:975))
        (PORT datab (786:786:786) (934:934:934))
        (PORT datac (435:435:435) (540:540:540))
        (PORT datad (526:526:526) (633:633:633))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (237:237:237))
        (PORT datab (396:396:396) (481:481:481))
        (PORT datac (489:489:489) (567:567:567))
        (PORT datad (473:473:473) (557:557:557))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datad (541:541:541) (639:639:639))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (957:957:957) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (895:895:895))
        (PORT datab (717:717:717) (828:828:828))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (420:420:420))
        (PORT datab (656:656:656) (775:775:775))
        (PORT datac (495:495:495) (581:581:581))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (516:516:516))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (577:577:577) (666:666:666))
        (PORT datad (632:632:632) (738:738:738))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (204:204:204))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (517:517:517))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (575:575:575) (664:664:664))
        (PORT datad (361:361:361) (438:438:438))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (604:604:604))
        (PORT datac (458:458:458) (535:535:535))
        (PORT datad (304:304:304) (357:357:357))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datad (331:331:331) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (672:672:672))
        (PORT datab (791:791:791) (941:941:941))
        (PORT datac (421:421:421) (524:524:524))
        (PORT datad (503:503:503) (593:593:593))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (781:781:781))
        (PORT datac (669:669:669) (778:778:778))
        (PORT datad (479:479:479) (543:543:543))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (615:615:615) (724:724:724))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1587:1587:1587))
        (PORT datab (900:900:900) (1072:1072:1072))
        (PORT datac (495:495:495) (586:586:586))
        (PORT datad (529:529:529) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1735:1735:1735))
        (PORT datab (522:522:522) (624:624:624))
        (PORT datac (596:596:596) (695:695:695))
        (PORT datad (632:632:632) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (405:405:405))
        (PORT datab (473:473:473) (561:561:561))
        (PORT datac (846:846:846) (1010:1010:1010))
        (PORT datad (1136:1136:1136) (1299:1299:1299))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1734:1734:1734))
        (PORT datab (598:598:598) (710:710:710))
        (PORT datac (595:595:595) (693:693:693))
        (PORT datad (468:468:468) (554:554:554))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1710:1710:1710))
        (PORT datab (912:912:912) (1084:1084:1084))
        (PORT datac (451:451:451) (533:533:533))
        (PORT datad (462:462:462) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (624:624:624))
        (PORT datab (764:764:764) (896:896:896))
        (PORT datac (307:307:307) (360:360:360))
        (PORT datad (372:372:372) (460:460:460))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (418:418:418))
        (PORT datad (354:354:354) (425:425:425))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (977:977:977))
        (PORT datab (790:790:790) (939:939:939))
        (PORT datac (426:426:426) (529:529:529))
        (PORT datad (530:530:530) (637:637:637))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (135:135:135) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (230:230:230))
        (PORT datab (176:176:176) (215:215:215))
        (PORT datac (489:489:489) (567:567:567))
        (PORT datad (189:189:189) (219:219:219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1087:1087:1087))
        (PORT datab (599:599:599) (722:722:722))
        (PORT datac (772:772:772) (918:918:918))
        (PORT datad (532:532:532) (621:621:621))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (749:749:749))
        (PORT datab (521:521:521) (621:621:621))
        (PORT datac (769:769:769) (913:913:913))
        (PORT datad (527:527:527) (634:634:634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (427:427:427) (530:530:530))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (797:797:797))
        (PORT datab (680:680:680) (791:791:791))
        (PORT datac (578:578:578) (704:704:704))
        (PORT datad (332:332:332) (384:384:384))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (298:298:298) (350:350:350))
        (PORT datac (329:329:329) (383:383:383))
        (PORT datad (769:769:769) (884:884:884))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (416:416:416))
        (PORT datab (522:522:522) (621:621:621))
        (PORT datac (398:398:398) (499:499:499))
        (PORT datad (114:114:114) (135:135:135))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (562:562:562) (655:655:655))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (506:506:506) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1072:1072:1072))
        (PORT datab (601:601:601) (724:724:724))
        (PORT datac (761:761:761) (906:906:906))
        (PORT datad (538:538:538) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (886:886:886))
        (PORT datab (396:396:396) (473:473:473))
        (PORT datac (692:692:692) (815:815:815))
        (PORT datad (323:323:323) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (446:446:446))
        (PORT datad (512:512:512) (604:604:604))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (494:494:494) (585:585:585))
        (PORT datad (496:496:496) (591:591:591))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (PORT datab (359:359:359) (423:423:423))
        (PORT datac (448:448:448) (512:512:512))
        (PORT datad (322:322:322) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|data_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (435:435:435))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (401:401:401))
        (PORT datab (468:468:468) (553:553:553))
        (PORT datac (458:458:458) (551:551:551))
        (PORT datad (450:450:450) (518:518:518))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (762:762:762) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (704:704:704) (812:812:812))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (418:418:418))
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (1048:1048:1048))
        (PORT datac (369:369:369) (440:440:440))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (204:204:204) (250:250:250))
        (PORT datad (182:182:182) (218:218:218))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (970:970:970))
        (PORT datab (567:567:567) (680:680:680))
        (PORT datac (554:554:554) (644:644:644))
        (PORT datad (140:140:140) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (422:422:422))
        (PORT datad (341:341:341) (408:408:408))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (325:325:325) (388:388:388))
        (PORT datac (345:345:345) (411:411:411))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (228:228:228))
        (PORT datab (340:340:340) (397:397:397))
        (PORT datad (346:346:346) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (442:442:442))
        (PORT datab (340:340:340) (396:396:396))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (494:494:494) (517:517:517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (339:339:339) (396:396:396))
        (PORT datac (301:301:301) (355:355:355))
        (PORT datad (347:347:347) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (148:148:148))
        (PORT datac (347:347:347) (413:413:413))
        (PORT datad (169:169:169) (200:200:200))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|read_latency_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem_used\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (466:466:466))
        (PORT datac (475:475:475) (563:563:563))
        (PORT datad (384:384:384) (463:463:463))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (959:959:959))
        (PORT datac (540:540:540) (644:644:644))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (197:197:197))
        (PORT datab (350:350:350) (417:417:417))
        (PORT datac (554:554:554) (643:643:643))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (921:921:921))
        (PORT datab (360:360:360) (420:420:420))
        (PORT datac (584:584:584) (685:685:685))
        (PORT datad (761:761:761) (920:920:920))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (479:479:479) (555:555:555))
        (PORT datac (372:372:372) (457:457:457))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (201:201:201) (243:243:243))
        (PORT datad (131:131:131) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (154:154:154))
        (PORT datab (821:821:821) (961:961:961))
        (PORT datac (1007:1007:1007) (1184:1184:1184))
        (PORT datad (342:342:342) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (401:401:401))
        (PORT datab (226:226:226) (285:285:285))
        (PORT datac (162:162:162) (191:191:191))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (394:394:394))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (496:496:496) (583:583:583))
        (PORT datac (204:204:204) (251:251:251))
        (PORT datad (184:184:184) (220:220:220))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT asdata (660:660:660) (758:758:758))
        (PORT clrn (943:943:943) (946:946:946))
        (PORT ena (801:801:801) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (497:497:497) (588:588:588))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (958:958:958) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (236:236:236))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (428:428:428))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (958:958:958) (959:959:959))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (958:958:958) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datad (307:307:307) (361:361:361))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_agent_rsp_fifo\|mem\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT asdata (271:271:271) (291:291:291))
        (PORT clrn (958:958:958) (959:959:959))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_004\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (446:446:446))
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (713:713:713))
        (PORT datab (906:906:906) (1050:1050:1050))
        (PORT datac (842:842:842) (980:980:980))
        (PORT datad (945:945:945) (1073:1073:1073))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (446:446:446))
        (PORT datab (397:397:397) (485:485:485))
        (PORT datad (237:237:237) (292:292:292))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (157:157:157))
        (PORT datac (756:756:756) (882:882:882))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (961:961:961))
        (PORT datac (542:542:542) (648:648:648))
        (PORT datad (136:136:136) (166:166:166))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (406:406:406))
        (PORT datab (311:311:311) (358:358:358))
        (PORT datac (238:238:238) (302:302:302))
        (PORT datad (313:313:313) (358:358:358))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (920:920:920))
        (PORT datab (360:360:360) (421:421:421))
        (PORT datac (572:572:572) (647:647:647))
        (PORT datad (760:760:760) (919:919:919))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (633:633:633) (732:732:732))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (164:164:164))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (142:142:142) (196:196:196))
        (PORT datad (1060:1060:1060) (1248:1248:1248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (293:293:293))
        (PORT datac (232:232:232) (294:294:294))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (152:152:152))
        (PORT datab (440:440:440) (516:516:516))
        (PORT datac (217:217:217) (258:258:258))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (574:574:574))
        (PORT datab (122:122:122) (152:152:152))
        (PORT datad (304:304:304) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (956:956:956))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (956:956:956))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (373:373:373))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (472:472:472) (550:550:550))
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (956:956:956))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (817:817:817))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (720:720:720) (845:845:845))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (443:443:443))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT asdata (919:919:919) (1020:1020:1020))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT asdata (658:658:658) (740:740:740))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (762:762:762) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (704:704:704))
        (PORT datac (767:767:767) (892:892:892))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (PORT ena (788:788:788) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (544:544:544))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (544:544:544))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (587:587:587) (683:683:683))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (154:154:154) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (452:452:452))
        (PORT datab (706:706:706) (831:831:831))
        (PORT datac (206:206:206) (247:247:247))
        (PORT datad (459:459:459) (526:526:526))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (1104:1104:1104) (1274:1274:1274))
        (PORT datad (460:460:460) (542:542:542))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (654:654:654))
        (PORT datab (521:521:521) (617:617:617))
        (PORT datac (509:509:509) (580:580:580))
        (PORT datad (611:611:611) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (453:453:453))
        (PORT datab (680:680:680) (790:790:790))
        (PORT datac (543:543:543) (648:648:648))
        (PORT datad (749:749:749) (881:881:881))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (428:428:428))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (524:524:524))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (567:567:567) (654:654:654))
        (PORT datad (465:465:465) (550:550:550))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (457:457:457))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (419:419:419))
        (PORT datab (366:366:366) (450:450:450))
        (PORT datac (487:487:487) (574:574:574))
        (PORT datad (353:353:353) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (674:674:674) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (661:661:661))
        (PORT datab (681:681:681) (792:792:792))
        (PORT datac (367:367:367) (434:434:434))
        (PORT datad (746:746:746) (879:879:879))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (448:448:448))
        (PORT datab (697:697:697) (810:810:810))
        (PORT datad (388:388:388) (475:475:475))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT asdata (1176:1176:1176) (1307:1307:1307))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT asdata (832:832:832) (937:937:937))
        (PORT clrn (927:927:927) (930:930:930))
        (PORT ena (1090:1090:1090) (1195:1195:1195))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (494:494:494) (566:566:566))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT asdata (711:711:711) (800:800:800))
        (PORT clrn (927:927:927) (930:930:930))
        (PORT ena (1090:1090:1090) (1195:1195:1195))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (192:192:192))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rx\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|en_clk)
    (DELAY
      (ABSOLUTE
        (PORT datab (2128:2128:2128) (2432:2432:2432))
        (PORT datac (841:841:841) (977:977:977))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (369:369:369))
        (PORT datac (2432:2432:2432) (2772:2772:2772))
        (PORT datad (321:321:321) (367:367:367))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|counter\[12\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (567:567:567) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datab (710:710:710) (844:844:844))
        (PORT datac (328:328:328) (398:398:398))
        (PORT datad (217:217:217) (272:272:272))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (690:690:690) (823:823:823))
        (PORT datad (224:224:224) (279:279:279))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datab (174:174:174) (211:211:211))
        (PORT datac (686:686:686) (819:819:819))
        (PORT datad (220:220:220) (274:274:274))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (214:214:214))
        (PORT datab (707:707:707) (842:842:842))
        (PORT datac (204:204:204) (256:256:256))
        (PORT datad (345:345:345) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (448:448:448))
        (PORT datab (365:365:365) (444:444:444))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (374:374:374) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (447:447:447))
        (PORT datab (364:364:364) (443:443:443))
        (PORT datac (321:321:321) (378:378:378))
        (PORT datad (372:372:372) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datab (297:297:297) (343:343:343))
        (PORT datac (318:318:318) (375:375:375))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (296:296:296) (342:342:342))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (420:420:420))
        (PORT datab (711:711:711) (846:846:846))
        (PORT datac (203:203:203) (254:254:254))
        (PORT datad (217:217:217) (271:271:271))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datab (247:247:247) (308:308:308))
        (PORT datac (163:163:163) (190:190:190))
        (PORT datad (221:221:221) (275:275:275))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datab (705:705:705) (839:839:839))
        (PORT datac (333:333:333) (404:404:404))
        (PORT datad (223:223:223) (278:278:278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (744:744:744))
        (PORT datab (241:241:241) (302:302:302))
        (PORT datad (218:218:218) (270:270:270))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datab (712:712:712) (848:848:848))
        (PORT datac (326:326:326) (396:396:396))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (300:300:300))
        (PORT datac (332:332:332) (402:402:402))
        (PORT datad (228:228:228) (283:283:283))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (841:841:841))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (345:345:345) (418:418:418))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (233:233:233))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (710:710:710) (845:845:845))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|LessThan0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|cd_rx\|out_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (393:393:393))
        (PORT datab (2447:2447:2447) (2793:2793:2793))
        (PORT datad (304:304:304) (345:345:345))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|cd_rx\|out_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rs232\|cd_rx\|out_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (600:600:600) (665:665:665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (440:440:440))
        (PORT datad (860:860:860) (982:982:982))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (944:944:944) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (944:944:944) (947:947:947))
        (PORT ena (789:789:789) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (551:551:551))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (944:944:944) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (914:914:914))
        (PORT datab (842:842:842) (963:963:963))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1053:1053:1053))
        (PORT datab (667:667:667) (782:782:782))
        (PORT datac (834:834:834) (966:966:966))
        (PORT datad (530:530:530) (620:620:620))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (831:831:831))
        (PORT datab (523:523:523) (608:608:608))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (831:831:831))
        (PORT datab (523:523:523) (609:609:609))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (293:293:293))
        (PORT datad (291:291:291) (333:333:333))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (701:701:701) (792:792:792))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (831:831:831))
        (PORT datab (302:302:302) (350:350:350))
        (PORT datac (276:276:276) (316:316:316))
        (PORT datad (609:609:609) (698:698:698))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (500:500:500))
        (PORT datab (418:418:418) (505:505:505))
        (PORT datac (708:708:708) (830:830:830))
        (PORT datad (786:786:786) (928:928:928))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (976:976:976))
        (PORT datab (789:789:789) (939:939:939))
        (PORT datac (424:424:424) (527:527:527))
        (PORT datad (529:529:529) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (498:498:498))
        (PORT datab (424:424:424) (512:512:512))
        (PORT datac (712:712:712) (834:834:834))
        (PORT datad (783:783:783) (924:924:924))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (369:369:369))
        (PORT datab (577:577:577) (694:694:694))
        (PORT datac (284:284:284) (324:324:324))
        (PORT datad (189:189:189) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (239:239:239))
        (PORT datab (524:524:524) (619:619:619))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (563:563:563) (673:673:673))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1075:1075:1075))
        (PORT datab (601:601:601) (724:724:724))
        (PORT datac (763:763:763) (908:908:908))
        (PORT datad (537:537:537) (627:627:627))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (806:806:806))
        (PORT datac (575:575:575) (701:701:701))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1088:1088:1088))
        (PORT datab (599:599:599) (722:722:722))
        (PORT datac (772:772:772) (919:919:919))
        (PORT datad (532:532:532) (621:621:621))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (1070:1070:1070))
        (PORT datab (601:601:601) (724:724:724))
        (PORT datac (759:759:759) (904:904:904))
        (PORT datad (539:539:539) (629:629:629))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1086:1086:1086))
        (PORT datab (599:599:599) (722:722:722))
        (PORT datac (771:771:771) (916:916:916))
        (PORT datad (533:533:533) (622:622:622))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (424:424:424))
        (PORT datab (580:580:580) (703:703:703))
        (PORT datac (495:495:495) (581:581:581))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (400:400:400))
        (PORT datab (351:351:351) (416:416:416))
        (PORT datac (328:328:328) (377:377:377))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (622:622:622))
        (PORT datad (457:457:457) (524:524:524))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1080:1080:1080))
        (PORT datab (600:600:600) (723:723:723))
        (PORT datac (767:767:767) (912:912:912))
        (PORT datad (535:535:535) (624:624:624))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (1089:1089:1089))
        (PORT datab (599:599:599) (722:722:722))
        (PORT datac (773:773:773) (919:919:919))
        (PORT datad (531:531:531) (620:620:620))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (401:401:401))
        (PORT datac (494:494:494) (580:580:580))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (625:625:625))
        (PORT datab (414:414:414) (502:502:502))
        (PORT datac (336:336:336) (393:393:393))
        (PORT datad (574:574:574) (659:659:659))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (551:551:551))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datac (373:373:373) (455:455:455))
        (PORT datad (218:218:218) (270:270:270))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (426:426:426))
        (PORT datac (685:685:685) (807:807:807))
        (PORT datad (339:339:339) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (350:350:350) (411:411:411))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1068:1068:1068))
        (PORT datab (601:601:601) (725:725:725))
        (PORT datac (758:758:758) (903:903:903))
        (PORT datad (539:539:539) (629:629:629))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (1084:1084:1084))
        (PORT datab (599:599:599) (723:723:723))
        (PORT datac (770:770:770) (915:915:915))
        (PORT datad (533:533:533) (622:622:622))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1071:1071:1071))
        (PORT datab (601:601:601) (724:724:724))
        (PORT datac (760:760:760) (905:905:905))
        (PORT datad (538:538:538) (628:628:628))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_eret\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (417:417:417))
        (PORT datab (520:520:520) (619:619:619))
        (PORT datac (397:397:397) (498:498:498))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (231:231:231))
        (PORT datab (174:174:174) (212:212:212))
        (PORT datac (334:334:334) (389:389:389))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1083:1083:1083))
        (PORT datab (600:600:600) (723:723:723))
        (PORT datac (769:769:769) (914:914:914))
        (PORT datad (534:534:534) (623:623:623))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (394:394:394))
        (PORT datac (357:357:357) (421:421:421))
        (PORT datad (180:180:180) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (324:324:324) (383:383:383))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (238:238:238))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (515:515:515))
        (PORT datab (170:170:170) (206:206:206))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (336:336:336) (398:398:398))
        (PORT datac (447:447:447) (514:514:514))
        (PORT datad (557:557:557) (666:666:666))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (344:344:344) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (1142:1142:1142) (1259:1259:1259))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (579:579:579))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (762:762:762) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (702:702:702) (810:810:810))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (686:686:686) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (582:582:582) (669:669:669))
        (PORT datad (188:188:188) (234:234:234))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (768:768:768))
        (PORT datab (487:487:487) (575:575:575))
        (PORT datac (556:556:556) (652:652:652))
        (PORT datad (336:336:336) (393:393:393))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (967:967:967))
        (PORT datab (565:565:565) (677:677:677))
        (PORT datac (616:616:616) (715:715:715))
        (PORT datad (643:643:643) (753:753:753))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (450:450:450))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (837:837:837))
        (PORT datab (753:753:753) (855:855:855))
        (PORT datac (660:660:660) (757:757:757))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (709:709:709))
        (PORT datad (638:638:638) (741:741:741))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (PORT ena (788:788:788) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (544:544:544))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (568:568:568))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (580:580:580) (668:668:668))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (606:606:606))
        (PORT datad (522:522:522) (624:624:624))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (615:615:615))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (879:879:879))
        (PORT datab (532:532:532) (629:629:629))
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (400:400:400))
        (PORT datab (336:336:336) (387:387:387))
        (PORT datac (120:120:120) (149:149:149))
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT sload (453:453:453) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT asdata (681:681:681) (767:767:767))
        (PORT ena (980:980:980) (1080:1080:1080))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (381:381:381))
        (PORT datab (536:536:536) (634:634:634))
        (PORT datac (489:489:489) (588:588:588))
        (PORT datad (189:189:189) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT asdata (349:349:349) (381:381:381))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (454:454:454))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (667:667:667) (796:796:796))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (458:458:458) (564:564:564))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (640:640:640) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (1038:1038:1038))
        (PORT datab (885:885:885) (1044:1044:1044))
        (PORT datac (839:839:839) (975:975:975))
        (PORT datad (903:903:903) (1060:1060:1060))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (962:962:962))
        (PORT asdata (541:541:541) (616:616:616))
        (PORT ena (530:530:530) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (753:753:753))
        (PORT datab (349:349:349) (420:420:420))
        (PORT datac (367:367:367) (436:436:436))
        (PORT datad (555:555:555) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datac (350:350:350) (426:426:426))
        (PORT datad (682:682:682) (817:817:817))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (753:753:753))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (439:439:439) (538:538:538))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT asdata (371:371:371) (423:423:423))
        (PORT ena (695:695:695) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (753:753:753))
        (PORT datab (576:576:576) (699:699:699))
        (PORT datac (366:366:366) (435:435:435))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (258:258:258))
        (PORT datac (372:372:372) (447:447:447))
        (PORT datad (680:680:680) (815:815:815))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (606:606:606) (681:681:681))
        (PORT datad (439:439:439) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (427:427:427))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (755:755:755))
        (PORT datab (579:579:579) (703:703:703))
        (PORT datac (370:370:370) (439:439:439))
        (PORT datad (357:357:357) (425:425:425))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (751:751:751))
        (PORT datab (380:380:380) (466:466:466))
        (PORT datac (364:364:364) (432:432:432))
        (PORT datad (552:552:552) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (431:431:431))
        (PORT datab (379:379:379) (455:455:455))
        (PORT datac (364:364:364) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (200:200:200))
        (PORT datad (491:491:491) (581:581:581))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (959:959:959))
        (PORT datac (457:457:457) (542:542:542))
        (PORT datad (592:592:592) (692:692:692))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (582:582:582))
        (PORT datab (488:488:488) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (560:560:560))
        (PORT datad (522:522:522) (631:631:631))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (642:642:642) (716:716:716))
        (PORT clrn (944:944:944) (947:947:947))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (442:442:442))
        (PORT datab (485:485:485) (561:561:561))
        (PORT datac (476:476:476) (552:552:552))
        (PORT datad (340:340:340) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (213:213:213))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (268:268:268) (301:301:301))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (944:944:944) (947:947:947))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (658:658:658))
        (PORT datab (372:372:372) (457:457:457))
        (PORT datad (153:153:153) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1320:1320:1320))
        (PORT datad (744:744:744) (881:881:881))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT asdata (676:676:676) (763:763:763))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (792:792:792) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datac (598:598:598) (680:680:680))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (964:964:964) (1099:1099:1099))
        (PORT datac (648:648:648) (750:750:750))
        (PORT datad (239:239:239) (295:295:295))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (611:611:611))
        (PORT datad (637:637:637) (739:739:739))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (PORT ena (790:790:790) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (757:757:757) (874:874:874))
        (PORT datad (1361:1361:1361) (1148:1148:1148))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (510:510:510) (577:577:577))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (550:550:550) (655:655:655))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1022:1022:1022) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1158:1158:1158))
        (PORT datab (345:345:345) (412:412:412))
        (PORT datad (332:332:332) (397:397:397))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (866:866:866))
        (PORT datac (777:777:777) (898:898:898))
        (PORT datad (435:435:435) (502:502:502))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (294:294:294))
        (PORT datab (363:363:363) (441:441:441))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (217:217:217) (268:268:268))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1036:1036:1036) (1133:1133:1133))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (508:508:508) (566:566:566))
        (PORT clrn (1036:1036:1036) (1133:1133:1133))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (588:588:588))
        (PORT datab (311:311:311) (377:377:377))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (480:480:480) (566:566:566))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (172:172:172))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (299:299:299))
        (PORT datab (357:357:357) (434:434:434))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (202:202:202) (255:255:255))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1024:1024:1024) (1115:1115:1115))
        (PORT ena (625:625:625) (674:674:674))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (375:375:375) (421:421:421))
        (PORT clrn (937:937:937) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (535:535:535) (612:612:612))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rst2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (358:358:358) (437:437:437))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|t_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (217:217:217) (276:276:276))
        (PORT datad (323:323:323) (385:385:385))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datac (335:335:335) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (386:386:386))
        (PORT datab (159:159:159) (209:209:209))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (371:371:371))
        (PORT datac (216:216:216) (275:275:275))
        (PORT datad (324:324:324) (387:387:387))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (386:386:386))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (386:386:386))
        (PORT datab (159:159:159) (208:208:208))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (386:386:386))
        (PORT datab (255:255:255) (327:327:327))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (386:386:386))
        (PORT datab (147:147:147) (196:196:196))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (468:468:468))
        (PORT datab (386:386:386) (469:469:469))
        (PORT datac (501:501:501) (590:590:590))
        (PORT datad (348:348:348) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (532:532:532))
        (PORT datab (363:363:363) (441:441:441))
        (PORT datac (363:363:363) (430:430:430))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (372:372:372))
        (PORT datab (177:177:177) (213:213:213))
        (PORT datad (313:313:313) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (437:437:437))
        (PORT datab (398:398:398) (485:485:485))
        (PORT datac (505:505:505) (582:582:582))
        (PORT datad (182:182:182) (210:210:210))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (287:287:287))
        (PORT datac (306:306:306) (372:372:372))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (435:435:435))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (337:337:337) (393:393:393))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (733:733:733))
        (PORT datab (483:483:483) (595:595:595))
        (PORT datac (393:393:393) (479:479:479))
        (PORT datad (767:767:767) (891:891:891))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (473:473:473))
        (PORT datab (219:219:219) (279:279:279))
        (PORT datac (217:217:217) (266:266:266))
        (PORT datad (319:319:319) (381:381:381))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (373:373:373))
        (PORT datab (498:498:498) (581:581:581))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (320:320:320))
        (PORT datab (148:148:148) (199:199:199))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (210:210:210))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (328:328:328))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (292:292:292))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (690:690:690))
        (PORT datab (356:356:356) (434:434:434))
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (954:954:954))
        (PORT asdata (270:270:270) (290:290:290))
        (PORT clrn (905:905:905) (994:994:994))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (621:621:621) (718:718:718))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (460:460:460))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (589:589:589))
        (PORT datab (176:176:176) (213:213:213))
        (PORT datad (480:480:480) (567:567:567))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (264:264:264))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (203:203:203) (250:250:250))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|t_pause)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (803:803:803))
        (PORT datab (531:531:531) (627:627:627))
        (PORT datad (604:604:604) (691:691:691))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (483:483:483) (573:573:573))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (162:162:162))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (317:317:317) (382:382:382))
        (PORT datad (148:148:148) (192:192:192))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (308:308:308) (371:371:371))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (204:204:204) (246:246:246))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (113:113:113) (135:135:135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (216:216:216))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT asdata (270:270:270) (290:290:290))
        (PORT clrn (938:938:938) (940:940:940))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (447:447:447))
        (PORT datab (721:721:721) (850:850:850))
        (PORT datac (924:924:924) (1105:1105:1105))
        (PORT datad (690:690:690) (813:813:813))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (718:718:718))
        (PORT datac (674:674:674) (793:793:793))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (566:566:566) (685:685:685))
        (PORT datad (372:372:372) (446:446:446))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (762:762:762))
        (PORT datab (373:373:373) (437:437:437))
        (PORT datac (497:497:497) (574:574:574))
        (PORT datad (328:328:328) (380:380:380))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (566:566:566))
        (PORT datac (1053:1053:1053) (1221:1221:1221))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1137:1137:1137))
        (PORT datab (728:728:728) (858:858:858))
        (PORT datac (364:364:364) (444:444:444))
        (PORT datad (687:687:687) (809:809:809))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (561:561:561))
        (PORT datab (576:576:576) (687:687:687))
        (PORT datac (315:315:315) (382:382:382))
        (PORT datad (700:700:700) (799:799:799))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (557:557:557))
        (PORT datad (338:338:338) (398:398:398))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT asdata (295:295:295) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (553:553:553))
        (PORT datab (365:365:365) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (617:617:617))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (595:595:595))
        (PORT datab (455:455:455) (540:540:540))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (507:507:507))
        (PORT datad (761:761:761) (889:889:889))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (595:595:595))
        (PORT datac (720:720:720) (842:842:842))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (653:653:653))
        (PORT datad (628:628:628) (740:740:740))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (540:540:540))
        (PORT datac (350:350:350) (425:425:425))
        (PORT datad (732:732:732) (863:863:863))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (877:877:877))
        (PORT datab (391:391:391) (480:480:480))
        (PORT datac (207:207:207) (265:265:265))
        (PORT datad (486:486:486) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (799:799:799))
        (PORT datab (617:617:617) (716:716:716))
        (PORT datac (301:301:301) (348:348:348))
        (PORT datad (937:937:937) (1080:1080:1080))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (891:891:891))
        (PORT datad (488:488:488) (579:579:579))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (749:749:749) (899:899:899))
        (PORT datac (664:664:664) (778:778:778))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (878:878:878))
        (PORT datab (214:214:214) (269:269:269))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (491:491:491))
        (PORT datab (377:377:377) (462:462:462))
        (PORT datac (487:487:487) (568:568:568))
        (PORT datad (362:362:362) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (823:823:823) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (429:429:429))
        (PORT datab (378:378:378) (454:454:454))
        (PORT datac (364:364:364) (443:443:443))
        (PORT datad (227:227:227) (278:278:278))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (915:915:915))
        (PORT datad (693:693:693) (806:806:806))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (429:429:429))
        (PORT datab (378:378:378) (453:453:453))
        (PORT datac (365:365:365) (444:444:444))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[12\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (712:712:712))
        (PORT datab (689:689:689) (813:813:813))
        (PORT datac (345:345:345) (394:394:394))
        (PORT datad (360:360:360) (424:424:424))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[12\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (851:851:851))
        (PORT datab (816:816:816) (950:950:950))
        (PORT datac (345:345:345) (409:409:409))
        (PORT datad (518:518:518) (610:610:610))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (807:807:807))
        (PORT datab (195:195:195) (235:235:235))
        (PORT datad (280:280:280) (315:315:315))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (900:900:900))
        (PORT datab (742:742:742) (867:867:867))
        (PORT datac (774:774:774) (894:894:894))
        (PORT datad (691:691:691) (807:807:807))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (863:863:863))
        (PORT datab (529:529:529) (615:615:615))
        (PORT datac (721:721:721) (846:846:846))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (276:276:276))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datad (776:776:776) (894:894:894))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (816:816:816) (924:924:924))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (925:925:925))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (631:631:631) (716:716:716))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (778:778:778) (896:896:896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (990:990:990))
        (PORT datab (1133:1133:1133) (1305:1305:1305))
        (PORT datac (965:965:965) (1114:1114:1114))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT asdata (994:994:994) (1147:1147:1147))
        (PORT clrn (943:943:943) (946:946:946))
        (PORT ena (801:801:801) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (582:582:582))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (625:625:625))
        (PORT datab (532:532:532) (616:616:616))
        (PORT datac (511:511:511) (617:617:617))
        (PORT datad (800:800:800) (920:920:920))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (375:375:375))
        (PORT datab (547:547:547) (640:640:640))
        (PORT datac (454:454:454) (522:522:522))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (1521:1521:1521) (1743:1743:1743))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1705:1705:1705))
        (PORT datab (920:920:920) (1093:1093:1093))
        (PORT datac (502:502:502) (590:590:590))
        (PORT datad (374:374:374) (449:449:449))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[13\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (702:702:702))
        (PORT datab (368:368:368) (428:428:428))
        (PORT datac (675:675:675) (792:792:792))
        (PORT datad (363:363:363) (427:427:427))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1606:1606:1606))
        (PORT datac (205:205:205) (259:259:259))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (155:155:155))
        (PORT datad (634:634:634) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (944:944:944) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (461:461:461) (542:542:542))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (967:967:967))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (967:967:967))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (403:403:403))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (701:701:701))
        (PORT datab (478:478:478) (549:549:549))
        (PORT datad (366:366:366) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (967:967:967))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (921:921:921))
        (PORT datad (1325:1325:1325) (1560:1560:1560))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (688:688:688) (802:802:802))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (881:881:881))
        (PORT datab (482:482:482) (561:561:561))
        (PORT datad (690:690:690) (812:812:812))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (503:503:503))
        (PORT datab (415:415:415) (502:502:502))
        (PORT datac (707:707:707) (829:829:829))
        (PORT datad (788:788:788) (931:931:931))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (399:399:399) (488:488:488))
        (PORT datac (289:289:289) (327:327:327))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (756:756:756))
        (PORT datab (517:517:517) (617:617:617))
        (PORT datac (163:163:163) (197:197:197))
        (PORT datad (487:487:487) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (804:804:804))
        (PORT datac (576:576:576) (701:701:701))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (531:531:531))
        (PORT datab (201:201:201) (241:241:241))
        (PORT datac (343:343:343) (388:388:388))
        (PORT datad (330:330:330) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (553:553:553))
        (PORT datab (418:418:418) (507:507:507))
        (PORT datac (607:607:607) (700:700:700))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (361:361:361))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datac (382:382:382) (466:466:466))
        (PORT datad (319:319:319) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (615:615:615))
        (PORT datac (534:534:534) (643:643:643))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (713:713:713) (811:811:811))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT datac (1054:1054:1054) (1222:1222:1222))
        (PORT datad (298:298:298) (356:356:356))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (306:306:306))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (290:290:290))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (306:306:306))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (809:809:809) (900:900:900))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT sload (802:802:802) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1118:1118:1118))
        (PORT datab (809:809:809) (987:987:987))
        (PORT datac (645:645:645) (749:749:749))
        (PORT datad (975:975:975) (1126:1126:1126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (871:871:871))
        (PORT datac (739:739:739) (861:861:861))
        (PORT datad (500:500:500) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (785:785:785) (909:909:909))
        (PORT datad (786:786:786) (915:915:915))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (964:964:964))
        (PORT datab (587:587:587) (673:673:673))
        (PORT datac (688:688:688) (784:784:784))
        (PORT datad (768:768:768) (902:902:902))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (278:278:278))
        (PORT datad (206:206:206) (253:253:253))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (691:691:691))
        (PORT datad (927:927:927) (1067:1067:1067))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (647:647:647) (732:732:732))
        (PORT d[1] (203:203:203) (236:236:236))
        (PORT clk (1174:1174:1174) (1191:1191:1191))
        (PORT ena (1711:1711:1711) (1557:1557:1557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (708:708:708) (812:812:812))
        (PORT d[1] (706:706:706) (803:803:803))
        (PORT d[2] (1053:1053:1053) (1233:1233:1233))
        (PORT d[3] (906:906:906) (1027:1027:1027))
        (PORT d[4] (715:715:715) (827:827:827))
        (PORT d[5] (733:733:733) (835:835:835))
        (PORT d[6] (684:684:684) (784:784:784))
        (PORT d[7] (697:697:697) (797:797:797))
        (PORT d[8] (1156:1156:1156) (1369:1369:1369))
        (PORT d[9] (1346:1346:1346) (1573:1573:1573))
        (PORT d[10] (840:840:840) (952:952:952))
        (PORT d[11] (696:696:696) (794:794:794))
        (PORT clk (1172:1172:1172) (1189:1189:1189))
        (PORT ena (1708:1708:1708) (1556:1556:1556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1183:1183:1183))
        (PORT clk (1172:1172:1172) (1189:1189:1189))
        (PORT ena (1708:1708:1708) (1556:1556:1556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1068:1068:1068))
        (PORT clk (1174:1174:1174) (1191:1191:1191))
        (PORT ena (1711:1711:1711) (1557:1557:1557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1191:1191:1191))
        (PORT d[0] (1711:1711:1711) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (702:702:702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (695:695:695) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (695:695:695) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (695:695:695) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (651:651:651) (757:757:757))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (488:488:488) (555:555:555))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (312:312:312) (362:362:362))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (820:820:820) (950:950:950))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (581:581:581))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (136:136:136) (180:180:180))
        (PORT datad (683:683:683) (793:793:793))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (834:834:834))
        (PORT datab (608:608:608) (728:728:728))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (965:965:965))
        (PORT datad (870:870:870) (1003:1003:1003))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (566:566:566))
        (PORT datab (327:327:327) (397:397:397))
        (PORT datac (735:735:735) (833:833:833))
        (PORT datad (549:549:549) (651:651:651))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datac (770:770:770) (924:924:924))
        (PORT datad (515:515:515) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (914:914:914))
        (PORT datad (799:799:799) (947:947:947))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (596:596:596))
        (PORT datac (719:719:719) (841:841:841))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (916:916:916))
        (PORT datad (672:672:672) (774:774:774))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (478:478:478))
        (PORT datac (717:717:717) (839:839:839))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (301:301:301))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (301:301:301))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (312:312:312))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (900:900:900) (1022:1022:1022))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT sload (802:802:802) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (575:575:575))
        (PORT datab (237:237:237) (304:304:304))
        (PORT datac (347:347:347) (422:422:422))
        (PORT datad (144:144:144) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (612:612:612))
        (PORT datad (456:456:456) (532:532:532))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (320:320:320))
        (PORT datac (445:445:445) (520:520:520))
        (PORT datad (325:325:325) (395:395:395))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[20\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1108:1108:1108))
        (PORT datac (687:687:687) (778:778:778))
        (PORT datad (756:756:756) (858:858:858))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (1004:1004:1004))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (613:613:613))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (412:412:412))
        (PORT datab (483:483:483) (569:569:569))
        (PORT datad (317:317:317) (381:381:381))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (201:201:201))
        (PORT datad (764:764:764) (898:898:898))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (572:572:572))
        (PORT datab (1030:1030:1030) (1188:1188:1188))
        (PORT datac (345:345:345) (390:390:390))
        (PORT datad (641:641:641) (747:747:747))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (214:214:214) (265:265:265))
        (PORT datad (731:731:731) (862:862:862))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (935:935:935))
        (PORT datab (768:768:768) (896:896:896))
        (PORT datac (919:919:919) (1075:1075:1075))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1055:1055:1055))
        (PORT datab (768:768:768) (902:902:902))
        (PORT datad (564:564:564) (638:638:638))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (404:404:404))
        (PORT datab (600:600:600) (717:717:717))
        (PORT datac (353:353:353) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (470:470:470) (453:453:453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (785:785:785) (914:914:914))
        (PORT datac (490:490:490) (554:554:554))
        (PORT datad (455:455:455) (523:523:523))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT asdata (907:907:907) (1007:1007:1007))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (450:450:450))
        (PORT datab (796:796:796) (920:920:920))
        (PORT datad (469:469:469) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (584:584:584) (662:662:662))
        (PORT datac (354:354:354) (412:412:412))
        (PORT datad (582:582:582) (693:693:693))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (470:470:470) (453:453:453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (964:964:964))
        (PORT datab (583:583:583) (669:669:669))
        (PORT datac (689:689:689) (785:785:785))
        (PORT datad (762:762:762) (895:895:895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (561:561:561))
        (PORT datac (318:318:318) (380:380:380))
        (PORT datad (204:204:204) (258:258:258))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (342:342:342) (415:415:415))
        (PORT datad (612:612:612) (718:718:718))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (522:522:522) (602:602:602))
        (PORT d[1] (634:634:634) (724:724:724))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1450:1450:1450) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1811:1811:1811))
        (PORT d[1] (1834:1834:1834) (2109:2109:2109))
        (PORT d[2] (827:827:827) (955:955:955))
        (PORT d[3] (855:855:855) (985:985:985))
        (PORT d[4] (1447:1447:1447) (1659:1659:1659))
        (PORT d[5] (895:895:895) (1021:1021:1021))
        (PORT d[6] (1159:1159:1159) (1320:1320:1320))
        (PORT d[7] (1139:1139:1139) (1319:1319:1319))
        (PORT d[8] (1187:1187:1187) (1381:1381:1381))
        (PORT d[9] (1627:1627:1627) (1873:1873:1873))
        (PORT d[10] (999:999:999) (1136:1136:1136))
        (PORT d[11] (956:956:956) (1101:1101:1101))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1447:1447:1447) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1676:1676:1676))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1447:1447:1447) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (537:537:537) (616:616:616))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1450:1450:1450) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT d[0] (1450:1450:1450) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (587:587:587))
        (PORT datab (581:581:581) (668:668:668))
        (PORT datad (730:730:730) (820:820:820))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (726:726:726))
        (PORT datac (401:401:401) (451:451:451))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (575:575:575) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (395:395:395))
        (PORT datac (1080:1080:1080) (1251:1251:1251))
        (PORT datad (345:345:345) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT asdata (785:785:785) (873:873:873))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (365:365:365) (439:439:439))
        (PORT datad (877:877:877) (977:977:977))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (719:719:719))
        (PORT datac (353:353:353) (412:412:412))
        (PORT datad (676:676:676) (779:779:779))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (470:470:470) (453:453:453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (783:783:783))
        (PORT datab (830:830:830) (971:971:971))
        (PORT datac (562:562:562) (680:680:680))
        (PORT datad (203:203:203) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (613:613:613))
        (PORT datac (538:538:538) (648:648:648))
        (PORT datad (340:340:340) (397:397:397))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (529:529:529) (612:612:612))
        (PORT d[1] (549:549:549) (629:629:629))
        (PORT d[2] (509:509:509) (571:571:571))
        (PORT d[3] (513:513:513) (585:585:585))
        (PORT d[4] (532:532:532) (607:607:607))
        (PORT d[5] (544:544:544) (627:627:627))
        (PORT d[6] (362:362:362) (411:411:411))
        (PORT d[7] (374:374:374) (433:433:433))
        (PORT d[8] (492:492:492) (560:560:560))
        (PORT d[9] (374:374:374) (436:436:436))
        (PORT d[10] (689:689:689) (786:786:786))
        (PORT d[11] (369:369:369) (428:428:428))
        (PORT d[12] (515:515:515) (583:583:583))
        (PORT d[13] (355:355:355) (409:409:409))
        (PORT d[14] (496:496:496) (568:568:568))
        (PORT d[15] (531:531:531) (612:612:612))
        (PORT d[16] (356:356:356) (412:412:412))
        (PORT d[17] (207:207:207) (242:242:242))
        (PORT d[18] (703:703:703) (803:803:803))
        (PORT d[19] (539:539:539) (612:612:612))
        (PORT d[20] (530:530:530) (605:605:605))
        (PORT d[21] (212:212:212) (248:248:248))
        (PORT d[22] (528:528:528) (608:608:608))
        (PORT d[23] (208:208:208) (242:242:242))
        (PORT d[24] (375:375:375) (427:427:427))
        (PORT d[25] (209:209:209) (243:243:243))
        (PORT d[26] (679:679:679) (776:776:776))
        (PORT d[27] (221:221:221) (260:260:260))
        (PORT d[28] (387:387:387) (440:440:440))
        (PORT d[29] (207:207:207) (242:242:242))
        (PORT d[30] (541:541:541) (618:618:618))
        (PORT d[31] (364:364:364) (417:417:417))
        (PORT clk (1172:1172:1172) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (512:512:512) (596:596:596))
        (PORT d[1] (595:595:595) (697:697:697))
        (PORT d[2] (561:561:561) (660:660:660))
        (PORT d[3] (540:540:540) (638:638:638))
        (PORT d[4] (541:541:541) (639:639:639))
        (PORT clk (1170:1170:1170) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (862:862:862))
        (PORT clk (1170:1170:1170) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (823:823:823) (950:950:950))
        (PORT d[1] (681:681:681) (787:787:787))
        (PORT d[2] (789:789:789) (905:905:905))
        (PORT d[3] (813:813:813) (932:932:932))
        (PORT d[4] (728:728:728) (861:861:861))
        (PORT clk (1172:1172:1172) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[31\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (925:925:925))
        (PORT datab (728:728:728) (860:860:860))
        (PORT datac (288:288:288) (323:323:323))
        (PORT datad (843:843:843) (975:975:975))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[31\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (578:578:578))
        (PORT datab (489:489:489) (581:581:581))
        (PORT datac (455:455:455) (524:524:524))
        (PORT datad (460:460:460) (538:538:538))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (929:929:929))
        (PORT datab (560:560:560) (653:653:653))
        (PORT datac (287:287:287) (334:334:334))
        (PORT datad (505:505:505) (611:611:611))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (420:420:420))
        (PORT datab (398:398:398) (484:484:484))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (985:985:985))
        (PORT datac (662:662:662) (770:770:770))
        (PORT datad (467:467:467) (552:552:552))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (771:771:771))
        (PORT datad (473:473:473) (559:559:559))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (871:871:871))
        (PORT datab (713:713:713) (848:848:848))
        (PORT datad (311:311:311) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (837:837:837) (940:940:940))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (564:564:564))
        (PORT datac (971:971:971) (1139:1139:1139))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (545:545:545) (634:634:634))
        (PORT d[1] (674:674:674) (765:765:765))
        (PORT d[2] (486:486:486) (549:549:549))
        (PORT d[3] (810:810:810) (913:913:913))
        (PORT d[4] (509:509:509) (583:583:583))
        (PORT d[5] (557:557:557) (646:646:646))
        (PORT d[6] (521:521:521) (587:587:587))
        (PORT d[7] (365:365:365) (421:421:421))
        (PORT d[8] (643:643:643) (729:729:729))
        (PORT d[9] (367:367:367) (427:427:427))
        (PORT d[10] (662:662:662) (753:753:753))
        (PORT d[11] (551:551:551) (632:632:632))
        (PORT d[12] (862:862:862) (989:989:989))
        (PORT d[13] (516:516:516) (594:594:594))
        (PORT d[14] (729:729:729) (840:840:840))
        (PORT d[15] (503:503:503) (572:572:572))
        (PORT d[16] (532:532:532) (613:613:613))
        (PORT d[17] (385:385:385) (446:446:446))
        (PORT d[18] (523:523:523) (599:599:599))
        (PORT d[19] (520:520:520) (593:593:593))
        (PORT d[20] (522:522:522) (600:600:600))
        (PORT d[21] (661:661:661) (754:754:754))
        (PORT d[22] (499:499:499) (570:570:570))
        (PORT d[23] (535:535:535) (615:615:615))
        (PORT d[24] (510:510:510) (581:581:581))
        (PORT d[25] (367:367:367) (422:422:422))
        (PORT d[26] (543:543:543) (615:615:615))
        (PORT d[27] (383:383:383) (443:443:443))
        (PORT d[28] (526:526:526) (595:595:595))
        (PORT d[29] (397:397:397) (462:462:462))
        (PORT d[30] (532:532:532) (606:606:606))
        (PORT d[31] (651:651:651) (739:739:739))
        (PORT clk (1169:1169:1169) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (690:690:690) (800:800:800))
        (PORT d[1] (564:564:564) (656:656:656))
        (PORT d[2] (821:821:821) (970:970:970))
        (PORT d[3] (395:395:395) (476:476:476))
        (PORT d[4] (393:393:393) (472:472:472))
        (PORT clk (1167:1167:1167) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (859:859:859))
        (PORT clk (1167:1167:1167) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (664:664:664) (766:766:766))
        (PORT d[1] (551:551:551) (645:645:645))
        (PORT d[2] (710:710:710) (814:814:814))
        (PORT d[3] (692:692:692) (807:807:807))
        (PORT d[4] (1005:1005:1005) (1170:1170:1170))
        (PORT clk (1169:1169:1169) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios0_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (865:865:865))
        (PORT datab (717:717:717) (853:853:853))
        (PORT datad (297:297:297) (340:340:340))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1012:1012:1012) (1140:1140:1140))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (565:565:565))
        (PORT datad (1054:1054:1054) (1213:1213:1213))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (1040:1040:1040) (1205:1205:1205))
        (PORT datac (349:349:349) (418:418:418))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[28\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (921:921:921))
        (PORT datab (861:861:861) (1001:1001:1001))
        (PORT datac (712:712:712) (837:837:837))
        (PORT datad (296:296:296) (330:330:330))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (1156:1156:1156))
        (PORT datac (446:446:446) (527:527:527))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[27\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (671:671:671))
        (PORT datab (850:850:850) (1011:1011:1011))
        (PORT datac (1445:1445:1445) (1652:1652:1652))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (867:867:867))
        (PORT datab (716:716:716) (852:852:852))
        (PORT datad (294:294:294) (327:327:327))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1306:1306:1306) (1468:1468:1468))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1237:1237:1237))
        (PORT datad (446:446:446) (521:521:521))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (876:876:876))
        (PORT datab (709:709:709) (844:844:844))
        (PORT datad (469:469:469) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1130:1130:1130) (1281:1281:1281))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (884:884:884) (1023:1023:1023))
        (PORT datac (972:972:972) (1141:1141:1141))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (880:880:880))
        (PORT datab (706:706:706) (841:841:841))
        (PORT datad (344:344:344) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (828:828:828) (935:935:935))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~57)
    (DELAY
      (ABSOLUTE
        (PORT datac (973:973:973) (1142:1142:1142))
        (PORT datad (449:449:449) (522:522:522))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (419:419:419))
        (PORT datab (711:711:711) (846:846:846))
        (PORT datad (717:717:717) (843:843:843))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (818:818:818) (919:919:919))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1233:1233:1233))
        (PORT datad (471:471:471) (551:551:551))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (863:863:863))
        (PORT datab (719:719:719) (855:855:855))
        (PORT datad (362:362:362) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1106:1106:1106) (1267:1267:1267))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (757:757:757))
        (PORT datac (781:781:781) (914:914:914))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[22\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (923:923:923))
        (PORT datab (863:863:863) (1002:1002:1002))
        (PORT datac (710:710:710) (836:836:836))
        (PORT datad (466:466:466) (523:523:523))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (639:639:639))
        (PORT datab (625:625:625) (730:730:730))
        (PORT datad (294:294:294) (334:334:334))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1362:1362:1362) (1526:1526:1526))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sclr (718:718:718) (830:830:830))
        (PORT sload (1162:1162:1162) (1317:1317:1317))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (988:988:988))
        (PORT datad (607:607:607) (698:698:698))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[20\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (936:936:936))
        (PORT datab (720:720:720) (851:851:851))
        (PORT datac (362:362:362) (417:417:417))
        (PORT datad (852:852:852) (985:985:985))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (878:878:878))
        (PORT datab (371:371:371) (429:429:429))
        (PORT datad (693:693:693) (815:815:815))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (817:817:817) (910:910:910))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (989:989:989))
        (PORT datad (351:351:351) (425:425:425))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[18\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (931:931:931))
        (PORT datab (868:868:868) (1009:1009:1009))
        (PORT datac (705:705:705) (830:830:830))
        (PORT datad (357:357:357) (404:404:404))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (640:640:640))
        (PORT datab (624:624:624) (729:729:729))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (447:447:447))
        (PORT datab (133:133:133) (163:163:163))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (305:305:305) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT asdata (521:521:521) (580:580:580))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (792:792:792) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datac (597:597:597) (679:679:679))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (295:295:295))
        (PORT datac (317:317:317) (383:383:383))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (683:683:683) (806:806:806))
        (PORT datad (1460:1460:1460) (1682:1682:1682))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (517:517:517) (585:585:585))
        (PORT d[1] (202:202:202) (233:233:233))
        (PORT clk (1170:1170:1170) (1189:1189:1189))
        (PORT ena (2122:2122:2122) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (369:369:369) (425:425:425))
        (PORT d[1] (363:363:363) (408:408:408))
        (PORT d[2] (379:379:379) (436:436:436))
        (PORT d[3] (1539:1539:1539) (1740:1740:1740))
        (PORT d[4] (360:360:360) (412:412:412))
        (PORT d[5] (375:375:375) (427:427:427))
        (PORT d[6] (903:903:903) (1037:1037:1037))
        (PORT d[7] (361:361:361) (417:417:417))
        (PORT d[8] (368:368:368) (419:419:419))
        (PORT d[9] (1533:1533:1533) (1787:1787:1787))
        (PORT d[10] (387:387:387) (448:448:448))
        (PORT d[11] (395:395:395) (449:449:449))
        (PORT clk (1168:1168:1168) (1187:1187:1187))
        (PORT ena (2119:2119:2119) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1294:1294:1294))
        (PORT clk (1168:1168:1168) (1187:1187:1187))
        (PORT ena (2119:2119:2119) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1170:1170:1170))
        (PORT clk (1170:1170:1170) (1189:1189:1189))
        (PORT ena (2122:2122:2122) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1189:1189:1189))
        (PORT d[0] (2122:2122:2122) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (690:690:690) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (691:691:691) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (691:691:691) (701:701:701))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (691:691:691) (701:701:701))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (906:906:906))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (455:455:455) (523:523:523))
        (PORT datad (342:342:342) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (370:370:370))
        (PORT datac (658:658:658) (761:761:761))
        (PORT datad (335:335:335) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (845:845:845) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (689:689:689) (777:777:777))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sclr (718:718:718) (830:830:830))
        (PORT sload (1162:1162:1162) (1317:1317:1317))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1232:1232:1232))
        (PORT datad (624:624:624) (715:715:715))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[16\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (926:926:926))
        (PORT datab (302:302:302) (350:350:350))
        (PORT datac (708:708:708) (833:833:833))
        (PORT datad (844:844:844) (976:976:976))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (869:869:869))
        (PORT datab (714:714:714) (850:850:850))
        (PORT datad (299:299:299) (341:341:341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (929:929:929) (1045:1045:1045))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~65)
    (DELAY
      (ABSOLUTE
        (PORT datac (1025:1025:1025) (1184:1184:1184))
        (PORT datad (369:369:369) (448:448:448))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (1066:1066:1066) (1235:1235:1235))
        (PORT datad (606:606:606) (700:700:700))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1204:1204:1204) (1403:1403:1403))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[11\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (622:622:622))
        (PORT datab (320:320:320) (376:376:376))
        (PORT datac (506:506:506) (611:611:611))
        (PORT datad (509:509:509) (599:599:599))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (735:735:735))
        (PORT datac (646:646:646) (756:756:756))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (783:783:783) (917:917:917))
        (PORT datad (320:320:320) (377:377:377))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1205:1205:1205) (1404:1404:1404))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (709:709:709))
        (PORT datab (327:327:327) (379:379:379))
        (PORT datac (959:959:959) (1099:1099:1099))
        (PORT datad (361:361:361) (425:425:425))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1433:1433:1433))
        (PORT datac (128:128:128) (169:169:169))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (388:388:388))
        (PORT datab (353:353:353) (408:408:408))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (694:694:694))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (1269:1269:1269) (1456:1456:1456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (139:139:139) (173:173:173))
        (PORT datad (352:352:352) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (765:765:765) (852:852:852))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (1269:1269:1269) (1456:1456:1456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (272:272:272))
        (PORT datab (148:148:148) (183:183:183))
        (PORT datad (344:344:344) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (1269:1269:1269) (1456:1456:1456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1257:1257:1257))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (493:493:493) (588:588:588))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (470:470:470) (559:559:559))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (339:339:339))
        (PORT datab (496:496:496) (591:591:591))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (340:340:340))
        (PORT datab (843:843:843) (1002:1002:1002))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (740:740:740) (852:852:852))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (323:323:323))
        (PORT datab (624:624:624) (724:724:724))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (765:765:765) (878:878:878))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (824:824:824))
        (PORT datab (291:291:291) (334:334:334))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (684:684:684))
        (PORT datab (478:478:478) (566:566:566))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (341:341:341))
        (PORT datab (474:474:474) (561:561:561))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (326:326:326))
        (PORT datab (470:470:470) (564:564:564))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (676:676:676))
        (PORT datab (271:271:271) (312:312:312))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (746:746:746))
        (PORT datab (433:433:433) (499:499:499))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (353:353:353))
        (PORT datab (436:436:436) (515:515:515))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (685:685:685))
        (PORT datab (327:327:327) (381:381:381))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (328:328:328))
        (PORT datab (680:680:680) (784:784:784))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (431:431:431))
        (PORT datab (647:647:647) (735:735:735))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (492:492:492))
        (PORT datab (580:580:580) (682:682:682))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (449:449:449))
        (PORT datab (340:340:340) (398:398:398))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (519:519:519))
        (PORT datab (473:473:473) (565:565:565))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (501:501:501))
        (PORT datab (478:478:478) (567:567:567))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (449:449:449))
        (PORT datab (451:451:451) (517:517:517))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (345:345:345) (423:423:423))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (457:457:457))
        (PORT datab (451:451:451) (521:521:521))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (275:275:275))
        (PORT datab (179:179:179) (217:217:217))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (412:412:412))
        (PORT datab (105:105:105) (135:135:135))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (290:290:290))
        (PORT datab (338:338:338) (398:398:398))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (317:317:317) (386:386:386))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (325:325:325))
        (PORT datab (219:219:219) (276:276:276))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (412:412:412))
        (PORT datab (300:300:300) (348:348:348))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datab (103:103:103) (133:133:133))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (503:503:503))
        (PORT datab (445:445:445) (508:508:508))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (597:597:597))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datad (555:555:555) (629:629:629))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (867:867:867))
        (PORT datac (733:733:733) (879:879:879))
        (PORT datad (712:712:712) (835:835:835))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (884:884:884))
        (PORT datab (352:352:352) (415:415:415))
        (PORT datac (688:688:688) (810:810:810))
        (PORT datad (346:346:346) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (414:414:414))
        (PORT datab (204:204:204) (244:244:244))
        (PORT datac (187:187:187) (222:222:222))
        (PORT datad (324:324:324) (379:379:379))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (904:904:904))
        (PORT datab (743:743:743) (868:868:868))
        (PORT datac (777:777:777) (897:897:897))
        (PORT datad (712:712:712) (835:835:835))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (840:840:840))
        (PORT datac (688:688:688) (812:812:812))
        (PORT datad (325:325:325) (379:379:379))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (397:397:397) (475:475:475))
        (PORT datac (280:280:280) (317:317:317))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (765:765:765) (856:856:856))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT sclr (812:812:812) (925:925:925))
        (PORT sload (1308:1308:1308) (1486:1486:1486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[31\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (659:659:659))
        (PORT datab (660:660:660) (764:764:764))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (516:516:516) (605:605:605))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[30\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (929:929:929))
        (PORT datab (725:725:725) (857:857:857))
        (PORT datac (306:306:306) (342:342:342))
        (PORT datad (847:847:847) (979:979:979))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[30\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (815:815:815) (952:952:952))
        (PORT datac (458:458:458) (541:541:541))
        (PORT datad (797:797:797) (926:926:926))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (551:551:551))
        (PORT datab (483:483:483) (583:583:583))
        (PORT datad (445:445:445) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (574:574:574) (658:658:658))
        (PORT clrn (945:945:945) (947:947:947))
        (PORT sclr (423:423:423) (494:494:494))
        (PORT sload (813:813:813) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[30\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1016:1016:1016))
        (PORT datab (529:529:529) (623:623:623))
        (PORT datac (189:189:189) (241:241:241))
        (PORT datad (115:115:115) (136:136:136))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[29\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (669:669:669))
        (PORT datab (851:851:851) (1012:1012:1012))
        (PORT datac (1444:1444:1444) (1651:1651:1651))
        (PORT datad (198:198:198) (231:231:231))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[29\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (396:396:396))
        (PORT datab (946:946:946) (1101:1101:1101))
        (PORT datac (360:360:360) (437:437:437))
        (PORT datad (685:685:685) (800:800:800))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (955:955:955))
        (PORT datab (284:284:284) (327:327:327))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (501:501:501) (557:557:557))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (748:748:748) (864:864:864))
        (PORT sload (1403:1403:1403) (1586:1586:1586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[29\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (667:667:667))
        (PORT datab (668:668:668) (774:774:774))
        (PORT datac (124:124:124) (167:167:167))
        (PORT datad (338:338:338) (402:402:402))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (875:875:875))
        (PORT datab (710:710:710) (845:845:845))
        (PORT datad (303:303:303) (344:344:344))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (913:913:913) (1060:1060:1060))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[28\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (643:643:643))
        (PORT datab (946:946:946) (1100:1100:1100))
        (PORT datac (351:351:351) (421:421:421))
        (PORT datad (306:306:306) (366:366:366))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (664:664:664) (789:789:789))
        (PORT datad (274:274:274) (314:314:314))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (500:500:500) (555:555:555))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (748:748:748) (864:864:864))
        (PORT sload (1403:1403:1403) (1586:1586:1586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (563:563:563))
        (PORT datab (799:799:799) (933:933:933))
        (PORT datad (472:472:472) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT asdata (807:807:807) (910:910:910))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (446:446:446))
        (PORT datab (798:798:798) (922:922:922))
        (PORT datad (589:589:589) (659:659:659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (607:607:607) (727:727:727))
        (PORT datac (572:572:572) (649:649:649))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (575:575:575) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[28\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (749:749:749))
        (PORT datab (371:371:371) (448:448:448))
        (PORT datac (124:124:124) (167:167:167))
        (PORT datad (675:675:675) (794:794:794))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (879:879:879))
        (PORT datab (707:707:707) (842:842:842))
        (PORT datad (294:294:294) (329:329:329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (987:987:987) (1115:1115:1115))
        (PORT clrn (949:949:949) (952:952:952))
        (PORT sclr (557:557:557) (645:645:645))
        (PORT sload (1005:1005:1005) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[27\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1070:1070:1070))
        (PORT datab (815:815:815) (952:952:952))
        (PORT datac (446:446:446) (527:527:527))
        (PORT datad (302:302:302) (361:361:361))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (895:895:895))
        (PORT datab (280:280:280) (331:331:331))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (498:498:498) (558:558:558))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT sclr (715:715:715) (815:815:815))
        (PORT sload (1284:1284:1284) (1457:1457:1457))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (395:395:395))
        (PORT datac (1080:1080:1080) (1251:1251:1251))
        (PORT datad (201:201:201) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT asdata (800:800:800) (915:915:915))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (449:449:449))
        (PORT datab (796:796:796) (921:921:921))
        (PORT datad (891:891:891) (997:997:997))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (730:730:730))
        (PORT datac (574:574:574) (656:656:656))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (575:575:575) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[27\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (664:664:664))
        (PORT datab (468:468:468) (554:554:554))
        (PORT datac (647:647:647) (748:748:748))
        (PORT datad (201:201:201) (243:243:243))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[26\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (931:931:931))
        (PORT datab (323:323:323) (366:366:366))
        (PORT datac (705:705:705) (829:829:829))
        (PORT datad (848:848:848) (981:981:981))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[26\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (782:782:782))
        (PORT datab (379:379:379) (459:459:459))
        (PORT datac (1037:1037:1037) (1195:1195:1195))
        (PORT datad (447:447:447) (521:521:521))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (937:937:937))
        (PORT datab (613:613:613) (708:708:708))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (530:530:530) (594:594:594))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (854:854:854) (973:973:973))
        (PORT sload (1018:1018:1018) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[26\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (753:753:753))
        (PORT datab (611:611:611) (712:712:712))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (671:671:671) (790:790:790))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1661:1661:1661))
        (PORT datab (853:853:853) (1014:1014:1014))
        (PORT datac (336:336:336) (379:379:379))
        (PORT datad (543:543:543) (637:637:637))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[25\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (782:782:782))
        (PORT datab (572:572:572) (666:666:666))
        (PORT datac (1037:1037:1037) (1195:1195:1195))
        (PORT datad (606:606:606) (707:707:707))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (940:940:940))
        (PORT datab (613:613:613) (705:705:705))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (603:603:603))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (854:854:854) (973:973:973))
        (PORT sload (1018:1018:1018) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[25\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (666:666:666))
        (PORT datab (667:667:667) (772:772:772))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (624:624:624) (725:725:725))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (932:932:932))
        (PORT datab (476:476:476) (539:539:539))
        (PORT datac (704:704:704) (828:828:828))
        (PORT datad (849:849:849) (982:982:982))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[24\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (278:278:278))
        (PORT datab (462:462:462) (545:545:545))
        (PORT datac (798:798:798) (934:934:934))
        (PORT datad (796:796:796) (925:925:925))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (896:896:896))
        (PORT datab (193:193:193) (234:234:234))
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (430:430:430))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT sclr (715:715:715) (815:815:815))
        (PORT sload (1284:1284:1284) (1457:1457:1457))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (629:629:629))
        (PORT datad (632:632:632) (748:748:748))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (792:792:792))
        (PORT d[1] (672:672:672) (774:774:774))
        (PORT clk (1163:1163:1163) (1181:1181:1181))
        (PORT ena (1479:1479:1479) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1598:1598:1598))
        (PORT d[1] (1523:1523:1523) (1761:1761:1761))
        (PORT d[2] (1154:1154:1154) (1326:1326:1326))
        (PORT d[3] (855:855:855) (982:982:982))
        (PORT d[4] (1236:1236:1236) (1412:1412:1412))
        (PORT d[5] (1238:1238:1238) (1409:1409:1409))
        (PORT d[6] (1348:1348:1348) (1529:1529:1529))
        (PORT d[7] (1320:1320:1320) (1524:1524:1524))
        (PORT d[8] (1044:1044:1044) (1221:1221:1221))
        (PORT d[9] (1281:1281:1281) (1481:1481:1481))
        (PORT d[10] (1184:1184:1184) (1347:1347:1347))
        (PORT d[11] (1143:1143:1143) (1313:1313:1313))
        (PORT clk (1161:1161:1161) (1179:1179:1179))
        (PORT ena (1476:1476:1476) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1640:1640:1640))
        (PORT clk (1161:1161:1161) (1179:1179:1179))
        (PORT ena (1476:1476:1476) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (1000:1000:1000))
        (PORT clk (1163:1163:1163) (1181:1181:1181))
        (PORT ena (1479:1479:1479) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1181:1181:1181))
        (PORT d[0] (1479:1479:1479) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (683:683:683) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1093:1093:1093))
        (PORT datab (771:771:771) (905:905:905))
        (PORT datad (563:563:563) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (378:378:378))
        (PORT datab (608:608:608) (728:728:728))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (575:575:575) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[24\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (750:750:750))
        (PORT datab (512:512:512) (615:615:615))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (674:674:674) (793:793:793))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[23\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (933:933:933))
        (PORT datab (466:466:466) (535:535:535))
        (PORT datac (703:703:703) (828:828:828))
        (PORT datad (850:850:850) (982:982:982))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[23\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (785:785:785))
        (PORT datab (377:377:377) (456:456:456))
        (PORT datac (1035:1035:1035) (1193:1193:1193))
        (PORT datad (470:470:470) (551:551:551))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (939:939:939))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datad (319:319:319) (367:367:367))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (593:593:593))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (854:854:854) (973:973:973))
        (PORT sload (1018:1018:1018) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (985:985:985))
        (PORT asdata (663:663:663) (747:747:747))
        (PORT clrn (949:949:949) (950:950:950))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (537:537:537))
        (PORT datad (867:867:867) (1004:1004:1004))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (656:656:656))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (736:736:736) (838:838:838))
        (PORT datad (759:759:759) (892:892:892))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (936:936:936))
        (PORT datab (767:767:767) (896:896:896))
        (PORT datac (702:702:702) (782:782:782))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT asdata (394:394:394) (446:446:446))
        (PORT clrn (956:956:956) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (721:721:721) (821:821:821))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (435:435:435))
        (PORT datab (345:345:345) (403:403:403))
        (PORT datad (581:581:581) (691:691:691))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (429:429:429) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[23\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (665:665:665))
        (PORT datab (536:536:536) (638:638:638))
        (PORT datac (649:649:649) (749:749:749))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[23\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (709:709:709))
        (PORT datab (443:443:443) (507:507:507))
        (PORT datad (608:608:608) (697:697:697))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (611:611:611))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (747:747:747) (883:883:883))
        (PORT datac (479:479:479) (563:563:563))
        (PORT datad (549:549:549) (635:635:635))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (764:764:764))
        (PORT datac (525:525:525) (626:626:626))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (319:319:319))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (206:206:206) (233:233:233))
        (PORT d[1] (359:359:359) (413:413:413))
        (PORT d[2] (365:365:365) (423:423:423))
        (PORT d[3] (346:346:346) (397:397:397))
        (PORT d[4] (352:352:352) (404:404:404))
        (PORT d[5] (501:501:501) (572:572:572))
        (PORT d[6] (355:355:355) (402:402:402))
        (PORT d[7] (214:214:214) (249:249:249))
        (PORT d[9] (456:456:456) (518:518:518))
        (PORT d[10] (203:203:203) (235:235:235))
        (PORT d[11] (508:508:508) (582:582:582))
        (PORT d[12] (523:523:523) (605:605:605))
        (PORT d[13] (367:367:367) (423:423:423))
        (PORT d[14] (619:619:619) (705:705:705))
        (PORT d[15] (364:364:364) (420:420:420))
        (PORT d[16] (363:363:363) (419:419:419))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT ena (1252:1252:1252) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (359:359:359) (414:414:414))
        (PORT d[1] (481:481:481) (556:556:556))
        (PORT d[2] (477:477:477) (544:544:544))
        (PORT d[3] (631:631:631) (720:720:720))
        (PORT d[4] (457:457:457) (523:523:523))
        (PORT d[5] (319:319:319) (367:367:367))
        (PORT d[6] (332:332:332) (382:382:382))
        (PORT d[7] (335:335:335) (385:385:385))
        (PORT clk (1155:1155:1155) (1173:1173:1173))
        (PORT ena (1249:1249:1249) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (492:492:492) (508:508:508))
        (PORT clk (1155:1155:1155) (1173:1173:1173))
        (PORT ena (1249:1249:1249) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (349:349:349) (389:389:389))
        (PORT d[1] (501:501:501) (565:565:565))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT ena (1252:1252:1252) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT d[0] (1252:1252:1252) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (677:677:677) (686:686:686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (678:678:678) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (678:678:678) (687:687:687))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (678:678:678) (687:687:687))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (458:458:458))
        (PORT datab (571:571:571) (694:694:694))
        (PORT datac (465:465:465) (554:554:554))
        (PORT datad (649:649:649) (747:747:747))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (460:460:460))
        (PORT datab (684:684:684) (819:819:819))
        (PORT datad (187:187:187) (232:232:232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (568:568:568))
        (PORT datab (830:830:830) (954:954:954))
        (PORT datac (411:411:411) (462:462:462))
        (PORT datad (314:314:314) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (865:865:865))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datac (122:122:122) (153:153:153))
        (PORT datad (733:733:733) (873:873:873))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (770:770:770) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1106:1106:1106))
        (PORT datab (500:500:500) (588:588:588))
        (PORT datac (368:368:368) (419:419:419))
        (PORT datad (466:466:466) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (950:950:950) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (580:580:580) (680:680:680))
        (PORT datac (192:192:192) (247:247:247))
        (PORT datad (693:693:693) (821:821:821))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (580:580:580))
        (PORT datab (527:527:527) (606:606:606))
        (PORT datac (542:542:542) (634:634:634))
        (PORT datad (160:160:160) (205:205:205))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (943:943:943) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[19\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (714:714:714))
        (PORT datac (915:915:915) (1053:1053:1053))
        (PORT datad (442:442:442) (500:500:500))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (765:765:765))
        (PORT datad (311:311:311) (368:368:368))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (455:455:455))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (226:226:226) (288:288:288))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (396:396:396))
        (PORT datab (1098:1098:1098) (1276:1276:1276))
        (PORT datac (347:347:347) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (767:767:767) (864:864:864))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (590:590:590))
        (PORT datad (500:500:500) (587:587:587))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (582:582:582))
        (PORT d[1] (465:465:465) (528:528:528))
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (PORT ena (1519:1519:1519) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1835:1835:1835))
        (PORT d[1] (1988:1988:1988) (2285:2285:2285))
        (PORT d[2] (816:816:816) (941:941:941))
        (PORT d[3] (521:521:521) (602:602:602))
        (PORT d[4] (1452:1452:1452) (1668:1668:1668))
        (PORT d[5] (872:872:872) (991:991:991))
        (PORT d[6] (1178:1178:1178) (1342:1342:1342))
        (PORT d[7] (951:951:951) (1093:1093:1093))
        (PORT d[8] (1232:1232:1232) (1439:1439:1439))
        (PORT d[9] (1636:1636:1636) (1882:1882:1882))
        (PORT d[10] (820:820:820) (929:929:929))
        (PORT d[11] (753:753:753) (860:860:860))
        (PORT clk (1161:1161:1161) (1178:1178:1178))
        (PORT ena (1516:1516:1516) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1668:1668:1668))
        (PORT clk (1161:1161:1161) (1178:1178:1178))
        (PORT ena (1516:1516:1516) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (846:846:846))
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (PORT ena (1519:1519:1519) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (PORT d[0] (1519:1519:1519) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (683:683:683) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (761:761:761))
        (PORT datab (736:736:736) (849:849:849))
        (PORT datac (645:645:645) (748:748:748))
        (PORT datad (575:575:575) (638:638:638))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (778:778:778))
        (PORT datab (668:668:668) (774:774:774))
        (PORT datad (568:568:568) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (734:734:734))
        (PORT datab (612:612:612) (733:733:733))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (309:309:309) (349:349:349))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (518:518:518) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[22\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1094:1094:1094))
        (PORT datab (785:785:785) (919:919:919))
        (PORT datac (944:944:944) (1090:1090:1090))
        (PORT datad (352:352:352) (425:425:425))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (527:527:527))
        (PORT datab (807:807:807) (952:952:952))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (739:739:739) (816:816:816))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT sclr (849:849:849) (967:967:967))
        (PORT sload (1300:1300:1300) (1477:1477:1477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[22\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (792:792:792))
        (PORT datab (522:522:522) (609:609:609))
        (PORT datac (459:459:459) (533:533:533))
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[21\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (935:935:935))
        (PORT datab (357:357:357) (410:410:410))
        (PORT datac (702:702:702) (826:826:826))
        (PORT datad (851:851:851) (984:984:984))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[21\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (563:563:563))
        (PORT datab (386:386:386) (469:469:469))
        (PORT datac (471:471:471) (558:558:558))
        (PORT datad (606:606:606) (697:697:697))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (597:597:597))
        (PORT datab (445:445:445) (512:512:512))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (557:557:557) (625:625:625))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT sclr (812:812:812) (925:925:925))
        (PORT sload (1308:1308:1308) (1486:1486:1486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1310:1310:1310) (1519:1519:1519))
        (PORT datad (635:635:635) (747:747:747))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (430:430:430))
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (644:644:644))
        (PORT d[1] (811:811:811) (931:931:931))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1481:1481:1481) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1690:1690:1690))
        (PORT d[1] (1524:1524:1524) (1754:1754:1754))
        (PORT d[2] (1161:1161:1161) (1337:1337:1337))
        (PORT d[3] (715:715:715) (827:827:827))
        (PORT d[4] (1255:1255:1255) (1435:1435:1435))
        (PORT d[5] (1081:1081:1081) (1234:1234:1234))
        (PORT d[6] (1342:1342:1342) (1517:1517:1517))
        (PORT d[7] (1329:1329:1329) (1537:1537:1537))
        (PORT d[8] (1052:1052:1052) (1237:1237:1237))
        (PORT d[9] (1443:1443:1443) (1663:1663:1663))
        (PORT d[10] (1185:1185:1185) (1352:1352:1352))
        (PORT d[11] (1118:1118:1118) (1279:1279:1279))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1478:1478:1478) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1448:1448:1448))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1478:1478:1478) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (898:898:898))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1481:1481:1481) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT d[0] (1481:1481:1481) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (577:577:577))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (636:636:636) (737:737:737))
        (PORT datad (926:926:926) (1046:1046:1046))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (780:780:780) (887:887:887))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT sload (802:802:802) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (620:620:620))
        (PORT datab (242:242:242) (309:309:309))
        (PORT datad (150:150:150) (193:193:193))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (889:889:889))
        (PORT datac (506:506:506) (584:584:584))
        (PORT datad (848:848:848) (993:993:993))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT asdata (500:500:500) (557:557:557))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (774:774:774) (918:918:918))
        (PORT datad (482:482:482) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (435:435:435))
        (PORT datab (573:573:573) (674:674:674))
        (PORT datad (581:581:581) (691:691:691))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (429:429:429) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (666:666:666))
        (PORT datab (523:523:523) (624:624:624))
        (PORT datac (650:650:650) (751:751:751))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (639:639:639))
        (PORT datab (624:624:624) (729:729:729))
        (PORT datad (297:297:297) (337:337:337))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1095:1095:1095) (1279:1279:1279))
        (PORT datac (491:491:491) (573:573:573))
        (PORT datad (366:366:366) (423:423:423))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (675:675:675) (736:736:736))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datac (128:128:128) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (748:748:748))
        (PORT datab (473:473:473) (547:547:547))
        (PORT datad (686:686:686) (776:776:776))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (531:531:531) (607:607:607))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (240:240:240))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (296:296:296) (356:356:356))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT asdata (947:947:947) (1066:1066:1066))
        (PORT clrn (946:946:946) (949:949:949))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (583:583:583))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (922:922:922))
        (PORT datab (398:398:398) (473:473:473))
        (PORT datac (599:599:599) (686:686:686))
        (PORT datad (630:630:630) (736:736:736))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (354:354:354))
        (PORT datac (657:657:657) (761:761:761))
        (PORT datad (291:291:291) (328:328:328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (845:845:845) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (814:814:814) (915:915:915))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sclr (718:718:718) (830:830:830))
        (PORT sload (1162:1162:1162) (1317:1317:1317))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (988:988:988))
        (PORT datad (516:516:516) (601:601:601))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[20\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (563:563:563))
        (PORT datab (386:386:386) (469:469:469))
        (PORT datac (378:378:378) (463:463:463))
        (PORT datad (516:516:516) (601:601:601))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (594:594:594))
        (PORT datab (443:443:443) (513:513:513))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (536:536:536) (604:604:604))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT sclr (812:812:812) (925:925:925))
        (PORT sload (1308:1308:1308) (1486:1486:1486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (567:567:567) (652:652:652))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT sload (802:802:802) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1116:1116:1116))
        (PORT datab (805:805:805) (983:983:983))
        (PORT datac (664:664:664) (778:778:778))
        (PORT datad (976:976:976) (1127:1127:1127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (686:686:686) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1112:1112:1112) (1285:1285:1285))
        (PORT datad (365:365:365) (441:441:441))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (426:426:426))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (636:636:636) (729:729:729))
        (PORT datad (1083:1083:1083) (1246:1246:1246))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1018:1018:1018))
        (PORT d[1] (348:348:348) (395:395:395))
        (PORT clk (1174:1174:1174) (1191:1191:1191))
        (PORT ena (1924:1924:1924) (1740:1740:1740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (776:776:776))
        (PORT d[1] (699:699:699) (803:803:803))
        (PORT d[2] (1199:1199:1199) (1401:1401:1401))
        (PORT d[3] (1223:1223:1223) (1387:1387:1387))
        (PORT d[4] (713:713:713) (821:821:821))
        (PORT d[5] (742:742:742) (853:853:853))
        (PORT d[6] (699:699:699) (802:802:802))
        (PORT d[7] (551:551:551) (632:632:632))
        (PORT d[8] (1148:1148:1148) (1354:1354:1354))
        (PORT d[9] (1363:1363:1363) (1597:1597:1597))
        (PORT d[10] (826:826:826) (937:937:937))
        (PORT d[11] (1022:1022:1022) (1170:1170:1170))
        (PORT clk (1172:1172:1172) (1189:1189:1189))
        (PORT ena (1921:1921:1921) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1132:1132:1132))
        (PORT clk (1172:1172:1172) (1189:1189:1189))
        (PORT ena (1921:1921:1921) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1032:1032:1032))
        (PORT clk (1174:1174:1174) (1191:1191:1191))
        (PORT ena (1924:1924:1924) (1740:1740:1740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1191:1191:1191))
        (PORT d[0] (1924:1924:1924) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (702:702:702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (695:695:695) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (695:695:695) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (695:695:695) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (559:559:559))
        (PORT datab (653:653:653) (760:760:760))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (581:581:581) (657:657:657))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (314:314:314) (364:364:364))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (522:522:522))
        (PORT datab (607:607:607) (727:727:727))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (518:518:518) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[20\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (262:262:262))
        (PORT datab (844:844:844) (992:992:992))
        (PORT datac (554:554:554) (655:655:655))
        (PORT datad (584:584:584) (662:662:662))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[19\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (920:920:920))
        (PORT datab (490:490:490) (557:557:557))
        (PORT datac (712:712:712) (838:838:838))
        (PORT datad (840:840:840) (971:971:971))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[19\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (561:561:561))
        (PORT datab (388:388:388) (471:471:471))
        (PORT datac (378:378:378) (461:461:461))
        (PORT datad (351:351:351) (425:425:425))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (593:593:593))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datad (436:436:436) (500:500:500))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (553:553:553) (621:621:621))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT sclr (812:812:812) (925:925:925))
        (PORT sload (1308:1308:1308) (1486:1486:1486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (690:690:690) (803:803:803))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT sload (802:802:802) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1288:1288:1288))
        (PORT datab (1249:1249:1249) (1438:1438:1438))
        (PORT datac (769:769:769) (910:910:910))
        (PORT datad (790:790:790) (951:951:951))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (557:557:557))
        (PORT datab (805:805:805) (939:939:939))
        (PORT datac (510:510:510) (586:586:586))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT asdata (890:890:890) (993:993:993))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (693:693:693))
        (PORT datab (648:648:648) (755:755:755))
        (PORT datac (657:657:657) (757:757:757))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (589:589:589))
        (PORT datab (455:455:455) (546:546:546))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (678:678:678))
        (PORT datab (609:609:609) (729:729:729))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (345:345:345))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (518:518:518) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[19\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (775:775:775))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (830:830:830) (971:971:971))
        (PORT datad (525:525:525) (623:623:623))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (436:436:436))
        (PORT datab (647:647:647) (746:746:746))
        (PORT datad (203:203:203) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (488:488:488) (530:530:530))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (660:660:660) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (602:602:602))
        (PORT datad (612:612:612) (719:719:719))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (426:426:426))
        (PORT datac (721:721:721) (843:843:843))
        (PORT datad (302:302:302) (365:365:365))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (788:788:788))
        (PORT datac (766:766:766) (895:895:895))
        (PORT datad (206:206:206) (260:260:260))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (347:347:347) (396:396:396))
        (PORT d[1] (357:357:357) (410:410:410))
        (PORT d[2] (202:202:202) (233:233:233))
        (PORT d[3] (202:202:202) (233:233:233))
        (PORT d[4] (528:528:528) (612:612:612))
        (PORT d[5] (374:374:374) (432:432:432))
        (PORT d[6] (515:515:515) (587:587:587))
        (PORT d[7] (506:506:506) (586:586:586))
        (PORT d[9] (374:374:374) (434:434:434))
        (PORT d[10] (535:535:535) (608:608:608))
        (PORT d[11] (204:204:204) (237:237:237))
        (PORT d[12] (349:349:349) (401:401:401))
        (PORT d[13] (505:505:505) (586:586:586))
        (PORT d[14] (360:360:360) (405:405:405))
        (PORT d[15] (510:510:510) (585:585:585))
        (PORT d[16] (508:508:508) (582:582:582))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT ena (1252:1252:1252) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (359:359:359) (414:414:414))
        (PORT d[1] (481:481:481) (556:556:556))
        (PORT d[2] (477:477:477) (544:544:544))
        (PORT d[3] (631:631:631) (720:720:720))
        (PORT d[4] (457:457:457) (523:523:523))
        (PORT d[5] (319:319:319) (367:367:367))
        (PORT d[6] (332:332:332) (382:382:382))
        (PORT d[7] (335:335:335) (385:385:385))
        (PORT clk (1155:1155:1155) (1173:1173:1173))
        (PORT ena (1249:1249:1249) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (492:492:492) (508:508:508))
        (PORT clk (1155:1155:1155) (1173:1173:1173))
        (PORT ena (1249:1249:1249) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (455:455:455) (511:511:511))
        (PORT d[1] (373:373:373) (425:425:425))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT ena (1252:1252:1252) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT d[0] (1252:1252:1252) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (677:677:677) (686:686:686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (678:678:678) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (678:678:678) (687:687:687))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|nios0_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (678:678:678) (687:687:687))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (435:435:435))
        (PORT datab (384:384:384) (460:460:460))
        (PORT datac (357:357:357) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (574:574:574))
        (PORT datab (816:816:816) (946:946:946))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (754:754:754) (849:849:849))
        (PORT sload (774:774:774) (870:870:870))
        (PORT ena (940:940:940) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (764:764:764))
        (PORT datab (365:365:365) (425:425:425))
        (PORT datad (199:199:199) (233:233:233))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (485:485:485) (534:534:534))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (660:660:660) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (965:965:965))
        (PORT datad (1032:1032:1032) (1195:1195:1195))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (634:634:634))
        (PORT datac (769:769:769) (922:922:922))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (268:268:268))
        (PORT datab (1032:1032:1032) (1190:1190:1190))
        (PORT datac (467:467:467) (544:544:544))
        (PORT datad (467:467:467) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (424:424:424))
        (PORT datab (320:320:320) (377:377:377))
        (PORT datad (453:453:453) (512:512:512))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (839:839:839) (929:929:929))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sload (430:430:430) (471:471:471))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (814:814:814))
        (PORT datad (762:762:762) (889:889:889))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (346:346:346) (419:419:419))
        (PORT datad (726:726:726) (857:857:857))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (603:603:603))
        (PORT datac (591:591:591) (663:663:663))
        (PORT datad (849:849:849) (995:995:995))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT asdata (551:551:551) (633:633:633))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (445:445:445))
        (PORT datab (798:798:798) (923:923:923))
        (PORT datad (742:742:742) (832:832:832))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (731:731:731))
        (PORT datac (569:569:569) (636:636:636))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (575:575:575) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (518:518:518) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (630:630:630))
        (PORT datab (943:943:943) (1097:1097:1097))
        (PORT datac (326:326:326) (400:400:400))
        (PORT datad (689:689:689) (804:804:804))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (511:511:511))
        (PORT datab (665:665:665) (789:789:789))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (748:748:748) (864:864:864))
        (PORT sload (1403:1403:1403) (1586:1586:1586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[18\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1011:1011:1011))
        (PORT datab (123:123:123) (155:155:155))
        (PORT datac (519:519:519) (614:614:614))
        (PORT datad (360:360:360) (434:434:434))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[17\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (670:670:670))
        (PORT datab (851:851:851) (1011:1011:1011))
        (PORT datac (346:346:346) (397:397:397))
        (PORT datad (1438:1438:1438) (1638:1638:1638))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (475:475:475))
        (PORT datab (708:708:708) (829:829:829))
        (PORT datac (924:924:924) (1077:1077:1077))
        (PORT datad (618:618:618) (724:724:724))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (520:520:520))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (651:651:651) (766:766:766))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (379:379:379) (428:428:428))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (748:748:748) (864:864:864))
        (PORT sload (1403:1403:1403) (1586:1586:1586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (562:562:562) (644:644:644))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT sload (802:802:802) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (989:989:989))
        (PORT datab (1132:1132:1132) (1305:1305:1305))
        (PORT datac (964:964:964) (1113:1113:1113))
        (PORT datad (872:872:872) (1039:1039:1039))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (396:396:396))
        (PORT datac (1086:1086:1086) (1258:1258:1258))
        (PORT datad (359:359:359) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT asdata (979:979:979) (1093:1093:1093))
        (PORT clrn (957:957:957) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (540:540:540))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (946:946:946))
        (PORT ena (801:801:801) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT datac (501:501:501) (593:593:593))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (594:594:594))
        (PORT datab (599:599:599) (702:702:702))
        (PORT datac (505:505:505) (583:583:583))
        (PORT datad (870:870:870) (961:961:961))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (476:476:476) (547:547:547))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (433:433:433))
        (PORT datab (479:479:479) (559:559:559))
        (PORT datad (576:576:576) (685:685:685))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (429:429:429) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[17\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (664:664:664))
        (PORT datab (369:369:369) (454:454:454))
        (PORT datac (648:648:648) (748:748:748))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[16\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (437:437:437))
        (PORT datac (327:327:327) (386:386:386))
        (PORT datad (349:349:349) (405:405:405))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT asdata (1394:1394:1394) (1574:1574:1574))
        (PORT clrn (943:943:943) (946:946:946))
        (PORT ena (801:801:801) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT datac (605:605:605) (702:702:702))
        (PORT datad (870:870:870) (1007:1007:1007))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (890:890:890))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (462:462:462) (531:531:531))
        (PORT datad (759:759:759) (892:892:892))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1285:1285:1285))
        (PORT datab (1252:1252:1252) (1441:1441:1441))
        (PORT datac (539:539:539) (643:643:643))
        (PORT datad (795:795:795) (957:957:957))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (1026:1026:1026))
        (PORT datab (766:766:766) (894:894:894))
        (PORT datac (768:768:768) (912:912:912))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT asdata (389:389:389) (442:442:442))
        (PORT clrn (956:956:956) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (705:705:705) (795:795:795))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (385:385:385))
        (PORT datab (611:611:611) (732:732:732))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (518:518:518) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[16\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (889:889:889))
        (PORT datab (708:708:708) (829:829:829))
        (PORT datac (923:923:923) (1077:1077:1077))
        (PORT datad (303:303:303) (365:365:365))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (518:518:518))
        (PORT datab (665:665:665) (790:790:790))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (387:387:387) (444:444:444))
        (PORT clrn (953:953:953) (954:954:954))
        (PORT sclr (748:748:748) (864:864:864))
        (PORT sload (1403:1403:1403) (1586:1586:1586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[16\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (432:432:432))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (1328:1328:1328) (1530:1530:1530))
        (PORT datad (520:520:520) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (704:704:704))
        (PORT datac (589:589:589) (690:690:690))
        (PORT datad (441:441:441) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (965:965:965))
        (PORT datad (636:636:636) (749:749:749))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (451:451:451))
        (PORT datac (766:766:766) (919:919:919))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (595:595:595))
        (PORT datab (475:475:475) (562:562:562))
        (PORT datac (794:794:794) (923:923:923))
        (PORT datad (469:469:469) (557:557:557))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1233:1233:1233) (1418:1418:1418))
        (PORT datad (523:523:523) (624:624:624))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (577:577:577) (678:678:678))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (476:476:476) (556:556:556))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (567:567:567))
        (PORT datab (568:568:568) (677:677:677))
        (PORT datac (321:321:321) (392:392:392))
        (PORT datad (608:608:608) (685:685:685))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1035:1035:1035) (1198:1198:1198))
        (PORT datad (805:805:805) (940:940:940))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (960:960:960))
        (PORT datab (666:666:666) (782:782:782))
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (803:803:803))
        (PORT datab (413:413:413) (498:498:498))
        (PORT datac (203:203:203) (261:261:261))
        (PORT datad (442:442:442) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (884:884:884) (967:967:967))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (562:562:562))
        (PORT datab (555:555:555) (644:644:644))
        (PORT datac (390:390:390) (468:468:468))
        (PORT datad (512:512:512) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (420:420:420) (518:518:518))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (398:398:398))
        (PORT datab (827:827:827) (950:950:950))
        (PORT datac (276:276:276) (312:312:312))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (770:770:770) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (675:675:675))
        (PORT datab (306:306:306) (377:377:377))
        (PORT datac (379:379:379) (455:455:455))
        (PORT datad (507:507:507) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (461:461:461) (549:549:549))
        (PORT datad (512:512:512) (612:612:612))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (159:159:159) (188:188:188))
        (PORT datad (809:809:809) (925:925:925))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (770:770:770) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (671:671:671))
        (PORT datab (996:996:996) (1130:1130:1130))
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (967:967:967))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (549:549:549))
        (PORT sload (774:774:774) (860:860:860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (866:866:866))
        (PORT datab (698:698:698) (812:812:812))
        (PORT datac (1016:1016:1016) (1172:1172:1172))
        (PORT datad (697:697:697) (805:805:805))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (605:605:605))
        (PORT datad (639:639:639) (755:755:755))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1039:1039:1039))
        (PORT datab (349:349:349) (431:431:431))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (326:326:326))
        (PORT datab (114:114:114) (146:146:146))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (451:451:451))
        (PORT datad (219:219:219) (280:280:280))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (428:428:428))
        (PORT datab (125:125:125) (161:161:161))
        (PORT datac (744:744:744) (873:873:873))
        (PORT datad (453:453:453) (523:523:523))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (347:347:347))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (944:944:944) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (917:917:917))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (639:639:639) (754:754:754))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (944:944:944) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (714:714:714))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (454:454:454) (530:530:530))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (783:783:783))
        (PORT datac (97:97:97) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1071:1071:1071))
        (PORT datab (485:485:485) (582:582:582))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (697:697:697) (801:801:801))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (870:870:870))
        (PORT datab (601:601:601) (705:705:705))
        (PORT datac (896:896:896) (1019:1019:1019))
        (PORT datad (589:589:589) (687:687:687))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (897:897:897))
        (PORT datab (724:724:724) (851:851:851))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (957:957:957) (959:959:959))
        (PORT ena (679:679:679) (748:748:748))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (462:462:462))
        (PORT datab (649:649:649) (762:762:762))
        (PORT datad (331:331:331) (372:372:372))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (882:882:882) (976:976:976))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1069:1069:1069))
        (PORT datab (561:561:561) (668:668:668))
        (PORT datac (206:206:206) (260:260:260))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (804:804:804))
        (PORT datab (290:290:290) (338:338:338))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (533:533:533) (604:604:604))
        (PORT clrn (951:951:951) (954:954:954))
        (PORT sclr (611:611:611) (715:715:715))
        (PORT sload (1425:1425:1425) (1611:1611:1611))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (924:924:924))
        (PORT datab (1542:1542:1542) (1779:1779:1779))
        (PORT datac (354:354:354) (418:418:418))
        (PORT datad (887:887:887) (1050:1050:1050))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (576:576:576))
        (PORT datab (647:647:647) (754:754:754))
        (PORT datac (203:203:203) (258:258:258))
        (PORT datad (447:447:447) (512:512:512))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (679:679:679))
        (PORT datab (526:526:526) (611:611:611))
        (PORT datad (846:846:846) (992:992:992))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT asdata (587:587:587) (649:649:649))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (362:362:362))
        (PORT datab (104:104:104) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT asdata (978:978:978) (1108:1108:1108))
        (PORT clrn (957:957:957) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (986:986:986))
        (PORT datab (970:970:970) (1127:1127:1127))
        (PORT datad (1113:1113:1113) (1279:1279:1279))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (590:590:590))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (455:455:455) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (378:378:378))
        (PORT datab (154:154:154) (196:196:196))
        (PORT datad (594:594:594) (713:713:713))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (999:999:999))
        (PORT datab (642:642:642) (743:743:743))
        (PORT datac (450:450:450) (512:512:512))
        (PORT datad (593:593:593) (711:711:711))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (876:876:876) (1005:1005:1005))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (202:202:202))
        (PORT datab (396:396:396) (467:467:467))
        (PORT datac (370:370:370) (438:438:438))
        (PORT datad (669:669:669) (787:787:787))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1127:1127:1127))
        (PORT datab (364:364:364) (419:419:419))
        (PORT datad (467:467:467) (524:524:524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (673:673:673) (739:739:739))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1070:1070:1070))
        (PORT datab (559:559:559) (666:666:666))
        (PORT datac (490:490:490) (572:572:572))
        (PORT datad (357:357:357) (429:429:429))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (806:806:806))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (279:279:279) (324:324:324))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (510:510:510) (568:568:568))
        (PORT clrn (951:951:951) (954:954:954))
        (PORT sclr (611:611:611) (715:715:715))
        (PORT sload (1425:1425:1425) (1611:1611:1611))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[14\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (820:820:820))
        (PORT datab (404:404:404) (477:477:477))
        (PORT datac (354:354:354) (417:417:417))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (403:403:403))
        (PORT datab (675:675:675) (774:774:774))
        (PORT datac (303:303:303) (353:353:353))
        (PORT datad (938:938:938) (1081:1081:1081))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1104:1104:1104) (1273:1273:1273))
        (PORT datad (377:377:377) (459:459:459))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (806:806:806))
        (PORT datac (1371:1371:1371) (1573:1573:1573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (362:362:362) (412:412:412))
        (PORT d[1] (371:371:371) (422:422:422))
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (PORT ena (1919:1919:1919) (1744:1744:1744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (535:535:535) (617:617:617))
        (PORT d[1] (536:536:536) (619:619:619))
        (PORT d[2] (1204:1204:1204) (1403:1403:1403))
        (PORT d[3] (1237:1237:1237) (1395:1395:1395))
        (PORT d[4] (540:540:540) (625:625:625))
        (PORT d[5] (708:708:708) (807:807:807))
        (PORT d[6] (886:886:886) (1015:1015:1015))
        (PORT d[7] (531:531:531) (605:605:605))
        (PORT d[8] (1342:1342:1342) (1583:1583:1583))
        (PORT d[9] (1527:1527:1527) (1780:1780:1780))
        (PORT d[10] (819:819:819) (935:935:935))
        (PORT d[11] (894:894:894) (1019:1019:1019))
        (PORT clk (1171:1171:1171) (1189:1189:1189))
        (PORT ena (1916:1916:1916) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (915:915:915) (975:975:975))
        (PORT clk (1171:1171:1171) (1189:1189:1189))
        (PORT ena (1916:1916:1916) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1153:1153:1153))
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (PORT ena (1919:1919:1919) (1744:1744:1744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (PORT d[0] (1919:1919:1919) (1744:1744:1744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (693:693:693) (702:702:702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (594:594:594))
        (PORT datab (507:507:507) (596:596:596))
        (PORT datac (757:757:757) (884:884:884))
        (PORT datad (313:313:313) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (478:478:478) (549:549:549))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (545:545:545))
        (PORT datab (151:151:151) (194:194:194))
        (PORT datad (598:598:598) (717:717:717))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (540:540:540) (612:612:612))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (458:458:458))
        (PORT datab (405:405:405) (478:478:478))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (676:676:676) (795:795:795))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (451:451:451))
        (PORT datab (350:350:350) (399:399:399))
        (PORT datad (759:759:759) (876:876:876))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (889:889:889) (983:983:983))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (620:620:620) (695:695:695))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (778:778:778) (897:897:897))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (722:722:722))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (778:778:778) (896:896:896))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (752:752:752) (845:845:845))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datad (777:777:777) (896:896:896))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1163:1163:1163) (1294:1294:1294))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (777:777:777) (895:895:895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1103:1103:1103) (1242:1242:1242))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (279:279:279))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (777:777:777) (895:895:895))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (840:840:840) (948:948:948))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (982:982:982) (1127:1127:1127))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1163:1163:1163) (1339:1339:1339))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (149:149:149) (201:201:201))
        (PORT datad (777:777:777) (895:895:895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (623:623:623) (698:698:698))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (777:777:777) (895:895:895))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (745:745:745) (838:838:838))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (345:345:345) (404:404:404))
        (PORT datad (777:777:777) (895:895:895))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1008:1008:1008) (1131:1131:1131))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (883:883:883))
        (PORT datab (398:398:398) (476:476:476))
        (PORT datac (684:684:684) (806:806:806))
        (PORT datad (324:324:324) (378:378:378))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (407:407:407))
        (PORT datab (353:353:353) (417:417:417))
        (PORT datac (689:689:689) (812:812:812))
        (PORT datad (345:345:345) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (476:476:476))
        (PORT datac (685:685:685) (807:807:807))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (768:768:768))
        (PORT datab (521:521:521) (620:620:620))
        (PORT datac (385:385:385) (467:467:467))
        (PORT datad (612:612:612) (710:710:710))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[31\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (429:429:429))
        (PORT datab (219:219:219) (277:277:277))
        (PORT datad (795:795:795) (921:921:921))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (481:481:481) (539:539:539))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[30\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (955:955:955))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (137:137:137) (176:176:176))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (391:391:391) (442:442:442))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[29\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (794:794:794) (921:921:921))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (503:503:503) (571:571:571))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[28\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (795:795:795) (922:922:922))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (474:474:474) (531:531:531))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[27\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (794:794:794) (921:921:921))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (903:903:903) (1019:1019:1019))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[26\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (281:281:281))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (796:796:796) (923:923:923))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (429:429:429))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[25\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (208:208:208) (270:270:270))
        (PORT datad (796:796:796) (923:923:923))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (475:475:475) (529:529:529))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[24\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (954:954:954))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (395:395:395) (447:447:447))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[23\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (954:954:954))
        (PORT datab (209:209:209) (271:271:271))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (608:608:608) (679:679:679))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[22\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (794:794:794) (920:920:920))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (470:470:470) (527:527:527))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[21\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (952:952:952))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (468:468:468) (529:529:529))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[20\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (794:794:794) (920:920:920))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (437:437:437))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[19\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (953:953:953))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (385:385:385) (441:441:441))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (796:796:796) (922:922:922))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (538:538:538))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[17\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (290:290:290))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (794:794:794) (921:921:921))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (535:535:535))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[16\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (500:500:500) (586:586:586))
        (PORT datad (793:793:793) (920:920:920))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (491:491:491) (560:560:560))
        (PORT clrn (952:952:952) (954:954:954))
        (PORT sload (1123:1123:1123) (1258:1258:1258))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (927:927:927))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (197:197:197) (247:247:247))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (746:746:746) (840:840:840))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (778:778:778) (896:896:896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (639:639:639) (717:717:717))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (279:279:279))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (778:778:778) (896:896:896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (477:477:477) (530:530:530))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[12\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (777:777:777) (895:895:895))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (794:794:794) (890:890:890))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (1087:1087:1087) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (509:509:509) (574:574:574))
        (PORT clrn (951:951:951) (954:954:954))
        (PORT sclr (611:611:611) (715:715:715))
        (PORT sload (1425:1425:1425) (1611:1611:1611))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (464:464:464))
        (PORT datab (395:395:395) (467:467:467))
        (PORT datac (1313:1313:1313) (1517:1517:1517))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[13\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (576:576:576))
        (PORT datab (328:328:328) (380:380:380))
        (PORT datac (351:351:351) (404:404:404))
        (PORT datad (819:819:819) (951:951:951))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (994:994:994))
        (PORT datad (522:522:522) (623:623:623))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (562:562:562))
        (PORT datac (522:522:522) (614:614:614))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (396:396:396))
        (PORT datab (366:366:366) (427:427:427))
        (PORT datad (550:550:550) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (520:520:520) (580:580:580))
        (PORT sload (778:778:778) (876:876:876))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (445:445:445))
        (PORT datac (345:345:345) (420:420:420))
        (PORT datad (728:728:728) (859:859:859))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (453:453:453) (522:522:522))
        (PORT datad (158:158:158) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[14\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (449:449:449))
        (PORT datad (314:314:314) (363:363:363))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (763:763:763) (858:858:858))
        (PORT sload (782:782:782) (881:881:881))
        (PORT ena (791:791:791) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (443:443:443))
        (PORT datac (520:520:520) (614:614:614))
        (PORT datad (740:740:740) (881:881:881))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (712:712:712) (841:841:841))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (448:448:448) (485:485:485))
        (PORT sload (453:453:453) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (430:430:430))
        (PORT datab (401:401:401) (479:479:479))
        (PORT datac (489:489:489) (570:570:570))
        (PORT datad (359:359:359) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (823:823:823) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (929:929:929))
        (PORT datab (356:356:356) (429:429:429))
        (PORT datac (345:345:345) (414:414:414))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (267:267:267))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (480:480:480) (570:570:570))
        (PORT datad (432:432:432) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (495:495:495) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (408:408:408))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (562:562:562))
        (PORT datab (575:575:575) (685:685:685))
        (PORT datac (638:638:638) (723:723:723))
        (PORT datad (202:202:202) (256:256:256))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (460:460:460))
        (PORT datab (405:405:405) (483:483:483))
        (PORT datac (494:494:494) (575:575:575))
        (PORT datad (355:355:355) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (823:823:823) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (672:672:672))
        (PORT datab (376:376:376) (460:460:460))
        (PORT datac (349:349:349) (426:426:426))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (523:523:523) (619:619:619))
        (PORT datad (513:513:513) (591:591:591))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (984:984:984) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1080:1080:1080))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (751:751:751))
        (PORT datab (574:574:574) (697:697:697))
        (PORT datac (365:365:365) (433:433:433))
        (PORT datad (312:312:312) (365:365:365))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (673:673:673))
        (PORT datab (374:374:374) (451:451:451))
        (PORT datad (199:199:199) (251:251:251))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (618:618:618))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (527:527:527) (624:624:624))
        (PORT datad (516:516:516) (602:602:602))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (984:984:984) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1080:1080:1080))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (430:430:430))
        (PORT datab (567:567:567) (677:677:677))
        (PORT datac (364:364:364) (446:446:446))
        (PORT datad (466:466:466) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (845:845:845))
        (PORT datad (522:522:522) (623:623:623))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (888:888:888))
        (PORT datac (350:350:350) (425:425:425))
        (PORT datad (303:303:303) (363:363:363))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (269:269:269))
        (PORT datab (1030:1030:1030) (1188:1188:1188))
        (PORT datac (471:471:471) (548:548:548))
        (PORT datad (351:351:351) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (852:852:852))
        (PORT datac (675:675:675) (801:801:801))
        (PORT datad (495:495:495) (585:585:585))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (608:608:608))
        (PORT datac (717:717:717) (837:837:837))
        (PORT datad (847:847:847) (993:993:993))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT asdata (897:897:897) (1021:1021:1021))
        (PORT clrn (943:943:943) (946:946:946))
        (PORT ena (801:801:801) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datac (498:498:498) (589:589:589))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (875:875:875))
        (PORT datab (355:355:355) (428:428:428))
        (PORT datac (449:449:449) (520:520:520))
        (PORT datad (455:455:455) (528:528:528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (526:526:526))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (508:508:508))
        (PORT datab (148:148:148) (188:188:188))
        (PORT datad (601:601:601) (721:721:721))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (619:619:619))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (490:490:490))
        (PORT datab (650:650:650) (749:749:749))
        (PORT datac (691:691:691) (814:814:814))
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (553:553:553))
        (PORT datab (316:316:316) (370:370:370))
        (PORT datad (321:321:321) (371:371:371))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (588:588:588))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sload (512:512:512) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (652:652:652))
        (PORT datad (764:764:764) (891:891:891))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (649:649:649))
        (PORT datac (649:649:649) (754:754:754))
        (PORT datad (456:456:456) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (580:580:580))
        (PORT datab (489:489:489) (582:582:582))
        (PORT datac (539:539:539) (625:625:625))
        (PORT datad (157:157:157) (201:201:201))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (943:943:943) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (750:750:750))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (363:363:363) (431:431:431))
        (PORT datad (551:551:551) (666:666:666))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (637:637:637))
        (PORT datab (361:361:361) (437:437:437))
        (PORT datac (750:750:750) (906:906:906))
        (PORT datad (719:719:719) (853:853:853))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datac (525:525:525) (625:625:625))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (423:423:423) (476:476:476))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT sload (918:918:918) (1011:1011:1011))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (495:495:495) (579:579:579))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (489:489:489))
        (PORT datab (223:223:223) (283:283:283))
        (PORT datac (484:484:484) (565:565:565))
        (PORT datad (364:364:364) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (823:823:823) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (449:449:449))
        (PORT datac (447:447:447) (527:527:527))
        (PORT datad (679:679:679) (814:814:814))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (750:750:750))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (441:441:441) (540:540:540))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (440:440:440))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (671:671:671))
        (PORT datab (513:513:513) (601:601:601))
        (PORT datac (385:385:385) (462:462:462))
        (PORT datad (200:200:200) (249:249:249))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (547:547:547))
        (PORT datab (379:379:379) (457:457:457))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (752:752:752))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (332:332:332) (394:394:394))
        (PORT datad (440:440:440) (539:539:539))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (418:418:418))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (752:752:752))
        (PORT datab (574:574:574) (698:698:698))
        (PORT datac (365:365:365) (434:434:434))
        (PORT datad (344:344:344) (415:415:415))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (552:552:552))
        (PORT datab (302:302:302) (367:367:367))
        (PORT datad (658:658:658) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (397:397:397))
        (PORT datab (458:458:458) (564:564:564))
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (640:640:640) (728:728:728))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (434:434:434))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (754:754:754))
        (PORT datab (578:578:578) (702:702:702))
        (PORT datac (369:369:369) (438:438:438))
        (PORT datad (337:337:337) (404:404:404))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (374:374:374) (451:451:451))
        (PORT datac (541:541:541) (649:649:649))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (618:618:618))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (529:529:529) (626:626:626))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (984:984:984) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1080:1080:1080))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (754:754:754))
        (PORT datab (204:204:204) (261:261:261))
        (PORT datac (368:368:368) (438:438:438))
        (PORT datad (557:557:557) (672:672:672))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (269:269:269))
        (PORT datab (480:480:480) (572:572:572))
        (PORT datac (540:540:540) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (524:524:524) (620:620:620))
        (PORT datad (513:513:513) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (984:984:984) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1080:1080:1080))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (455:455:455))
        (PORT datab (574:574:574) (684:684:684))
        (PORT datac (630:630:630) (718:718:718))
        (PORT datad (462:462:462) (536:536:536))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (922:922:922))
        (PORT datad (666:666:666) (778:778:778))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (464:464:464))
        (PORT datac (691:691:691) (805:805:805))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (678:678:678))
        (PORT datab (527:527:527) (612:612:612))
        (PORT datad (846:846:846) (991:991:991))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (518:518:518) (583:583:583))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1944:1944:1944))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (525:525:525) (601:601:601))
        (PORT d[1] (501:501:501) (570:570:570))
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (PORT ena (1912:1912:1912) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (542:542:542) (625:625:625))
        (PORT d[1] (698:698:698) (806:806:806))
        (PORT d[2] (1343:1343:1343) (1549:1549:1549))
        (PORT d[3] (1221:1221:1221) (1377:1377:1377))
        (PORT d[4] (544:544:544) (633:633:633))
        (PORT d[5] (571:571:571) (654:654:654))
        (PORT d[6] (873:873:873) (1002:1002:1002))
        (PORT d[7] (537:537:537) (612:612:612))
        (PORT d[8] (1323:1323:1323) (1558:1558:1558))
        (PORT d[9] (1503:1503:1503) (1750:1750:1750))
        (PORT d[10] (820:820:820) (931:931:931))
        (PORT d[11] (877:877:877) (998:998:998))
        (PORT clk (1171:1171:1171) (1189:1189:1189))
        (PORT ena (1909:1909:1909) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1146:1146:1146))
        (PORT clk (1171:1171:1171) (1189:1189:1189))
        (PORT ena (1909:1909:1909) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (871:871:871) (1001:1001:1001))
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (PORT ena (1912:1912:1912) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1191:1191:1191))
        (PORT d[0] (1912:1912:1912) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (693:693:693) (702:702:702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (694:694:694) (703:703:703))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (591:591:591) (690:690:690))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (685:685:685) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datac (551:551:551) (624:624:624))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (754:754:754))
        (PORT datab (614:614:614) (708:708:708))
        (PORT datac (650:650:650) (754:754:754))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (692:692:692))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (395:395:395) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (843:843:843))
        (PORT datab (149:149:149) (190:190:190))
        (PORT datad (600:600:600) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (617:617:617))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[9\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (460:460:460))
        (PORT datab (648:648:648) (747:747:747))
        (PORT datac (194:194:194) (244:244:244))
        (PORT datad (972:972:972) (1124:1124:1124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (924:924:924))
        (PORT datab (728:728:728) (861:861:861))
        (PORT datac (290:290:290) (323:323:323))
        (PORT datad (843:843:843) (974:974:974))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (964:964:964))
        (PORT datab (586:586:586) (672:672:672))
        (PORT datac (688:688:688) (784:784:784))
        (PORT datad (767:767:767) (901:901:901))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (764:764:764))
        (PORT datac (524:524:524) (625:625:625))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (954:954:954))
        (PORT datac (635:635:635) (737:737:737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (553:553:553))
        (PORT datab (783:783:783) (912:912:912))
        (PORT datad (449:449:449) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (865:865:865) (966:966:966))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (775:775:775))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (454:454:454) (522:522:522))
        (PORT datad (314:314:314) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (687:687:687))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (460:460:460) (524:524:524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (861:861:861))
        (PORT datab (149:149:149) (191:191:191))
        (PORT datad (600:600:600) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (532:532:532) (606:606:606))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (452:452:452))
        (PORT datab (649:649:649) (747:747:747))
        (PORT datac (690:690:690) (813:813:813))
        (PORT datad (200:200:200) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (455:455:455))
        (PORT datab (1117:1117:1117) (1282:1282:1282))
        (PORT datad (589:589:589) (663:663:663))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (775:775:775) (852:852:852))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (852:852:852))
        (PORT datab (815:815:815) (949:949:949))
        (PORT datac (613:613:613) (717:717:717))
        (PORT datad (628:628:628) (733:733:733))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (354:354:354))
        (PORT datab (791:791:791) (933:933:933))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (394:394:394) (445:445:445))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT sclr (734:734:734) (845:845:845))
        (PORT sload (836:836:836) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1708:1708:1708))
        (PORT datab (915:915:915) (1087:1087:1087))
        (PORT datac (382:382:382) (465:465:465))
        (PORT datad (685:685:685) (801:801:801))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (404:404:404))
        (PORT datab (230:230:230) (287:287:287))
        (PORT datad (454:454:454) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (505:505:505))
        (PORT datad (632:632:632) (748:748:748))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (457:457:457) (520:520:520))
        (PORT d[1] (510:510:510) (585:585:585))
        (PORT clk (1163:1163:1163) (1181:1181:1181))
        (PORT ena (1502:1502:1502) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1842:1842:1842))
        (PORT d[1] (1977:1977:1977) (2272:2272:2272))
        (PORT d[2] (836:836:836) (972:972:972))
        (PORT d[3] (867:867:867) (998:998:998))
        (PORT d[4] (1461:1461:1461) (1679:1679:1679))
        (PORT d[5] (888:888:888) (1013:1013:1013))
        (PORT d[6] (817:817:817) (922:922:922))
        (PORT d[7] (1108:1108:1108) (1278:1278:1278))
        (PORT d[8] (1364:1364:1364) (1586:1586:1586))
        (PORT d[9] (1635:1635:1635) (1882:1882:1882))
        (PORT d[10] (997:997:997) (1138:1138:1138))
        (PORT d[11] (928:928:928) (1063:1063:1063))
        (PORT clk (1161:1161:1161) (1179:1179:1179))
        (PORT ena (1499:1499:1499) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1495:1495:1495))
        (PORT clk (1161:1161:1161) (1179:1179:1179))
        (PORT ena (1499:1499:1499) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (614:614:614))
        (PORT clk (1163:1163:1163) (1181:1181:1181))
        (PORT ena (1502:1502:1502) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1181:1181:1181))
        (PORT d[0] (1502:1502:1502) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (683:683:683) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (661:661:661))
        (PORT datab (371:371:371) (457:457:457))
        (PORT datac (716:716:716) (803:803:803))
        (PORT datad (153:153:153) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1126:1126:1126))
        (PORT datab (719:719:719) (847:847:847))
        (PORT datad (691:691:691) (813:813:813))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (557:557:557))
        (PORT datab (805:805:805) (939:939:939))
        (PORT datac (535:535:535) (621:621:621))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (748:748:748) (840:840:840))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (1529:1529:1529) (1320:1320:1320))
        (PORT clrn (1036:1036:1036) (1133:1133:1133))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (968:968:968))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (933:933:933))
        (PORT ena (646:646:646) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (968:968:968))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (933:933:933))
        (PORT ena (646:646:646) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (968:968:968))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (933:933:933))
        (PORT ena (646:646:646) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (968:968:968))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (933:933:933))
        (PORT ena (646:646:646) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (968:968:968))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (933:933:933))
        (PORT ena (646:646:646) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (968:968:968))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (933:933:933))
        (PORT ena (646:646:646) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (627:627:627) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (627:627:627) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (392:392:392))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (627:627:627) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (627:627:627) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (627:627:627) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (PORT ena (627:627:627) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (784:784:784) (913:913:913))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (890:890:890))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (918:918:918) (1084:1084:1084))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (777:777:777) (920:920:920))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (783:783:783) (912:912:912))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (498:498:498) (587:587:587))
        (PORT datad (776:776:776) (919:919:919))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (899:899:899))
        (PORT d[1] (643:643:643) (724:724:724))
        (PORT d[2] (911:911:911) (1017:1017:1017))
        (PORT d[3] (814:814:814) (924:924:924))
        (PORT d[4] (827:827:827) (927:927:927))
        (PORT d[5] (703:703:703) (801:801:801))
        (PORT d[6] (855:855:855) (953:953:953))
        (PORT d[7] (691:691:691) (783:783:783))
        (PORT clk (1153:1153:1153) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (506:506:506) (591:591:591))
        (PORT d[1] (678:678:678) (784:784:784))
        (PORT d[2] (548:548:548) (640:640:640))
        (PORT d[3] (399:399:399) (475:475:475))
        (PORT d[4] (678:678:678) (790:790:790))
        (PORT d[5] (405:405:405) (482:482:482))
        (PORT clk (1151:1151:1151) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (701:701:701) (756:756:756))
        (PORT clk (1151:1151:1151) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1172:1172:1172))
        (PORT d[0] (982:982:982) (1054:1054:1054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (387:387:387) (455:455:455))
        (PORT d[1] (389:389:389) (458:458:458))
        (PORT d[2] (393:393:393) (461:461:461))
        (PORT d[3] (408:408:408) (478:478:478))
        (PORT d[4] (389:389:389) (457:457:457))
        (PORT d[5] (518:518:518) (602:602:602))
        (PORT clk (1110:1110:1110) (1131:1131:1131))
        (PORT ena (610:610:610) (620:620:620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1131:1131:1131))
        (PORT d[0] (610:610:610) (620:620:620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1132:1132:1132))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1152:1152:1152))
        (PORT ena (559:559:559) (564:564:564))
        (PORT aclr (1094:1094:1094) (1098:1098:1098))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
        (IOPATH (posedge aclr) q (184:184:184) (186:186:186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (488:488:488) (562:562:562))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT sclr (1102:1102:1102) (1029:1029:1029))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (349:349:349) (420:420:420))
        (PORT datad (456:456:456) (519:519:519))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (418:418:418))
        (PORT datab (874:874:874) (1011:1011:1011))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (455:455:455) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (613:613:613) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (462:462:462))
        (PORT datab (373:373:373) (433:433:433))
        (PORT datac (122:122:122) (165:165:165))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (421:421:421))
        (PORT datab (471:471:471) (557:557:557))
        (PORT datac (856:856:856) (988:988:988))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (613:613:613) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (453:453:453))
        (PORT datac (464:464:464) (532:532:532))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (426:426:426))
        (PORT datab (871:871:871) (1007:1007:1007))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (459:459:459) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (613:613:613) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (498:498:498) (550:550:550))
        (PORT clrn (1024:1024:1024) (1115:1115:1115))
        (PORT ena (625:625:625) (674:674:674))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (636:636:636) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (636:636:636) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (965:965:965))
        (PORT asdata (483:483:483) (539:539:539))
        (PORT clrn (1022:1022:1022) (1121:1121:1121))
        (PORT ena (620:620:620) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (399:399:399))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1022:1022:1022) (1121:1121:1121))
        (PORT ena (620:620:620) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1022:1022:1022) (1121:1121:1121))
        (PORT ena (620:620:620) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (965:965:965))
        (PORT asdata (1537:1537:1537) (1321:1321:1321))
        (PORT clrn (1022:1022:1022) (1121:1121:1121))
        (PORT ena (620:620:620) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (613:613:613))
        (PORT d[1] (544:544:544) (637:637:637))
        (PORT d[2] (527:527:527) (616:616:616))
        (PORT d[3] (529:529:529) (618:618:618))
        (PORT d[4] (648:648:648) (774:774:774))
        (PORT d[5] (659:659:659) (782:782:782))
        (PORT d[6] (635:635:635) (759:759:759))
        (PORT d[7] (628:628:628) (745:745:745))
        (PORT clk (1149:1149:1149) (1168:1168:1168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (392:392:392) (466:466:466))
        (PORT d[1] (404:404:404) (480:480:480))
        (PORT d[2] (563:563:563) (641:641:641))
        (PORT d[3] (397:397:397) (475:475:475))
        (PORT d[4] (499:499:499) (580:580:580))
        (PORT d[5] (395:395:395) (470:470:470))
        (PORT clk (1147:1147:1147) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (377:377:377) (375:375:375))
        (PORT clk (1147:1147:1147) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1168:1168:1168))
        (PORT d[0] (661:661:661) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (394:394:394) (461:461:461))
        (PORT d[1] (407:407:407) (477:477:477))
        (PORT d[2] (405:405:405) (478:478:478))
        (PORT d[3] (410:410:410) (482:482:482))
        (PORT d[4] (397:397:397) (463:463:463))
        (PORT d[5] (396:396:396) (463:463:463))
        (PORT clk (1106:1106:1106) (1127:1127:1127))
        (PORT ena (749:749:749) (776:776:776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1127:1127:1127))
        (PORT d[0] (749:749:749) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1128:1128:1128))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1128:1128:1128))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1128:1128:1128))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (811:811:811) (923:923:923))
        (PORT datad (655:655:655) (762:762:762))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (872:872:872))
        (PORT datab (512:512:512) (593:593:593))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (352:352:352) (423:423:423))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (676:676:676))
        (PORT datab (474:474:474) (549:549:549))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (317:317:317) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (745:745:745))
        (PORT datad (596:596:596) (714:714:714))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT ena (503:503:503) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (558:558:558))
        (PORT datab (649:649:649) (748:748:748))
        (PORT datac (212:212:212) (263:263:263))
        (PORT datad (972:972:972) (1124:1124:1124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[14\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (403:403:403))
        (PORT datab (388:388:388) (458:458:458))
        (PORT datac (672:672:672) (791:791:791))
        (PORT datad (513:513:513) (590:590:590))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (1042:1042:1042) (1184:1184:1184))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (685:685:685) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (554:554:554) (626:626:626))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (759:759:759))
        (PORT datab (914:914:914) (1040:1040:1040))
        (PORT datac (646:646:646) (750:750:750))
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (559:559:559))
        (PORT datab (803:803:803) (937:937:937))
        (PORT datad (444:444:444) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT asdata (765:765:765) (856:856:856))
        (PORT clrn (956:956:956) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (220:220:220))
        (PORT datab (121:121:121) (152:152:152))
        (PORT datac (507:507:507) (586:586:586))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (601:601:601))
        (PORT datad (173:173:173) (203:203:203))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT asdata (923:923:923) (1058:1058:1058))
        (PORT clrn (956:956:956) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1284:1284:1284))
        (PORT datab (1253:1253:1253) (1441:1441:1441))
        (PORT datad (796:796:796) (958:958:958))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (371:371:371))
        (PORT datab (718:718:718) (817:817:817))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (705:705:705))
        (PORT datab (153:153:153) (195:195:195))
        (PORT datad (596:596:596) (715:715:715))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (837:837:837) (948:948:948))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (655:655:655))
        (PORT datab (376:376:376) (462:462:462))
        (PORT datac (715:715:715) (796:796:796))
        (PORT datad (156:156:156) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (315:315:315))
        (PORT datab (230:230:230) (297:297:297))
        (PORT datac (342:342:342) (407:407:407))
        (PORT datad (746:746:746) (871:871:871))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (966:966:966))
        (PORT datab (564:564:564) (676:676:676))
        (PORT datac (554:554:554) (644:644:644))
        (PORT datad (138:138:138) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (922:922:922))
        (PORT datab (354:354:354) (414:414:414))
        (PORT datac (587:587:587) (688:688:688))
        (PORT datad (761:761:761) (920:920:920))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (103:103:103) (125:125:125))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (939:939:939) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (596:596:596))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT ena (660:660:660) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (280:280:280))
        (PORT datab (326:326:326) (397:397:397))
        (PORT datac (502:502:502) (591:591:591))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (301:301:301))
        (PORT datab (636:636:636) (759:759:759))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (707:707:707))
        (PORT datab (327:327:327) (399:399:399))
        (PORT datac (354:354:354) (412:412:412))
        (PORT datad (210:210:210) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (147:147:147))
        (PORT datab (373:373:373) (442:442:442))
        (PORT datac (343:343:343) (410:410:410))
        (PORT datad (162:162:162) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (236:236:236))
        (PORT datab (140:140:140) (193:193:193))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (433:433:433))
        (PORT datab (372:372:372) (441:441:441))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (PORT datad (133:133:133) (176:176:176))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (154:154:154))
        (PORT datab (368:368:368) (437:437:437))
        (PORT datac (345:345:345) (411:411:411))
        (PORT datad (98:98:98) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (141:141:141) (194:194:194))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_command\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (239:239:239))
        (PORT datab (368:368:368) (437:437:437))
        (PORT datac (460:460:460) (542:542:542))
        (PORT datad (156:156:156) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (240:240:240))
        (PORT datab (474:474:474) (563:563:563))
        (PORT datac (345:345:345) (411:411:411))
        (PORT datad (625:625:625) (744:744:744))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (354:354:354) (423:423:423))
        (PORT datad (163:163:163) (214:214:214))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (257:257:257))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (168:168:168) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (183:183:183) (224:224:224))
        (PORT datad (191:191:191) (227:227:227))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (469:469:469))
        (PORT datac (224:224:224) (287:287:287))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (300:300:300))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (352:352:352) (420:420:420))
        (PORT datad (159:159:159) (210:210:210))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (285:285:285))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (619:619:619) (735:735:735))
        (PORT datad (157:157:157) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (472:472:472))
        (PORT datad (483:483:483) (571:571:571))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (352:352:352) (414:414:414))
        (PORT datac (323:323:323) (375:375:375))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (424:424:424))
        (PORT datab (519:519:519) (611:611:611))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (596:596:596))
        (PORT datab (117:117:117) (150:150:150))
        (PORT datac (201:201:201) (247:247:247))
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (949:949:949))
        (PORT ena (660:660:660) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_command\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (282:282:282))
        (PORT datab (321:321:321) (392:392:392))
        (PORT datac (649:649:649) (752:752:752))
        (PORT datad (630:630:630) (722:722:722))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_command\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (422:422:422))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (206:206:206) (259:259:259))
        (PORT datad (194:194:194) (231:231:231))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_command\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_command\|data_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_command\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|data_received\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2286:2286:2286) (2603:2603:2603))
        (PORT datac (525:525:525) (614:614:614))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|data_received\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (238:238:238))
        (PORT datab (132:132:132) (171:171:171))
        (PORT datac (110:110:110) (146:146:146))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT asdata (2356:2356:2356) (2665:2665:2665))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT asdata (310:310:310) (357:357:357))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (675:675:675) (806:806:806))
        (PORT datac (134:134:134) (183:183:183))
        (PORT datad (594:594:594) (691:691:691))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (777:777:777))
        (PORT datad (358:358:358) (434:434:434))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (814:814:814))
        (PORT datad (841:841:841) (961:961:961))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (712:712:712))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datad (686:686:686) (796:796:796))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (577:577:577))
        (PORT datab (441:441:441) (515:515:515))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (544:544:544))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (592:592:592) (689:689:689))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (273:273:273))
        (PORT datab (307:307:307) (355:355:355))
        (PORT datac (421:421:421) (480:480:480))
        (PORT datad (304:304:304) (342:342:342))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (955:955:955) (957:957:957))
        (PORT ena (642:642:642) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (639:639:639))
        (PORT datab (749:749:749) (857:857:857))
        (PORT datac (380:380:380) (464:464:464))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (504:504:504) (577:577:577))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (765:765:765))
        (PORT datac (876:876:876) (1017:1017:1017))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (193:193:193))
        (PORT datac (561:561:561) (651:651:651))
        (PORT datad (386:386:386) (472:472:472))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (596:596:596))
        (PORT datab (577:577:577) (688:688:688))
        (PORT datad (316:316:316) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (383:383:383) (438:438:438))
        (PORT sload (778:778:778) (876:876:876))
        (PORT ena (781:781:781) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (726:726:726))
        (PORT datad (644:644:644) (762:762:762))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (PORT datac (480:480:480) (557:557:557))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (817:817:817) (947:947:947))
        (PORT datad (507:507:507) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (648:648:648) (736:736:736))
        (PORT sload (774:774:774) (870:870:870))
        (PORT ena (940:940:940) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (684:684:684) (820:820:820))
        (PORT datad (451:451:451) (528:528:528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (749:749:749))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (442:442:442) (542:542:542))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT asdata (379:379:379) (427:427:427))
        (PORT ena (695:695:695) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1107:1107:1107))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datac (347:347:347) (392:392:392))
        (PORT datad (479:479:479) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (950:950:950) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (356:356:356))
        (PORT datac (477:477:477) (565:565:565))
        (PORT datad (679:679:679) (813:813:813))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (747:747:747))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (444:444:444) (544:544:544))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT asdata (530:530:530) (601:601:601))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (753:753:753))
        (PORT datab (577:577:577) (700:700:700))
        (PORT datac (368:368:368) (437:437:437))
        (PORT datad (742:742:742) (861:861:861))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datac (318:318:318) (372:372:372))
        (PORT datad (681:681:681) (816:816:816))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (756:756:756))
        (PORT datab (457:457:457) (563:563:563))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (966:966:966))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (987:987:987) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT asdata (511:511:511) (575:575:575))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1107:1107:1107))
        (PORT datab (497:497:497) (585:585:585))
        (PORT datac (359:359:359) (430:430:430))
        (PORT datad (352:352:352) (398:398:398))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (950:950:950) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (956:956:956))
        (PORT datac (632:632:632) (737:737:737))
        (PORT datad (358:358:358) (421:421:421))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (542:542:542))
        (PORT datab (409:409:409) (493:493:493))
        (PORT datac (527:527:527) (611:611:611))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (884:884:884) (967:967:967))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (851:851:851))
        (PORT datab (316:316:316) (386:386:386))
        (PORT datad (374:374:374) (455:455:455))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (606:606:606))
        (PORT datac (638:638:638) (723:723:723))
        (PORT datad (848:848:848) (994:994:994))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (367:367:367) (412:412:412))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (PORT datab (373:373:373) (436:436:436))
        (PORT datac (452:452:452) (520:520:520))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (833:833:833))
        (PORT datab (454:454:454) (523:523:523))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (472:472:472) (542:542:542))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (333:333:333))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (352:352:352) (419:419:419))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (765:765:765))
        (PORT datab (523:523:523) (619:619:619))
        (PORT datac (525:525:525) (616:616:616))
        (PORT datad (694:694:694) (812:812:812))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (885:885:885))
        (PORT datab (397:397:397) (474:474:474))
        (PORT datac (689:689:689) (811:811:811))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (494:494:494))
        (PORT datac (530:530:530) (634:634:634))
        (PORT datad (386:386:386) (471:471:471))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (421:421:421))
        (PORT datab (491:491:491) (580:580:580))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (765:765:765))
        (PORT datab (363:363:363) (444:444:444))
        (PORT datac (509:509:509) (599:599:599))
        (PORT datad (496:496:496) (586:586:586))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (126:126:126) (171:171:171))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (434:434:434))
        (PORT datab (120:120:120) (155:155:155))
        (PORT datac (736:736:736) (865:865:865))
        (PORT datad (450:450:450) (519:519:519))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (945:945:945))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg_nxt\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (492:492:492))
        (PORT datab (618:618:618) (729:729:729))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (729:729:729))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (635:635:635) (740:740:740))
        (PORT datad (499:499:499) (588:588:588))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (712:712:712) (835:835:835))
        (PORT datac (524:524:524) (615:615:615))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (599:599:599))
        (PORT datab (389:389:389) (465:465:465))
        (PORT datac (504:504:504) (594:594:594))
        (PORT datad (513:513:513) (605:605:605))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (656:656:656))
        (PORT datab (375:375:375) (461:461:461))
        (PORT datac (1027:1027:1027) (1157:1157:1157))
        (PORT datad (155:155:155) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT asdata (304:304:304) (346:346:346))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (202:202:202))
        (PORT datac (654:654:654) (783:783:783))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (805:805:805))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (448:448:448) (483:483:483))
        (PORT sload (800:800:800) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (614:614:614))
        (PORT datad (635:635:635) (730:730:730))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (759:759:759))
        (PORT datad (661:661:661) (749:749:749))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_reg_readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (430:430:430))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (742:742:742) (871:871:871))
        (PORT datad (111:111:111) (136:136:136))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (625:625:625) (684:684:684))
        (PORT sload (1490:1490:1490) (1347:1347:1347))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (593:593:593) (653:653:653))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (411:411:411))
        (PORT datab (507:507:507) (585:585:585))
        (PORT datad (591:591:591) (695:695:695))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (422:422:422))
        (PORT datab (292:292:292) (335:335:335))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (792:792:792) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (595:595:595) (676:676:676))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (538:538:538) (637:637:637))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (762:762:762) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (808:808:808))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (776:776:776))
        (PORT datab (240:240:240) (304:304:304))
        (PORT datac (471:471:471) (557:557:557))
        (PORT datad (948:948:948) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (569:569:569))
        (PORT datab (582:582:582) (686:686:686))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (314:314:314) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT ena (503:503:503) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1015:1015:1015))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (517:517:517) (608:608:608))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (438:438:438))
        (PORT datab (1103:1103:1103) (1262:1262:1262))
        (PORT datac (560:560:560) (678:678:678))
        (PORT datad (362:362:362) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (451:451:451))
        (PORT datac (1365:1365:1365) (1584:1584:1584))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (854:854:854))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (660:660:660) (757:757:757))
        (PORT datad (445:445:445) (511:511:511))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (450:450:450))
        (PORT datab (629:629:629) (748:748:748))
        (PORT datac (345:345:345) (415:415:415))
        (PORT datad (351:351:351) (418:418:418))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (827:827:827))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (463:463:463) (537:537:537))
        (PORT datad (316:316:316) (367:367:367))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (346:346:346) (404:404:404))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (282:282:282))
        (PORT datac (144:144:144) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (175:175:175) (214:214:214))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (187:187:187) (223:223:223))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (PORT ena (490:490:490) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (215:215:215))
        (PORT datab (526:526:526) (613:613:613))
        (PORT datac (202:202:202) (256:256:256))
        (PORT datad (99:99:99) (119:119:119))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (572:572:572))
        (PORT datab (203:203:203) (245:245:245))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (842:842:842) (949:949:949))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1136:1136:1136))
        (PORT datab (728:728:728) (857:857:857))
        (PORT datad (687:687:687) (809:809:809))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1263:1263:1263))
        (PORT datab (501:501:501) (585:585:585))
        (PORT datac (353:353:353) (407:407:407))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (835:835:835) (927:927:927))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (888:888:888) (1022:1022:1022))
        (PORT datad (968:968:968) (1141:1141:1141))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (823:823:823) (936:936:936))
        (PORT d[1] (527:527:527) (611:611:611))
        (PORT clk (1160:1160:1160) (1179:1179:1179))
        (PORT ena (1502:1502:1502) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1408:1408:1408))
        (PORT d[1] (1197:1197:1197) (1392:1392:1392))
        (PORT d[2] (1178:1178:1178) (1358:1358:1358))
        (PORT d[3] (888:888:888) (1019:1019:1019))
        (PORT d[4] (1060:1060:1060) (1208:1208:1208))
        (PORT d[5] (1254:1254:1254) (1428:1428:1428))
        (PORT d[6] (1169:1169:1169) (1323:1323:1323))
        (PORT d[7] (1315:1315:1315) (1512:1512:1512))
        (PORT d[8] (1054:1054:1054) (1231:1231:1231))
        (PORT d[9] (1279:1279:1279) (1481:1481:1481))
        (PORT d[10] (1215:1215:1215) (1388:1388:1388))
        (PORT d[11] (1141:1141:1141) (1308:1308:1308))
        (PORT clk (1158:1158:1158) (1177:1177:1177))
        (PORT ena (1499:1499:1499) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1470:1470:1470))
        (PORT clk (1158:1158:1158) (1177:1177:1177))
        (PORT ena (1499:1499:1499) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (819:819:819) (925:925:925))
        (PORT clk (1160:1160:1160) (1179:1179:1179))
        (PORT ena (1502:1502:1502) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1179:1179:1179))
        (PORT d[0] (1502:1502:1502) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (680:680:680) (690:690:690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (681:681:681) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (681:681:681) (691:691:691))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (681:681:681) (691:691:691))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT asdata (604:604:604) (678:678:678))
        (PORT clrn (946:946:946) (949:949:949))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (577:577:577))
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (760:760:760))
        (PORT datab (942:942:942) (1065:1065:1065))
        (PORT datac (646:646:646) (749:749:749))
        (PORT datad (352:352:352) (423:423:423))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (689:689:689))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (551:551:551))
        (PORT datab (147:147:147) (188:188:188))
        (PORT datad (602:602:602) (721:721:721))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (603:603:603))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (847:847:847))
        (PORT datab (867:867:867) (1020:1020:1020))
        (PORT datac (508:508:508) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (467:467:467) (519:519:519))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (374:374:374))
        (PORT datad (333:333:333) (381:381:381))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1045:1045:1045))
        (PORT datab (597:597:597) (682:682:682))
        (PORT datad (914:914:914) (1055:1055:1055))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (596:596:596) (702:702:702))
        (PORT datad (455:455:455) (538:538:538))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (450:450:450) (530:530:530))
        (PORT datad (694:694:694) (820:820:820))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (521:521:521) (599:599:599))
        (PORT d[1] (360:360:360) (408:408:408))
        (PORT clk (1160:1160:1160) (1179:1179:1179))
        (PORT ena (1253:1253:1253) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1990:1990:1990))
        (PORT d[1] (1984:1984:1984) (2278:2278:2278))
        (PORT d[2] (645:645:645) (747:747:747))
        (PORT d[3] (884:884:884) (1020:1020:1020))
        (PORT d[4] (1608:1608:1608) (1846:1846:1846))
        (PORT d[5] (713:713:713) (806:806:806))
        (PORT d[6] (1166:1166:1166) (1324:1324:1324))
        (PORT d[7] (1218:1218:1218) (1400:1400:1400))
        (PORT d[8] (1232:1232:1232) (1440:1440:1440))
        (PORT d[9] (1796:1796:1796) (2066:2066:2066))
        (PORT d[10] (964:964:964) (1093:1093:1093))
        (PORT d[11] (601:601:601) (690:690:690))
        (PORT clk (1158:1158:1158) (1177:1177:1177))
        (PORT ena (1250:1250:1250) (1171:1171:1171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1702:1702:1702))
        (PORT clk (1158:1158:1158) (1177:1177:1177))
        (PORT ena (1250:1250:1250) (1171:1171:1171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (361:361:361) (413:413:413))
        (PORT clk (1160:1160:1160) (1179:1179:1179))
        (PORT ena (1253:1253:1253) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1179:1179:1179))
        (PORT d[0] (1253:1253:1253) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (680:680:680) (690:690:690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (681:681:681) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (681:681:681) (691:691:691))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (681:681:681) (691:691:691))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (670:670:670))
        (PORT datab (363:363:363) (448:448:448))
        (PORT datac (737:737:737) (827:827:827))
        (PORT datad (152:152:152) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|data_received\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (653:653:653) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (179:179:179) (215:215:215))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (343:343:343) (372:372:372))
        (PORT sload (800:800:800) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (654:654:654) (756:756:756))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (954:954:954))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (532:532:532) (605:605:605))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (328:328:328) (387:387:387))
        (PORT datad (451:451:451) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (412:412:412))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (298:298:298) (339:339:339))
        (PORT datad (316:316:316) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT ena (503:503:503) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1010:1010:1010))
        (PORT datab (496:496:496) (592:592:592))
        (PORT datac (512:512:512) (595:595:595))
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (432:432:432))
        (PORT datab (473:473:473) (553:553:553))
        (PORT datad (513:513:513) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (536:536:536) (589:589:589))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sload (430:430:430) (471:471:471))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (769:769:769))
        (PORT datad (672:672:672) (775:775:775))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (165:165:165) (222:222:222))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (668:668:668))
        (PORT datab (943:943:943) (1095:1095:1095))
        (PORT datac (730:730:730) (829:829:829))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (1004:1004:1004) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (934:934:934))
        (PORT datab (309:309:309) (356:356:356))
        (PORT datac (703:703:703) (827:827:827))
        (PORT datad (850:850:850) (983:983:983))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (557:557:557))
        (PORT datab (469:469:469) (559:559:559))
        (PORT datac (827:827:827) (971:971:971))
        (PORT datad (813:813:813) (944:944:944))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (525:525:525))
        (PORT datab (483:483:483) (583:583:583))
        (PORT datad (448:448:448) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (557:557:557) (635:635:635))
        (PORT clrn (945:945:945) (947:947:947))
        (PORT sclr (423:423:423) (494:494:494))
        (PORT sload (813:813:813) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (992:992:992))
        (PORT datab (383:383:383) (466:466:466))
        (PORT datac (461:461:461) (538:538:538))
        (PORT datad (922:922:922) (1067:1067:1067))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (528:528:528))
        (PORT datab (457:457:457) (527:527:527))
        (PORT datad (469:469:469) (560:560:560))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (661:661:661) (740:740:740))
        (PORT clrn (945:945:945) (947:947:947))
        (PORT sclr (423:423:423) (494:494:494))
        (PORT sload (813:813:813) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (603:603:603) (721:721:721))
        (PORT datad (632:632:632) (721:721:721))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (612:612:612))
        (PORT datad (469:469:469) (547:547:547))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (364:364:364) (431:431:431))
        (PORT datad (495:495:495) (582:582:582))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (626:626:626) (711:711:711))
        (PORT d[1] (751:751:751) (858:858:858))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1510:1510:1510) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1623:1623:1623))
        (PORT d[1] (1655:1655:1655) (1903:1903:1903))
        (PORT d[2] (1002:1002:1002) (1155:1155:1155))
        (PORT d[3] (707:707:707) (816:816:816))
        (PORT d[4] (1268:1268:1268) (1456:1456:1456))
        (PORT d[5] (1061:1061:1061) (1206:1206:1206))
        (PORT d[6] (1355:1355:1355) (1537:1537:1537))
        (PORT d[7] (1138:1138:1138) (1312:1312:1312))
        (PORT d[8] (1059:1059:1059) (1245:1245:1245))
        (PORT d[9] (1444:1444:1444) (1664:1664:1664))
        (PORT d[10] (1034:1034:1034) (1183:1183:1183))
        (PORT d[11] (1111:1111:1111) (1272:1272:1272))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1507:1507:1507) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1425:1425:1425))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1507:1507:1507) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (801:801:801))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1510:1510:1510) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT d[0] (1510:1510:1510) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (658:658:658))
        (PORT datab (373:373:373) (459:459:459))
        (PORT datac (899:899:899) (1008:1008:1008))
        (PORT datad (154:154:154) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|data_received\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (192:192:192))
        (PORT datac (653:653:653) (782:782:782))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (214:214:214))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (341:341:341) (368:368:368))
        (PORT sload (800:800:800) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datad (652:652:652) (754:754:754))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (954:954:954))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (558:558:558) (641:641:641))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (798:798:798))
        (PORT datac (666:666:666) (774:774:774))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (427:427:427))
        (PORT datac (746:746:746) (875:875:875))
        (PORT datad (112:112:112) (137:137:137))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (254:254:254))
        (PORT datab (350:350:350) (423:423:423))
        (PORT datad (174:174:174) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (527:527:527) (570:570:570))
        (PORT sload (1359:1359:1359) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (753:753:753) (842:842:842))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (825:825:825))
        (PORT datab (385:385:385) (467:467:467))
        (PORT datad (599:599:599) (685:685:685))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (553:553:553))
        (PORT datab (354:354:354) (417:417:417))
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (945:945:945))
        (PORT datab (335:335:335) (382:382:382))
        (PORT datac (296:296:296) (341:341:341))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT ena (503:503:503) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (601:601:601))
        (PORT datab (744:744:744) (851:851:851))
        (PORT datac (375:375:375) (458:458:458))
        (PORT datad (205:205:205) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT asdata (935:935:935) (1043:1043:1043))
        (PORT clrn (944:944:944) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT asdata (542:542:542) (607:607:607))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (762:762:762) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|bits_received\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (239:239:239))
        (PORT datab (145:145:145) (198:198:198))
        (PORT datad (135:135:135) (180:180:180))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|bits_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (173:173:173))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (115:115:115) (149:149:149))
        (PORT datad (159:159:159) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|bits_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2853:2853:2853))
        (PORT ena (952:952:952) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (205:205:205))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (201:201:201) (246:246:246))
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|bits_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (174:174:174))
        (PORT datab (131:131:131) (169:169:169))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (159:159:159) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|bits_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2853:2853:2853))
        (PORT ena (952:952:952) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (231:231:231))
        (PORT datab (147:147:147) (200:200:200))
        (PORT datac (478:478:478) (560:560:560))
        (PORT datad (129:129:129) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (719:719:719))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|bits_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (178:178:178))
        (PORT datab (127:127:127) (165:165:165))
        (PORT datad (157:157:157) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|bits_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2853:2853:2853))
        (PORT ena (952:952:952) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (207:207:207))
        (PORT datab (145:145:145) (198:198:198))
        (PORT datac (474:474:474) (555:555:555))
        (PORT datad (598:598:598) (695:695:695))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|bits_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (178:178:178))
        (PORT datab (128:128:128) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|bits_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2853:2853:2853))
        (PORT ena (952:952:952) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (236:236:236))
        (PORT datab (131:131:131) (169:169:169))
        (PORT datac (115:115:115) (151:151:151))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|done)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (395:395:395) (414:414:414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rs232\|rx\|done\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1366:1366:1366) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (584:584:584))
        (PORT datab (675:675:675) (805:805:805))
        (PORT datac (132:132:132) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (638:638:638))
        (PORT datad (639:639:639) (736:736:736))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (531:531:531))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (742:742:742) (840:840:840))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (459:459:459))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (200:200:200) (246:246:246))
        (PORT datad (370:370:370) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (318:318:318))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (597:597:597) (686:686:686))
        (PORT datad (753:753:753) (881:881:881))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (671:671:671))
        (PORT datab (477:477:477) (545:545:545))
        (PORT datac (658:658:658) (761:761:761))
        (PORT datad (469:469:469) (533:533:533))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (845:845:845) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (599:599:599))
        (PORT datab (509:509:509) (609:609:609))
        (PORT datac (346:346:346) (406:406:406))
        (PORT datad (364:364:364) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1257:1257:1257))
        (PORT datac (456:456:456) (531:531:531))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (964:964:964))
        (PORT datab (585:585:585) (671:671:671))
        (PORT datac (688:688:688) (785:785:785))
        (PORT datad (766:766:766) (899:899:899))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (766:766:766))
        (PORT datac (531:531:531) (632:632:632))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (320:320:320))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (564:564:564))
        (PORT datab (1033:1033:1033) (1191:1191:1191))
        (PORT datac (502:502:502) (601:601:601))
        (PORT datad (344:344:344) (390:390:390))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (672:672:672))
        (PORT datab (222:222:222) (283:283:283))
        (PORT datac (383:383:383) (460:460:460))
        (PORT datad (509:509:509) (594:594:594))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (460:460:460))
        (PORT datab (419:419:419) (521:521:521))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (452:452:452))
        (PORT datab (806:806:806) (921:921:921))
        (PORT datac (203:203:203) (249:249:249))
        (PORT datad (265:265:265) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (484:484:484) (534:534:534))
        (PORT ena (978:978:978) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (525:525:525))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (566:566:566) (654:654:654))
        (PORT datad (354:354:354) (428:428:428))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (865:865:865))
        (PORT datac (211:211:211) (262:262:262))
        (PORT datad (385:385:385) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (871:871:871) (1025:1025:1025))
        (PORT datac (496:496:496) (573:573:573))
        (PORT datad (564:564:564) (626:626:626))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT asdata (524:524:524) (599:599:599))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (542:542:542))
        (PORT datab (171:171:171) (229:229:229))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (667:667:667))
        (PORT datab (944:944:944) (1096:1096:1096))
        (PORT datac (334:334:334) (385:385:385))
        (PORT datad (989:989:989) (1106:1106:1106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (1004:1004:1004) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (452:452:452))
        (PORT datab (385:385:385) (461:461:461))
        (PORT datad (455:455:455) (515:515:515))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (797:797:797) (892:892:892))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (851:851:851))
        (PORT datab (817:817:817) (951:951:951))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (790:790:790) (931:931:931))
        (PORT datad (278:278:278) (321:321:321))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (508:508:508) (573:573:573))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT sclr (734:734:734) (845:845:845))
        (PORT sload (836:836:836) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (864:864:864))
        (PORT datab (494:494:494) (589:589:589))
        (PORT datac (1527:1527:1527) (1757:1757:1757))
        (PORT datad (888:888:888) (1050:1050:1050))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (522:522:522))
        (PORT datab (614:614:614) (703:703:703))
        (PORT datac (477:477:477) (563:563:563))
        (PORT datad (339:339:339) (409:409:409))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1132:1132:1132))
        (PORT datab (724:724:724) (853:853:853))
        (PORT datad (689:689:689) (811:811:811))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (691:691:691))
        (PORT datab (171:171:171) (208:208:208))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (1000:1000:1000))
        (PORT datab (150:150:150) (192:192:192))
        (PORT datad (599:599:599) (718:718:718))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (623:623:623) (699:699:699))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT sload (633:633:633) (695:695:695))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (668:668:668))
        (PORT datab (365:365:365) (450:450:450))
        (PORT datac (1022:1022:1022) (1147:1147:1147))
        (PORT datad (152:152:152) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|data_received\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (270:270:270))
        (PORT datac (655:655:655) (783:783:783))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (340:340:340) (369:369:369))
        (PORT sload (800:800:800) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (372:372:372))
        (PORT datad (655:655:655) (757:757:757))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (954:954:954))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (524:524:524) (595:595:595))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (776:776:776))
        (PORT datab (566:566:566) (649:649:649))
        (PORT datad (466:466:466) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (251:251:251))
        (PORT datab (204:204:204) (259:259:259))
        (PORT datad (180:180:180) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (596:596:596))
        (PORT sload (1359:1359:1359) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT asdata (726:726:726) (801:801:801))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (816:816:816))
        (PORT datad (839:839:839) (957:957:957))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (825:825:825))
        (PORT datab (592:592:592) (678:678:678))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (553:553:553))
        (PORT datab (351:351:351) (415:415:415))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (474:474:474))
        (PORT datab (225:225:225) (285:285:285))
        (PORT datac (418:418:418) (471:471:471))
        (PORT datad (304:304:304) (342:342:342))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (955:955:955) (957:957:957))
        (PORT ena (642:642:642) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (744:744:744) (851:851:851))
        (PORT datac (376:376:376) (459:459:459))
        (PORT datad (497:497:497) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[9\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (636:636:636))
        (PORT datab (650:650:650) (764:764:764))
        (PORT datac (511:511:511) (599:599:599))
        (PORT datad (323:323:323) (373:373:373))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (940:940:940))
        (PORT datac (649:649:649) (760:760:760))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (853:853:853))
        (PORT datab (804:804:804) (939:939:939))
        (PORT datac (796:796:796) (928:928:928))
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (724:724:724))
        (PORT datab (790:790:790) (932:932:932))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT sclr (734:734:734) (845:845:845))
        (PORT sload (836:836:836) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (656:656:656))
        (PORT datab (916:916:916) (1089:1089:1089))
        (PORT datac (369:369:369) (436:436:436))
        (PORT datad (1460:1460:1460) (1682:1682:1682))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1049:1049:1049) (1218:1218:1218))
        (PORT datad (1298:1298:1298) (1497:1497:1497))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (777:777:777))
        (PORT d[1] (691:691:691) (788:788:788))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1498:1498:1498) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1819:1819:1819))
        (PORT d[1] (1682:1682:1682) (1937:1937:1937))
        (PORT d[2] (846:846:846) (977:977:977))
        (PORT d[3] (686:686:686) (792:792:792))
        (PORT d[4] (1440:1440:1440) (1651:1651:1651))
        (PORT d[5] (883:883:883) (1002:1002:1002))
        (PORT d[6] (989:989:989) (1123:1123:1123))
        (PORT d[7] (1133:1133:1133) (1307:1307:1307))
        (PORT d[8] (1064:1064:1064) (1250:1250:1250))
        (PORT d[9] (1479:1479:1479) (1712:1712:1712))
        (PORT d[10] (1016:1016:1016) (1158:1158:1158))
        (PORT d[11] (789:789:789) (904:904:904))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1495:1495:1495) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1471:1471:1471))
        (PORT clk (1162:1162:1162) (1179:1179:1179))
        (PORT ena (1495:1495:1495) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (707:707:707) (809:809:809))
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT ena (1498:1498:1498) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (PORT d[0] (1498:1498:1498) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (685:685:685) (693:693:693))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (PORT datab (659:659:659) (777:777:777))
        (PORT datac (491:491:491) (575:575:575))
        (PORT datad (385:385:385) (462:462:462))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (557:557:557))
        (PORT datab (950:950:950) (1103:1103:1103))
        (PORT datac (612:612:612) (705:705:705))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (1004:1004:1004) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (279:279:279))
        (PORT datab (146:146:146) (181:181:181))
        (PORT datad (303:303:303) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (609:609:609) (668:668:668))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (1269:1269:1269) (1456:1456:1456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (184:184:184))
        (PORT datab (153:153:153) (197:197:197))
        (PORT datac (312:312:312) (356:356:356))
        (PORT datad (439:439:439) (491:491:491))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (746:746:746))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (693:693:693))
        (PORT datab (758:758:758) (860:860:860))
        (PORT datac (168:168:168) (202:202:202))
        (PORT datad (474:474:474) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (1422:1422:1422) (1591:1591:1591))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (860:860:860))
        (PORT datab (678:678:678) (781:781:781))
        (PORT datac (327:327:327) (379:379:379))
        (PORT datad (697:697:697) (809:809:809))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[12\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (861:861:861))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (136:136:136) (175:175:175))
        (PORT datad (443:443:443) (506:506:506))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (450:450:450))
        (PORT datab (630:630:630) (749:749:749))
        (PORT datac (345:345:345) (416:416:416))
        (PORT datad (352:352:352) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (635:635:635))
        (PORT datad (453:453:453) (525:525:525))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (424:424:424))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (318:318:318))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (310:310:310) (373:373:373))
        (PORT datad (212:212:212) (270:270:270))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (648:648:648))
        (PORT datab (482:482:482) (559:559:559))
        (PORT datac (348:348:348) (406:406:406))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (420:420:420))
        (PORT datab (1052:1052:1052) (1238:1238:1238))
        (PORT datac (473:473:473) (547:547:547))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (576:576:576))
        (PORT datab (227:227:227) (292:292:292))
        (PORT datac (217:217:217) (258:258:258))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (961:961:961))
        (PORT datab (533:533:533) (626:626:626))
        (PORT datac (541:541:541) (647:647:647))
        (PORT datad (136:136:136) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datac (630:630:630) (733:733:733))
        (PORT datad (157:157:157) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (193:193:193))
        (PORT datab (354:354:354) (422:422:422))
        (PORT datac (484:484:484) (557:557:557))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (415:415:415))
        (PORT datab (299:299:299) (342:342:342))
        (PORT datac (467:467:467) (529:529:529))
        (PORT datad (323:323:323) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (298:298:298))
        (PORT datac (213:213:213) (272:272:272))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1213:1213:1213))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (231:231:231) (294:294:294))
        (PORT datad (207:207:207) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (295:295:295))
        (PORT datab (163:163:163) (223:223:223))
        (PORT datac (190:190:190) (229:229:229))
        (PORT datad (1065:1065:1065) (1254:1254:1254))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (160:160:160))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (159:159:159))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datab (162:162:162) (221:221:221))
        (PORT datac (224:224:224) (271:271:271))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1217:1217:1217))
        (PORT datab (218:218:218) (261:261:261))
        (PORT datac (230:230:230) (292:292:292))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (164:164:164))
        (PORT datab (222:222:222) (268:268:268))
        (PORT datac (200:200:200) (245:245:245))
        (PORT datad (1060:1060:1060) (1249:1249:1249))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|read_latency_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (145:145:145) (200:200:200))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (218:218:218))
        (PORT datad (328:328:328) (392:392:392))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (208:208:208))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (947:947:947) (950:950:950))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (201:201:201))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (495:495:495) (583:583:583))
        (PORT datad (501:501:501) (587:587:587))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (537:537:537))
        (PORT datad (628:628:628) (744:744:744))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (626:626:626) (700:700:700))
        (PORT d[1] (347:347:347) (400:400:400))
        (PORT clk (1159:1159:1159) (1177:1177:1177))
        (PORT ena (1248:1248:1248) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (2000:2000:2000))
        (PORT d[1] (2136:2136:2136) (2437:2437:2437))
        (PORT d[2] (1016:1016:1016) (1171:1171:1171))
        (PORT d[3] (373:373:373) (427:427:427))
        (PORT d[4] (1614:1614:1614) (1852:1852:1852))
        (PORT d[5] (1010:1010:1010) (1143:1143:1143))
        (PORT d[6] (1340:1340:1340) (1519:1519:1519))
        (PORT d[7] (1262:1262:1262) (1452:1452:1452))
        (PORT d[8] (1384:1384:1384) (1609:1609:1609))
        (PORT d[9] (1802:1802:1802) (2072:2072:2072))
        (PORT d[10] (976:976:976) (1105:1105:1105))
        (PORT d[11] (738:738:738) (847:847:847))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT ena (1245:1245:1245) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1709:1709:1709))
        (PORT clk (1157:1157:1157) (1175:1175:1175))
        (PORT ena (1245:1245:1245) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (498:498:498) (564:564:564))
        (PORT clk (1159:1159:1159) (1177:1177:1177))
        (PORT ena (1248:1248:1248) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1177:1177:1177))
        (PORT d[0] (1248:1248:1248) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (679:679:679) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (680:680:680) (689:689:689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (680:680:680) (689:689:689))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (680:680:680) (689:689:689))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (660:660:660))
        (PORT datab (372:372:372) (457:457:457))
        (PORT datac (824:824:824) (920:920:920))
        (PORT datad (153:153:153) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|data_received\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datac (653:653:653) (781:781:781))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (350:350:350) (385:385:385))
        (PORT sload (800:800:800) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (653:653:653) (754:754:754))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (954:954:954))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (691:691:691) (783:783:783))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (253:253:253))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (178:178:178) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (592:592:592))
        (PORT sload (1359:1359:1359) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (607:607:607) (680:680:680))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (585:585:585))
        (PORT datab (508:508:508) (587:587:587))
        (PORT datad (592:592:592) (696:696:696))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (419:419:419))
        (PORT datab (311:311:311) (361:361:361))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (732:732:732))
        (PORT datab (484:484:484) (557:557:557))
        (PORT datac (192:192:192) (242:242:242))
        (PORT datad (193:193:193) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT ena (500:500:500) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (253:253:253))
        (PORT datab (520:520:520) (611:611:611))
        (PORT datac (1015:1015:1015) (1177:1177:1177))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (418:418:418))
        (PORT datab (203:203:203) (246:246:246))
        (PORT datad (637:637:637) (727:727:727))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (520:520:520))
        (PORT clrn (950:950:950) (953:953:953))
        (PORT sload (660:660:660) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (771:771:771))
        (PORT datad (798:798:798) (946:946:946))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (660:660:660) (779:779:779))
        (PORT datac (496:496:496) (580:580:580))
        (PORT datad (390:390:390) (468:468:468))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (663:663:663))
        (PORT datab (948:948:948) (1101:1101:1101))
        (PORT datac (548:548:548) (603:603:603))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (1004:1004:1004) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (404:404:404))
        (PORT datab (369:369:369) (424:424:424))
        (PORT datad (1238:1238:1238) (1444:1444:1444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (934:934:934) (1036:1036:1036))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (618:618:618))
        (PORT datab (815:815:815) (949:949:949))
        (PORT datac (700:700:700) (830:830:830))
        (PORT datad (343:343:343) (415:415:415))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (539:539:539))
        (PORT datab (792:792:792) (934:934:934))
        (PORT datad (95:95:95) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (394:394:394) (447:447:447))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT sclr (734:734:734) (845:845:845))
        (PORT sload (836:836:836) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1705:1705:1705))
        (PORT datab (919:919:919) (1092:1092:1092))
        (PORT datac (542:542:542) (646:646:646))
        (PORT datad (362:362:362) (425:425:425))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (812:812:812))
        (PORT datad (627:627:627) (743:743:743))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (854:854:854))
        (PORT d[1] (709:709:709) (808:808:808))
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (PORT ena (1486:1486:1486) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1582:1582:1582))
        (PORT d[1] (1363:1363:1363) (1580:1580:1580))
        (PORT d[2] (1175:1175:1175) (1351:1351:1351))
        (PORT d[3] (866:866:866) (994:994:994))
        (PORT d[4] (1232:1232:1232) (1408:1408:1408))
        (PORT d[5] (1236:1236:1236) (1404:1404:1404))
        (PORT d[6] (1151:1151:1151) (1301:1301:1301))
        (PORT d[7] (1314:1314:1314) (1512:1512:1512))
        (PORT d[8] (908:908:908) (1072:1072:1072))
        (PORT d[9] (1312:1312:1312) (1526:1526:1526))
        (PORT d[10] (1191:1191:1191) (1354:1354:1354))
        (PORT d[11] (1140:1140:1140) (1307:1307:1307))
        (PORT clk (1161:1161:1161) (1178:1178:1178))
        (PORT ena (1483:1483:1483) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1470:1470:1470))
        (PORT clk (1161:1161:1161) (1178:1178:1178))
        (PORT ena (1483:1483:1483) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (982:982:982))
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (PORT ena (1486:1486:1486) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1180:1180:1180))
        (PORT d[0] (1486:1486:1486) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1181:1181:1181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (683:683:683) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (684:684:684) (692:692:692))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (391:391:391) (479:479:479))
        (PORT datac (762:762:762) (891:891:891))
        (PORT datad (384:384:384) (461:461:461))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (665:665:665))
        (PORT datab (946:946:946) (1099:1099:1099))
        (PORT datac (736:736:736) (827:827:827))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (1004:1004:1004) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (387:387:387))
        (PORT datab (471:471:471) (551:551:551))
        (PORT datad (311:311:311) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (522:522:522) (573:573:573))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sload (430:430:430) (471:471:471))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (535:535:535) (625:625:625))
        (PORT datad (214:214:214) (272:272:272))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (721:721:721))
        (PORT datab (788:788:788) (939:939:939))
        (PORT datac (317:317:317) (375:375:375))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (891:891:891))
        (PORT datab (656:656:656) (781:781:781))
        (PORT datac (914:914:914) (1035:1035:1035))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (848:848:848) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (374:374:374))
        (PORT datab (471:471:471) (551:551:551))
        (PORT datad (351:351:351) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (851:851:851) (951:951:951))
        (PORT clrn (953:953:953) (955:955:955))
        (PORT sload (430:430:430) (471:471:471))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1313:1313:1313) (1523:1523:1523))
        (PORT datad (874:874:874) (1007:1007:1007))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (659:659:659) (778:778:778))
        (PORT datac (494:494:494) (577:577:577))
        (PORT datad (387:387:387) (465:465:465))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (659:659:659))
        (PORT datab (951:951:951) (1104:1104:1104))
        (PORT datac (735:735:735) (822:822:822))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (1004:1004:1004) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (262:262:262))
        (PORT datab (1292:1292:1292) (1479:1479:1479))
        (PORT datad (358:358:358) (404:404:404))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (668:668:668) (738:738:738))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (993:993:993))
        (PORT datab (470:470:470) (557:557:557))
        (PORT datac (363:363:363) (435:435:435))
        (PORT datad (923:923:923) (1068:1068:1068))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (240:240:240))
        (PORT datab (810:810:810) (955:955:955))
        (PORT datad (322:322:322) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (491:491:491) (542:542:542))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT sclr (849:849:849) (967:967:967))
        (PORT sload (1300:1300:1300) (1477:1477:1477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (583:583:583))
        (PORT datab (510:510:510) (615:615:615))
        (PORT datac (1525:1525:1525) (1756:1756:1756))
        (PORT datad (891:891:891) (1053:1053:1053))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (656:656:656))
        (PORT datab (812:812:812) (938:938:938))
        (PORT datac (631:631:631) (735:735:735))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (233:233:233) (281:281:281))
        (PORT datac (500:500:500) (585:585:585))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (793:793:793) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[21\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (716:716:716))
        (PORT datab (460:460:460) (537:537:537))
        (PORT datac (577:577:577) (654:654:654))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (PORT ena (651:651:651) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (676:676:676))
        (PORT datad (300:300:300) (357:357:357))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (754:754:754))
        (PORT datab (508:508:508) (597:597:597))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (925:925:925) (1046:1046:1046))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (708:708:708))
        (PORT datac (740:740:740) (890:890:890))
        (PORT datad (480:480:480) (556:556:556))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (486:486:486) (566:566:566))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (1050:1050:1050) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (504:504:504))
        (PORT datac (339:339:339) (397:397:397))
        (PORT datad (506:506:506) (597:597:597))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (431:431:431))
        (PORT datab (710:710:710) (840:840:840))
        (PORT datac (318:318:318) (361:361:361))
        (PORT datad (710:710:710) (854:854:854))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1470:1470:1470))
        (PORT datab (384:384:384) (459:459:459))
        (PORT datac (1083:1083:1083) (1237:1237:1237))
        (PORT datad (759:759:759) (876:876:876))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (835:835:835))
        (PORT datab (740:740:740) (865:865:865))
        (PORT datad (486:486:486) (550:550:550))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (309:309:309) (355:355:355))
        (PORT datad (426:426:426) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (368:368:368))
        (PORT datab (577:577:577) (694:694:694))
        (PORT datac (509:509:509) (597:597:597))
        (PORT datad (188:188:188) (226:226:226))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (238:238:238))
        (PORT datab (338:338:338) (401:401:401))
        (PORT datac (316:316:316) (357:357:357))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (247:247:247))
        (PORT datab (584:584:584) (701:701:701))
        (PORT datac (278:278:278) (317:317:317))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (181:181:181) (220:220:220))
        (PORT datac (436:436:436) (510:510:510))
        (PORT datad (176:176:176) (211:211:211))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (864:864:864))
        (PORT datab (632:632:632) (725:725:725))
        (PORT datac (512:512:512) (585:585:585))
        (PORT datad (969:969:969) (1130:1130:1130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (949:949:949) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (819:819:819))
        (PORT datab (620:620:620) (719:719:719))
        (PORT datac (455:455:455) (514:514:514))
        (PORT datad (300:300:300) (345:345:345))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (612:612:612))
        (PORT datad (610:610:610) (717:717:717))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (920:920:920))
        (PORT datab (401:401:401) (476:476:476))
        (PORT datac (888:888:888) (1001:1001:1001))
        (PORT datad (193:193:193) (243:243:243))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (309:309:309))
        (PORT datab (234:234:234) (282:282:282))
        (PORT datac (369:369:369) (433:433:433))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (372:372:372))
        (PORT datab (676:676:676) (780:780:780))
        (PORT datac (469:469:469) (537:537:537))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (845:845:845) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (918:918:918))
        (PORT datab (742:742:742) (867:867:867))
        (PORT datac (720:720:720) (845:845:845))
        (PORT datad (691:691:691) (807:807:807))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (861:861:861))
        (PORT datab (527:527:527) (613:613:613))
        (PORT datac (736:736:736) (882:882:882))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (663:663:663))
        (PORT datac (527:527:527) (621:621:621))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (381:381:381))
        (PORT datab (941:941:941) (1084:1084:1084))
        (PORT datac (570:570:570) (690:690:690))
        (PORT datad (359:359:359) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (973:973:973))
        (PORT datab (844:844:844) (993:993:993))
        (PORT datac (576:576:576) (670:670:670))
        (PORT datad (305:305:305) (358:358:358))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (393:393:393))
        (PORT datab (277:277:277) (325:325:325))
        (PORT datad (789:789:789) (929:929:929))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (385:385:385) (434:434:434))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT sclr (849:849:849) (967:967:967))
        (PORT sload (1300:1300:1300) (1477:1477:1477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (560:560:560))
        (PORT datab (768:768:768) (907:907:907))
        (PORT datac (664:664:664) (768:768:768))
        (PORT datad (466:466:466) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (829:829:829))
        (PORT datac (371:371:371) (450:450:450))
        (PORT datad (389:389:389) (476:476:476))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (580:580:580))
        (PORT datab (173:173:173) (227:227:227))
        (PORT datac (446:446:446) (507:507:507))
        (PORT datad (444:444:444) (522:522:522))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (943:943:943) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (593:593:593))
        (PORT datab (209:209:209) (264:264:264))
        (PORT datac (463:463:463) (546:546:546))
        (PORT datad (355:355:355) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (967:967:967))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (822:822:822) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (935:935:935))
        (PORT datab (528:528:528) (629:629:629))
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (520:520:520))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (616:616:616) (703:703:703))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (495:495:495) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT asdata (519:519:519) (579:579:579))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (545:545:545))
        (PORT datab (479:479:479) (550:550:550))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (967:967:967))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (377:377:377))
        (PORT datab (602:602:602) (706:706:706))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (201:201:201) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (495:495:495) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT asdata (534:534:534) (604:604:604))
        (PORT ena (842:842:842) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (446:446:446))
        (PORT datab (475:475:475) (562:562:562))
        (PORT datac (796:796:796) (926:926:926))
        (PORT datad (438:438:438) (493:493:493))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (754:754:754))
        (PORT datab (577:577:577) (701:701:701))
        (PORT datac (368:368:368) (437:437:437))
        (PORT datad (459:459:459) (536:536:536))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (787:787:787))
        (PORT datab (476:476:476) (557:557:557))
        (PORT datac (303:303:303) (359:359:359))
        (PORT datad (483:483:483) (566:566:566))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (683:683:683))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (573:573:573) (659:659:659))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (967:967:967))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (597:597:597))
        (PORT sload (939:939:939) (1045:1045:1045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (493:493:493))
        (PORT datab (372:372:372) (457:457:457))
        (PORT datac (492:492:492) (573:573:573))
        (PORT datad (308:308:308) (372:372:372))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (823:823:823) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (578:578:578))
        (PORT datab (302:302:302) (366:366:366))
        (PORT datad (511:511:511) (610:610:610))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (461:461:461))
        (PORT datab (802:802:802) (917:917:917))
        (PORT datac (208:208:208) (256:256:256))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (609:609:609))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (576:576:576) (665:665:665))
        (PORT datad (392:392:392) (484:484:484))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (746:746:746))
        (PORT datac (498:498:498) (583:583:583))
        (PORT datad (210:210:210) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (539:539:539))
        (PORT datab (412:412:412) (497:497:497))
        (PORT datac (755:755:755) (860:860:860))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (884:884:884) (967:967:967))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (648:648:648))
        (PORT datab (504:504:504) (598:598:598))
        (PORT datac (510:510:510) (605:605:605))
        (PORT datad (446:446:446) (507:507:507))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (963:963:963))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (561:561:561))
        (PORT datab (458:458:458) (546:546:546))
        (PORT datad (735:735:735) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (505:505:505))
        (PORT datab (802:802:802) (918:918:918))
        (PORT datac (208:208:208) (255:255:255))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (677:677:677))
        (PORT datab (721:721:721) (844:844:844))
        (PORT datac (376:376:376) (452:452:452))
        (PORT datad (505:505:505) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (306:306:306) (369:369:369))
        (PORT datad (420:420:420) (518:518:518))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (213:213:213))
        (PORT datab (806:806:806) (922:922:922))
        (PORT datac (202:202:202) (248:248:248))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (405:405:405))
        (PORT datab (177:177:177) (213:213:213))
        (PORT datac (567:567:567) (655:655:655))
        (PORT datad (399:399:399) (492:492:492))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (288:288:288))
        (PORT datab (610:610:610) (721:721:721))
        (PORT datac (495:495:495) (580:580:580))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (870:870:870) (1023:1023:1023))
        (PORT datac (499:499:499) (577:577:577))
        (PORT datad (588:588:588) (667:667:667))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT asdata (741:741:741) (831:831:831))
        (PORT clrn (957:957:957) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (908:908:908))
        (PORT datab (602:602:602) (710:710:710))
        (PORT datac (894:894:894) (1017:1017:1017))
        (PORT datad (313:313:313) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (468:468:468) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (993:993:993))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (957:957:957) (959:959:959))
        (PORT ena (679:679:679) (748:748:748))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1470:1470:1470))
        (PORT datab (713:713:713) (831:831:831))
        (PORT datac (1083:1083:1083) (1237:1237:1237))
        (PORT datad (759:759:759) (876:876:876))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (808:808:808))
        (PORT datab (681:681:681) (792:792:792))
        (PORT datac (576:576:576) (701:701:701))
        (PORT datad (335:335:335) (387:387:387))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (501:501:501))
        (PORT datab (416:416:416) (503:503:503))
        (PORT datac (707:707:707) (829:829:829))
        (PORT datad (787:787:787) (929:929:929))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (946:946:946))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (329:329:329) (386:386:386))
        (PORT datad (179:179:179) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (343:343:343) (402:402:402))
        (PORT datac (285:285:285) (331:331:331))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (741:741:741))
        (PORT datab (349:349:349) (414:414:414))
        (PORT datac (445:445:445) (518:518:518))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (990:990:990))
        (PORT datab (1077:1077:1077) (1264:1264:1264))
        (PORT datac (461:461:461) (537:537:537))
        (PORT datad (920:920:920) (1064:1064:1064))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (706:706:706))
        (PORT datab (792:792:792) (934:934:934))
        (PORT datad (459:459:459) (523:523:523))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (558:558:558))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT sclr (734:734:734) (845:845:845))
        (PORT sload (836:836:836) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1163:1163:1163))
        (PORT datab (549:549:549) (652:652:652))
        (PORT datac (497:497:497) (589:589:589))
        (PORT datad (794:794:794) (922:922:922))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (744:744:744))
        (PORT datab (656:656:656) (775:775:775))
        (PORT datac (456:456:456) (533:533:533))
        (PORT datad (595:595:595) (696:696:696))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (945:945:945))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (432:432:432))
        (PORT datab (121:121:121) (156:156:156))
        (PORT datac (737:737:737) (866:866:866))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (881:881:881))
        (PORT datac (728:728:728) (814:814:814))
        (PORT datad (501:501:501) (585:585:585))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (566:566:566))
        (PORT datac (664:664:664) (779:779:779))
        (PORT datad (765:765:765) (873:873:873))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (899:899:899))
        (PORT datab (645:645:645) (759:759:759))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (582:582:582) (658:658:658))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (458:458:458) (542:542:542))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (815:815:815) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (790:790:790))
        (PORT datab (1065:1065:1065) (1218:1218:1218))
        (PORT datac (513:513:513) (586:586:586))
        (PORT datad (618:618:618) (701:701:701))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (949:949:949) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (719:719:719))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (134:134:134) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (637:637:637) (708:708:708))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT sload (1269:1269:1269) (1456:1456:1456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (845:845:845))
        (PORT datab (754:754:754) (856:856:856))
        (PORT datac (408:408:408) (468:468:468))
        (PORT datad (472:472:472) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (1422:1422:1422) (1591:1591:1591))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (727:727:727))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (444:444:444))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (181:181:181))
        (PORT datab (150:150:150) (194:194:194))
        (PORT datac (325:325:325) (369:369:369))
        (PORT datad (463:463:463) (534:534:534))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (454:454:454))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (412:412:412))
        (PORT datab (459:459:459) (539:539:539))
        (PORT datac (138:138:138) (176:176:176))
        (PORT datad (131:131:131) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (185:185:185))
        (PORT datab (154:154:154) (198:198:198))
        (PORT datac (325:325:325) (371:371:371))
        (PORT datad (429:429:429) (489:489:489))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (923:923:923))
        (PORT datab (1028:1028:1028) (1197:1197:1197))
        (PORT datac (713:713:713) (845:845:845))
        (PORT datad (485:485:485) (570:570:570))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (935:935:935))
        (PORT datab (768:768:768) (897:897:897))
        (PORT datac (801:801:801) (891:891:891))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (719:719:719))
        (PORT datab (786:786:786) (938:938:938))
        (PORT datac (319:319:319) (377:377:377))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (891:891:891))
        (PORT datab (656:656:656) (781:781:781))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (935:935:935) (1065:1065:1065))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (848:848:848) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (595:595:595))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (506:506:506) (587:587:587))
        (PORT datad (638:638:638) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (466:466:466))
        (PORT datac (323:323:323) (382:382:382))
        (PORT datad (191:191:191) (225:225:225))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (533:533:533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (PORT ena (651:651:651) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1127:1127:1127) (1308:1308:1308))
        (PORT datac (465:465:465) (543:543:543))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (898:898:898))
        (PORT datab (647:647:647) (760:760:760))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (489:489:489) (557:557:557))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (566:566:566))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (647:647:647) (751:751:751))
        (PORT datad (460:460:460) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (900:900:900))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (593:593:593) (671:671:671))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (815:815:815) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (548:548:548))
        (PORT datac (503:503:503) (589:589:589))
        (PORT datad (352:352:352) (425:425:425))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (541:541:541))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[22\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (636:636:636))
        (PORT datac (877:877:877) (1005:1005:1005))
        (PORT datad (819:819:819) (921:921:921))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (353:353:353))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (946:946:946))
        (PORT ena (801:801:801) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (492:492:492) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (980:980:980))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (943:943:943) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (920:920:920))
        (PORT datab (401:401:401) (476:476:476))
        (PORT datac (718:718:718) (823:823:823))
        (PORT datad (575:575:575) (638:638:638))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (254:254:254))
        (PORT datab (671:671:671) (789:789:789))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (356:356:356) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datad (766:766:766) (866:866:866))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (848:848:848) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (895:895:895))
        (PORT datab (610:610:610) (714:714:714))
        (PORT datac (505:505:505) (588:588:588))
        (PORT datad (637:637:637) (726:726:726))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[15\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (380:380:380))
        (PORT datab (837:837:837) (976:976:976))
        (PORT datac (484:484:484) (552:552:552))
        (PORT datad (358:358:358) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (815:815:815) (920:920:920))
        (PORT clrn (945:945:945) (948:948:948))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (459:459:459))
        (PORT datac (582:582:582) (669:669:669))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (PORT datab (508:508:508) (597:597:597))
        (PORT datac (616:616:616) (730:730:730))
        (PORT datad (444:444:444) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (894:894:894))
        (PORT datab (718:718:718) (829:829:829))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (485:485:485) (565:565:565))
        (PORT datad (480:480:480) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (1050:1050:1050) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (527:527:527))
        (PORT datab (509:509:509) (601:601:601))
        (PORT datac (563:563:563) (683:683:683))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (400:400:400))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (333:333:333) (388:388:388))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (250:250:250))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (357:357:357) (420:420:420))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (975:975:975))
        (PORT datab (786:786:786) (935:935:935))
        (PORT datac (435:435:435) (539:539:539))
        (PORT datad (526:526:526) (633:633:633))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (527:527:527))
        (PORT datab (310:310:310) (360:360:360))
        (PORT datac (331:331:331) (390:390:390))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (394:394:394))
        (PORT datab (348:348:348) (410:410:410))
        (PORT datac (193:193:193) (229:229:229))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (528:528:528))
        (PORT datab (336:336:336) (399:399:399))
        (PORT datac (644:644:644) (742:742:742))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (835:835:835))
        (PORT datad (726:726:726) (842:842:842))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (400:400:400))
        (PORT datab (351:351:351) (416:416:416))
        (PORT datac (329:329:329) (377:377:377))
        (PORT datad (324:324:324) (378:378:378))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (908:908:908))
        (PORT datab (732:732:732) (864:864:864))
        (PORT datac (779:779:779) (901:901:901))
        (PORT datad (711:711:711) (835:835:835))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (596:596:596))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (313:313:313) (353:353:353))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (240:240:240))
        (PORT datab (182:182:182) (221:221:221))
        (PORT datac (330:330:330) (389:389:389))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_exception)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (864:864:864))
        (PORT datab (680:680:680) (782:782:782))
        (PORT datac (312:312:312) (360:360:360))
        (PORT datad (697:697:697) (808:808:808))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (859:859:859))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (134:134:134) (172:172:172))
        (PORT datad (453:453:453) (520:520:520))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (635:635:635))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (452:452:452) (523:523:523))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (318:318:318))
        (PORT datab (349:349:349) (431:431:431))
        (PORT datac (215:215:215) (266:266:266))
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (144:144:144))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (578:578:578))
        (PORT datac (581:581:581) (666:666:666))
        (PORT datad (181:181:181) (208:208:208))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (406:406:406) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (406:406:406) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (696:696:696))
        (PORT datab (507:507:507) (594:594:594))
        (PORT datad (195:195:195) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT asdata (353:353:353) (388:388:388))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (439:439:439) (472:472:472))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (325:325:325))
        (PORT datab (345:345:345) (426:426:426))
        (PORT datad (144:144:144) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (425:425:425))
        (PORT datac (307:307:307) (369:369:369))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (471:471:471))
        (PORT datac (383:383:383) (465:465:465))
        (PORT datad (321:321:321) (372:372:372))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (526:526:526))
        (PORT datab (126:126:126) (157:157:157))
        (PORT datac (739:739:739) (874:874:874))
        (PORT datad (283:283:283) (327:327:327))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datac (231:231:231) (293:293:293))
        (PORT datad (301:301:301) (345:345:345))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (347:347:347) (408:408:408))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (316:316:316) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (950:950:950))
        (PORT datab (363:363:363) (424:424:424))
        (PORT datac (862:862:862) (991:991:991))
        (PORT datad (312:312:312) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (951:951:951))
        (PORT datab (357:357:357) (418:418:418))
        (PORT datac (863:863:863) (992:992:992))
        (PORT datad (543:543:543) (642:642:642))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (715:715:715))
        (PORT datab (359:359:359) (419:419:419))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (602:602:602))
        (PORT datac (326:326:326) (376:376:376))
        (PORT datad (581:581:581) (695:695:695))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (153:153:153))
        (PORT datab (240:240:240) (307:307:307))
        (PORT datad (102:102:102) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (215:215:215))
        (PORT datac (224:224:224) (286:286:286))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ien_AF\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (219:219:219))
        (PORT datab (121:121:121) (152:152:152))
        (PORT datac (507:507:507) (586:586:586))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (PORT ena (790:790:790) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (581:581:581))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (PORT datab (134:134:134) (164:164:164))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (306:306:306) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (922:922:922))
        (PORT datab (397:397:397) (472:472:472))
        (PORT datac (601:601:601) (689:689:689))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (363:363:363))
        (PORT datac (658:658:658) (761:761:761))
        (PORT datad (293:293:293) (335:335:335))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (845:845:845) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (600:600:600))
        (PORT datab (534:534:534) (636:636:636))
        (PORT datac (346:346:346) (406:406:406))
        (PORT datad (347:347:347) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1434:1434:1434))
        (PORT datac (335:335:335) (395:395:395))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (420:420:420))
        (PORT datab (459:459:459) (530:530:530))
        (PORT datac (132:132:132) (169:169:169))
        (PORT datad (126:126:126) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (582:582:582))
        (PORT datad (530:530:530) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (559:559:559))
        (PORT datab (355:355:355) (423:423:423))
        (PORT datac (474:474:474) (541:541:541))
        (PORT datad (343:343:343) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (949:949:949))
        (PORT ena (651:651:651) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (677:677:677))
        (PORT datad (483:483:483) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (758:758:758))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (571:571:571) (657:657:657))
        (PORT datad (575:575:575) (668:668:668))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (583:583:583))
        (PORT datac (590:590:590) (690:690:690))
        (PORT datad (766:766:766) (916:916:916))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (486:486:486) (566:566:566))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (1050:1050:1050) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (460:460:460))
        (PORT datab (878:878:878) (1025:1025:1025))
        (PORT datad (754:754:754) (840:840:840))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (715:715:715))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (669:669:669))
        (PORT datab (561:561:561) (669:669:669))
        (PORT datac (353:353:353) (431:431:431))
        (PORT datad (906:906:906) (1043:1043:1043))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (808:808:808))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datad (285:285:285) (324:324:324))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (512:512:512) (570:570:570))
        (PORT clrn (951:951:951) (954:954:954))
        (PORT sclr (611:611:611) (715:715:715))
        (PORT sload (1425:1425:1425) (1611:1611:1611))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (136:136:136) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (403:403:403))
        (PORT datab (531:531:531) (610:610:610))
        (PORT datac (382:382:382) (464:464:464))
        (PORT datad (369:369:369) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (693:693:693))
        (PORT datab (317:317:317) (389:389:389))
        (PORT datac (481:481:481) (560:560:560))
        (PORT datad (586:586:586) (685:685:685))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (439:439:439) (472:472:472))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (922:922:922))
        (PORT datab (1030:1030:1030) (1199:1199:1199))
        (PORT datac (471:471:471) (559:559:559))
        (PORT datad (497:497:497) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (498:498:498))
        (PORT datac (745:745:745) (874:874:874))
        (PORT datad (594:594:594) (688:688:688))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1106:1106:1106))
        (PORT datab (383:383:383) (446:446:446))
        (PORT datac (366:366:366) (434:434:434))
        (PORT datad (483:483:483) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (950:950:950) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (848:848:848))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (569:569:569))
        (PORT datab (370:370:370) (450:450:450))
        (PORT datac (468:468:468) (556:556:556))
        (PORT datad (158:158:158) (201:201:201))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (943:943:943) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (343:343:343) (411:411:411))
        (PORT datad (420:420:420) (519:519:519))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (805:805:805) (921:921:921))
        (PORT datac (204:204:204) (251:251:251))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (678:678:678))
        (PORT datab (476:476:476) (565:565:565))
        (PORT datac (374:374:374) (449:449:449))
        (PORT datad (504:504:504) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (485:485:485) (570:570:570))
        (PORT datad (513:513:513) (612:612:612))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (426:426:426) (477:477:477))
        (PORT datad (396:396:396) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (517:517:517))
        (PORT datab (469:469:469) (556:556:556))
        (PORT datac (576:576:576) (664:664:664))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (977:977:977))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (434:434:434))
        (PORT datab (382:382:382) (459:459:459))
        (PORT datac (359:359:359) (437:437:437))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (818:818:818) (948:948:948))
        (PORT datad (446:446:446) (505:505:505))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (860:860:860) (963:963:963))
        (PORT sload (774:774:774) (870:870:870))
        (PORT ena (940:940:940) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (863:863:863))
        (PORT datad (804:804:804) (940:940:940))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (957:957:957))
        (PORT datac (526:526:526) (615:615:615))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (434:434:434))
        (PORT datab (382:382:382) (459:459:459))
        (PORT datac (360:360:360) (438:438:438))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (609:609:609))
        (PORT datab (814:814:814) (944:944:944))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (474:474:474) (537:537:537))
        (PORT sload (774:774:774) (870:870:870))
        (PORT ena (940:940:940) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (418:418:418))
        (PORT datab (400:400:400) (478:478:478))
        (PORT datac (488:488:488) (568:568:568))
        (PORT datad (361:361:361) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (823:823:823) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (560:560:560))
        (PORT datab (311:311:311) (378:378:378))
        (PORT datac (520:520:520) (624:624:624))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (395:395:395))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (607:607:607) (706:706:706))
        (PORT datad (808:808:808) (925:925:925))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (770:770:770) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT ena (978:978:978) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (751:751:751))
        (PORT datab (574:574:574) (697:697:697))
        (PORT datac (364:364:364) (433:433:433))
        (PORT datad (466:466:466) (551:551:551))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (438:438:438))
        (PORT datab (418:418:418) (520:520:520))
        (PORT datad (590:590:590) (691:691:691))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (400:400:400))
        (PORT datab (826:826:826) (949:949:949))
        (PORT datac (281:281:281) (324:324:324))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (770:770:770) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (785:785:785) (882:882:882))
        (PORT ena (978:978:978) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (569:569:569))
        (PORT datab (1031:1031:1031) (1189:1189:1189))
        (PORT datac (594:594:594) (691:691:691))
        (PORT datad (359:359:359) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (649:649:649))
        (PORT datab (323:323:323) (388:388:388))
        (PORT datad (477:477:477) (552:552:552))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (215:215:215))
        (PORT datab (829:829:829) (952:952:952))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (316:316:316) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (770:770:770) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datab (402:402:402) (480:480:480))
        (PORT datac (491:491:491) (572:572:572))
        (PORT datad (358:358:358) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (823:823:823) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (647:647:647))
        (PORT datab (451:451:451) (536:536:536))
        (PORT datad (301:301:301) (358:358:358))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (826:826:826) (950:950:950))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (320:320:320) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (770:770:770) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (474:474:474) (529:529:529))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (594:594:594))
        (PORT datab (367:367:367) (434:434:434))
        (PORT datac (486:486:486) (573:573:573))
        (PORT datad (357:357:357) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (674:674:674) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (422:422:422))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (572:572:572))
        (PORT datad (444:444:444) (509:509:509))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (978:978:978))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (507:507:507))
        (PORT datab (311:311:311) (377:377:377))
        (PORT datac (1016:1016:1016) (1172:1172:1172))
        (PORT datad (450:450:450) (519:519:519))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (656:656:656))
        (PORT datab (817:817:817) (948:948:948))
        (PORT datac (299:299:299) (357:357:357))
        (PORT datad (461:461:461) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (940:940:940) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (289:289:289))
        (PORT datab (556:556:556) (645:645:645))
        (PORT datac (384:384:384) (461:461:461))
        (PORT datad (509:509:509) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (716:716:716) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (622:622:622))
        (PORT datac (749:749:749) (904:904:904))
        (PORT datad (360:360:360) (433:433:433))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (274:274:274))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (474:474:474) (558:558:558))
        (PORT datad (434:434:434) (497:497:497))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (495:495:495) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (550:550:550) (620:620:620))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (772:772:772))
        (PORT datac (501:501:501) (599:599:599))
        (PORT datad (478:478:478) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (324:324:324))
        (PORT datab (316:316:316) (387:387:387))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (290:290:290))
        (PORT datab (559:559:559) (669:669:669))
        (PORT datac (312:312:312) (351:351:351))
        (PORT datad (204:204:204) (245:245:245))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (962:962:962))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (495:495:495) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (634:634:634) (708:708:708))
        (PORT ena (863:863:863) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (540:540:540))
        (PORT datab (368:368:368) (436:436:436))
        (PORT datac (480:480:480) (570:570:570))
        (PORT datad (338:338:338) (399:399:399))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (981:981:981))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (705:705:705))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datac (528:528:528) (629:629:629))
        (PORT datad (223:223:223) (284:284:284))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (317:317:317))
        (PORT datab (239:239:239) (303:303:303))
        (PORT datad (184:184:184) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (708:708:708))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (529:529:529) (629:629:629))
        (PORT datad (219:219:219) (279:279:279))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (216:216:216))
        (PORT datab (160:160:160) (211:211:211))
        (PORT datad (222:222:222) (283:283:283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (225:225:225) (286:286:286))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datac (149:149:149) (203:203:203))
        (PORT datad (226:226:226) (281:281:281))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (324:324:324))
        (PORT datab (174:174:174) (209:209:209))
        (PORT datac (176:176:176) (204:204:204))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (216:216:216))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT asdata (452:452:452) (488:488:488))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (937:937:937))
        (PORT datac (316:316:316) (374:374:374))
        (PORT datad (600:600:600) (694:694:694))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (879:879:879))
        (PORT datab (515:515:515) (600:600:600))
        (PORT datac (459:459:459) (524:524:524))
        (PORT datad (457:457:457) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (439:439:439))
        (PORT datab (460:460:460) (533:533:533))
        (PORT datac (187:187:187) (239:239:239))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (1074:1074:1074) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1263:1263:1263))
        (PORT datab (371:371:371) (426:426:426))
        (PORT datad (188:188:188) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1125:1125:1125) (1256:1256:1256))
        (PORT clrn (954:954:954) (955:955:955))
        (PORT sload (1150:1150:1150) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[5\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (541:541:541))
        (PORT datab (753:753:753) (855:855:855))
        (PORT datac (264:264:264) (305:305:305))
        (PORT datad (819:819:819) (921:921:921))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (1422:1422:1422) (1591:1591:1591))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (740:740:740))
        (PORT datab (663:663:663) (780:780:780))
        (PORT datac (463:463:463) (537:537:537))
        (PORT datad (315:315:315) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (968:968:968))
        (PORT datab (566:566:566) (678:678:678))
        (PORT datac (554:554:554) (644:644:644))
        (PORT datad (139:139:139) (171:171:171))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (425:425:425))
        (PORT datab (185:185:185) (222:222:222))
        (PORT datac (546:546:546) (652:652:652))
        (PORT datad (805:805:805) (935:935:935))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (554:554:554) (644:644:644))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (702:702:702))
        (PORT datab (618:618:618) (715:715:715))
        (PORT datac (340:340:340) (413:413:413))
        (PORT datad (338:338:338) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (1311:1311:1311) (1533:1533:1533))
        (PORT datac (215:215:215) (263:263:263))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT asdata (278:278:278) (303:303:303))
        (PORT clrn (946:946:946) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (664:664:664))
        (PORT datab (367:367:367) (452:452:452))
        (PORT datad (152:152:152) (202:202:202))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|data_received\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (487:487:487) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rs232\|rx\|wire_data_in\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (733:733:733))
        (PORT datab (210:210:210) (265:265:265))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rs232\|rx\|wire_data_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (969:969:969))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (347:347:347) (381:381:381))
        (PORT sload (800:800:800) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_rx_data\|read_mux_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (652:652:652) (754:754:754))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_rx_data\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (954:954:954))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (830:830:830) (942:942:942))
        (PORT clrn (944:944:944) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (531:531:531))
        (PORT datab (123:123:123) (153:153:153))
        (PORT datac (710:710:710) (796:796:796))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_command\|read_mux_out)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (421:421:421))
        (PORT datab (532:532:532) (637:637:637))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_command\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (531:531:531) (606:606:606))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (432:432:432))
        (PORT datad (163:163:163) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT clrn (942:942:942) (945:945:945))
        (PORT ena (426:426:426) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (976:976:976))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (939:939:939) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (492:492:492))
        (PORT datad (358:358:358) (427:427:427))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_command_s1_agent_rsp_fifo\|mem\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT asdata (499:499:499) (555:555:555))
        (PORT clrn (942:942:942) (945:945:945))
        (PORT ena (426:426:426) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datad (131:131:131) (175:175:175))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|data_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (552:552:552) (640:640:640))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_data\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_data\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (859:859:859) (974:974:974))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (261:261:261))
        (PORT datab (337:337:337) (397:397:397))
        (PORT datac (769:769:769) (885:885:885))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|uart_options\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT asdata (650:650:650) (732:732:732))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (762:762:762) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|uart_options\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (700:700:700) (809:809:809))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (879:879:879) (995:995:995))
        (PORT datac (483:483:483) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (803:803:803))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (659:659:659) (758:758:758))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (255:255:255))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datad (174:174:174) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (601:601:601))
        (PORT sload (1359:1359:1359) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT asdata (594:594:594) (663:663:663))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (415:415:415))
        (PORT datab (342:342:342) (413:413:413))
        (PORT datac (515:515:515) (592:592:592))
        (PORT datad (501:501:501) (580:580:580))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (368:368:368))
        (PORT datab (459:459:459) (526:526:526))
        (PORT datac (297:297:297) (337:337:337))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (483:483:483) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (501:501:501))
        (PORT datab (417:417:417) (503:503:503))
        (PORT datac (707:707:707) (829:829:829))
        (PORT datad (787:787:787) (929:929:929))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (500:500:500))
        (PORT datab (420:420:420) (507:507:507))
        (PORT datac (709:709:709) (831:831:831))
        (PORT datad (785:785:785) (927:927:927))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (487:487:487))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (107:107:107) (130:130:130))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (432:432:432))
        (PORT datab (711:711:711) (842:842:842))
        (PORT datac (689:689:689) (812:812:812))
        (PORT datad (337:337:337) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (416:416:416))
        (PORT datab (395:395:395) (471:471:471))
        (PORT datac (694:694:694) (818:818:818))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (471:471:471))
        (PORT datac (696:696:696) (819:819:819))
        (PORT datad (316:316:316) (365:365:365))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (423:423:423))
        (PORT datab (345:345:345) (407:407:407))
        (PORT datac (180:180:180) (215:215:215))
        (PORT datad (185:185:185) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (240:240:240))
        (PORT datab (586:586:586) (705:705:705))
        (PORT datac (506:506:506) (594:594:594))
        (PORT datad (327:327:327) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (634:634:634))
        (PORT datab (299:299:299) (346:346:346))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (666:666:666))
        (PORT datac (526:526:526) (620:620:620))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (603:603:603))
        (PORT datab (391:391:391) (465:465:465))
        (PORT datac (346:346:346) (406:406:406))
        (PORT datad (499:499:499) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1233:1233:1233))
        (PORT datad (356:356:356) (423:423:423))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (408:408:408))
        (PORT datab (489:489:489) (563:563:563))
        (PORT datac (918:918:918) (1040:1040:1040))
        (PORT datad (731:731:731) (828:828:828))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (1422:1422:1422) (1591:1591:1591))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (953:953:953))
        (PORT datab (812:812:812) (952:952:952))
        (PORT datac (205:205:205) (260:260:260))
        (PORT datad (214:214:214) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (433:433:433))
        (PORT datac (335:335:335) (391:391:391))
        (PORT datad (187:187:187) (215:215:215))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (934:934:934) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (797:797:797))
        (PORT datac (646:646:646) (738:738:738))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (380:380:380))
        (PORT datab (377:377:377) (445:445:445))
        (PORT datac (204:204:204) (258:258:258))
        (PORT datad (1068:1068:1068) (1204:1204:1204))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (712:712:712))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (454:454:454) (536:536:536))
        (PORT datad (486:486:486) (564:564:564))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (560:560:560))
        (PORT datab (812:812:812) (934:934:934))
        (PORT datac (197:197:197) (236:236:236))
        (PORT datad (191:191:191) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (643:643:643))
        (PORT datab (457:457:457) (524:524:524))
        (PORT datac (482:482:482) (575:575:575))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (483:483:483) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (554:554:554))
        (PORT datab (816:816:816) (948:948:948))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (501:501:501))
        (PORT datab (422:422:422) (510:510:510))
        (PORT datac (711:711:711) (833:833:833))
        (PORT datad (785:785:785) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (388:388:388) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (384:384:384))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (332:332:332) (395:395:395))
        (PORT datad (319:319:319) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (641:641:641))
        (PORT datab (390:390:390) (461:461:461))
        (PORT datac (512:512:512) (601:601:601))
        (PORT datad (1026:1026:1026) (1205:1205:1205))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (549:549:549))
        (PORT datab (769:769:769) (883:883:883))
        (PORT datac (827:827:827) (971:971:971))
        (PORT datad (813:813:813) (944:944:944))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (633:633:633))
        (PORT datab (422:422:422) (488:488:488))
        (PORT datad (790:790:790) (930:930:930))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (421:421:421))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT sclr (849:849:849) (967:967:967))
        (PORT sload (1300:1300:1300) (1477:1477:1477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (136:136:136) (182:182:182))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (581:581:581))
        (PORT datab (473:473:473) (556:556:556))
        (PORT datac (436:436:436) (496:496:496))
        (PORT datad (472:472:472) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src2_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (631:631:631))
        (PORT datab (129:129:129) (163:163:163))
        (PORT datac (505:505:505) (606:606:606))
        (PORT datad (288:288:288) (332:332:332))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src2_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (621:621:621) (724:724:724))
        (PORT datac (111:111:111) (136:136:136))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (440:440:440))
        (PORT datab (163:163:163) (215:215:215))
        (PORT datac (479:479:479) (566:566:566))
        (PORT datad (586:586:586) (685:685:685))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (699:699:699))
        (PORT datab (620:620:620) (718:718:718))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (339:339:339) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (840:840:840))
        (PORT datab (378:378:378) (447:447:447))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (335:335:335) (388:388:388))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (469:469:469) (558:558:558))
        (PORT datac (469:469:469) (555:555:555))
        (PORT datad (484:484:484) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (259:259:259))
        (PORT datab (199:199:199) (242:242:242))
        (PORT datac (794:794:794) (914:914:914))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (533:533:533) (620:620:620))
        (PORT datad (446:446:446) (502:502:502))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (483:483:483) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (750:750:750))
        (PORT datab (522:522:522) (623:623:623))
        (PORT datac (102:102:102) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (887:887:887))
        (PORT datab (394:394:394) (471:471:471))
        (PORT datac (695:695:695) (819:819:819))
        (PORT datad (330:330:330) (378:378:378))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datac (178:178:178) (213:213:213))
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (465:465:465))
        (PORT datab (362:362:362) (437:437:437))
        (PORT datac (481:481:481) (568:568:568))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (836:836:836))
        (PORT datac (660:660:660) (757:757:757))
        (PORT datad (707:707:707) (828:828:828))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (181:181:181))
        (PORT datab (150:150:150) (193:193:193))
        (PORT datac (655:655:655) (758:758:758))
        (PORT datad (442:442:442) (506:506:506))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (956:956:956))
        (PORT ena (1024:1024:1024) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src4_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (963:963:963))
        (PORT datab (561:561:561) (672:672:672))
        (PORT datac (554:554:554) (644:644:644))
        (PORT datad (136:136:136) (168:168:168))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (234:234:234))
        (PORT datab (360:360:360) (426:426:426))
        (PORT datac (592:592:592) (669:669:669))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (409:409:409))
        (PORT datab (129:129:129) (164:164:164))
        (PORT datac (239:239:239) (304:304:304))
        (PORT datad (310:310:310) (355:355:355))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_options_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (994:994:994))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (958:958:958) (959:959:959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_004\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (446:446:446))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (418:418:418))
        (PORT datab (483:483:483) (563:563:563))
        (PORT datac (450:450:450) (526:526:526))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (663:663:663))
        (PORT datab (365:365:365) (430:430:430))
        (PORT datac (713:713:713) (819:819:819))
        (PORT datad (451:451:451) (515:515:515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (321:321:321) (387:387:387))
        (PORT datac (483:483:483) (556:556:556))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (578:578:578))
        (PORT datab (455:455:455) (522:522:522))
        (PORT datac (532:532:532) (619:619:619))
        (PORT datad (794:794:794) (917:917:917))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (483:483:483) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (520:520:520) (620:620:620))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (335:335:335) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (346:346:346))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (272:272:272) (312:312:312))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (339:339:339) (402:402:402))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (418:418:418) (476:476:476))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (577:577:577))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (427:427:427) (494:494:494))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (430:430:430))
        (PORT datab (464:464:464) (530:530:530))
        (PORT datac (499:499:499) (573:573:573))
        (PORT datad (691:691:691) (809:809:809))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (989:989:989))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (972:972:972))
        (PORT datab (843:843:843) (992:992:992))
        (PORT datac (725:725:725) (829:829:829))
        (PORT datad (702:702:702) (804:804:804))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (972:972:972))
        (PORT datab (844:844:844) (993:993:993))
        (PORT datac (608:608:608) (700:700:700))
        (PORT datad (321:321:321) (371:371:371))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (392:392:392))
        (PORT datab (348:348:348) (410:410:410))
        (PORT datac (536:536:536) (609:609:609))
        (PORT datad (325:325:325) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (853:853:853))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (273:273:273) (316:316:316))
        (PORT datad (650:650:650) (735:735:735))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (418:418:418))
        (PORT datab (413:413:413) (521:521:521))
        (PORT datac (193:193:193) (228:228:228))
        (PORT datad (637:637:637) (744:744:744))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (273:273:273))
        (PORT datab (530:530:530) (615:615:615))
        (PORT datac (578:578:578) (662:662:662))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (1156:1156:1156))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (131:131:131) (172:172:172))
        (PORT datad (596:596:596) (683:683:683))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (610:610:610))
        (PORT datac (370:370:370) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (667:667:667))
        (PORT datab (366:366:366) (450:450:450))
        (PORT datac (711:711:711) (797:797:797))
        (PORT datad (152:152:152) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (871:871:871))
        (PORT datab (512:512:512) (594:594:594))
        (PORT datad (313:313:313) (371:371:371))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (697:697:697))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (901:901:901))
        (PORT datab (329:329:329) (389:389:389))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (360:360:360))
        (PORT datab (854:854:854) (976:976:976))
        (PORT datac (481:481:481) (562:562:562))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (745:745:745))
        (PORT datab (646:646:646) (748:748:748))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (599:599:599) (718:718:718))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (991:991:991))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (954:954:954) (957:957:957))
        (PORT ena (503:503:503) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (612:612:612))
        (PORT datac (525:525:525) (615:615:615))
        (PORT datad (693:693:693) (811:811:811))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (652:652:652))
        (PORT datac (326:326:326) (382:382:382))
        (PORT datad (773:773:773) (893:893:893))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (401:401:401))
        (PORT datab (657:657:657) (779:779:779))
        (PORT datac (97:97:97) (123:123:123))
        (PORT datad (386:386:386) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_wrctl_bstatus\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (658:658:658))
        (PORT datab (790:790:790) (920:920:920))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (385:385:385) (470:470:470))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (598:598:598))
        (PORT datab (654:654:654) (775:775:775))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (597:597:597))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (703:703:703) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (368:368:368))
        (PORT datab (491:491:491) (576:576:576))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (884:884:884))
        (PORT datab (396:396:396) (474:474:474))
        (PORT datac (689:689:689) (812:812:812))
        (PORT datad (313:313:313) (362:362:362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (654:654:654))
        (PORT datab (653:653:653) (775:775:775))
        (PORT datac (335:335:335) (398:398:398))
        (PORT datad (381:381:381) (466:466:466))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (656:656:656))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (336:336:336) (398:398:398))
        (PORT datad (383:383:383) (467:467:467))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (361:361:361) (439:439:439))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (703:703:703) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (643:643:643))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (350:350:350) (414:414:414))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (PORT ena (703:703:703) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (660:660:660))
        (PORT datac (336:336:336) (398:398:398))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (660:660:660))
        (PORT datab (792:792:792) (922:922:922))
        (PORT datac (323:323:323) (380:380:380))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (987:987:987))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (951:951:951) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (632:632:632))
        (PORT datab (388:388:388) (465:465:465))
        (PORT datac (343:343:343) (403:403:403))
        (PORT datad (200:200:200) (245:245:245))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (518:518:518) (609:609:609))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (842:842:842) (985:985:985))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (983:983:983))
        (PORT asdata (773:773:773) (854:854:854))
        (PORT clrn (946:946:946) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (775:775:775) (908:908:908))
        (PORT datad (370:370:370) (449:449:449))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (565:565:565))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT sclr (1102:1102:1102) (1029:1029:1029))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (298:298:298))
        (PORT datab (330:330:330) (396:396:396))
        (PORT datac (198:198:198) (255:255:255))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (455:455:455))
        (PORT datab (501:501:501) (582:582:582))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (427:427:427))
        (PORT datab (871:871:871) (1007:1007:1007))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (459:459:459) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (613:613:613) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (465:465:465))
        (PORT datac (351:351:351) (409:409:409))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (420:420:420))
        (PORT datab (470:470:470) (556:556:556))
        (PORT datac (857:857:857) (989:989:989))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (613:613:613) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (463:463:463))
        (PORT datab (482:482:482) (558:558:558))
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (425:425:425))
        (PORT datab (473:473:473) (559:559:559))
        (PORT datac (855:855:855) (987:987:987))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (613:613:613) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (457:457:457))
        (PORT datab (222:222:222) (283:283:283))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (422:422:422))
        (PORT datab (471:471:471) (557:557:557))
        (PORT datac (856:856:856) (988:988:988))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1035:1035:1035) (1137:1137:1137))
        (PORT ena (613:613:613) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (974:974:974))
        (PORT asdata (544:544:544) (616:616:616))
        (PORT clrn (937:937:937) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (290:290:290))
        (PORT datab (228:228:228) (293:293:293))
        (PORT datad (328:328:328) (395:395:395))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (267:267:267))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (296:296:296))
        (PORT datab (360:360:360) (438:438:438))
        (PORT datac (1366:1366:1366) (1154:1154:1154))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (272:272:272))
        (PORT datab (191:191:191) (229:229:229))
        (PORT datac (205:205:205) (262:262:262))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (965:965:965))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (PORT sclr (1102:1102:1102) (1029:1029:1029))
        (PORT ena (480:480:480) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (436:436:436))
        (PORT datac (199:199:199) (256:256:256))
        (PORT datad (192:192:192) (242:242:242))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (964:964:964))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (994:994:994))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1036:1036:1036) (1133:1133:1133))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT asdata (521:521:521) (577:577:577))
        (PORT clrn (1036:1036:1036) (1133:1133:1133))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (422:422:422))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (403:403:403))
        (PORT datac (204:204:204) (251:251:251))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (970:970:970))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (933:933:933) (936:936:936))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (548:548:548))
        (PORT datab (247:247:247) (309:309:309))
        (PORT datac (303:303:303) (364:364:364))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (300:300:300))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (229:229:229) (289:289:289))
        (PORT datad (463:463:463) (532:532:532))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (231:231:231) (296:296:296))
        (PORT datad (471:471:471) (560:560:560))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (434:434:434))
        (PORT datab (523:523:523) (617:617:617))
        (PORT datac (365:365:365) (439:439:439))
        (PORT datad (354:354:354) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (300:300:300))
        (PORT datab (244:244:244) (306:306:306))
        (PORT datac (230:230:230) (290:290:290))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (592:592:592))
        (PORT datab (248:248:248) (310:310:310))
        (PORT datac (234:234:234) (296:296:296))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (562:562:562))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (599:599:599))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios0_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT ena (587:587:587) (627:627:627))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (802:802:802) (926:926:926))
        (PORT clrn (942:942:942) (944:944:944))
        (PORT sload (802:802:802) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (452:452:452))
        (PORT datac (540:540:540) (644:644:644))
        (PORT datad (738:738:738) (834:834:834))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (757:757:757))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (463:463:463) (532:532:532))
        (PORT datad (774:774:774) (883:883:883))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (235:235:235) (284:284:284))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (992:992:992))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (956:956:956) (958:958:958))
        (PORT ena (793:793:793) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1074:1074:1074))
        (PORT datab (601:601:601) (724:724:724))
        (PORT datac (762:762:762) (907:907:907))
        (PORT datad (537:537:537) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (409:409:409))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (338:338:338) (407:407:407))
        (PORT datad (508:508:508) (585:585:585))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (634:634:634) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[18\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (779:779:779))
        (PORT datab (471:471:471) (557:557:557))
        (PORT datac (100:100:100) (127:127:127))
        (PORT datad (547:547:547) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (921:921:921))
        (PORT datab (400:400:400) (475:475:475))
        (PORT datac (922:922:922) (1042:1042:1042))
        (PORT datad (355:355:355) (426:426:426))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (240:240:240))
        (PORT datab (317:317:317) (372:372:372))
        (PORT datac (201:201:201) (255:255:255))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (436:436:436))
        (PORT datac (320:320:320) (375:375:375))
        (PORT datad (330:330:330) (389:389:389))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (862:862:862))
        (PORT datac (771:771:771) (891:891:891))
        (PORT datad (726:726:726) (841:841:841))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (909:909:909))
        (PORT datab (527:527:527) (613:613:613))
        (PORT datac (478:478:478) (549:549:549))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1185:1185:1185))
        (PORT datab (338:338:338) (405:405:405))
        (PORT datad (718:718:718) (812:812:812))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (426:426:426))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT sclr (849:849:849) (967:967:967))
        (PORT sload (1300:1300:1300) (1477:1477:1477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (630:630:630))
        (PORT datab (489:489:489) (586:586:586))
        (PORT datac (502:502:502) (603:603:603))
        (PORT datad (468:468:468) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (499:499:499) (586:586:586))
        (PORT datac (437:437:437) (497:497:497))
        (PORT datad (457:457:457) (530:530:530))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (727:727:727))
        (PORT datac (523:523:523) (597:597:597))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (624:624:624))
        (PORT datab (641:641:641) (726:726:726))
        (PORT datac (505:505:505) (591:591:591))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (112:112:112) (143:143:143))
        (PORT datac (509:509:509) (595:595:595))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (527:527:527) (615:615:615))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (PORT ena (490:490:490) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (424:424:424))
        (PORT datab (498:498:498) (589:589:589))
        (PORT datac (757:757:757) (883:883:883))
        (PORT datad (214:214:214) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (244:244:244))
        (PORT datab (182:182:182) (221:221:221))
        (PORT datac (310:310:310) (376:376:376))
        (PORT datad (174:174:174) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (354:354:354))
        (PORT datab (140:140:140) (190:190:190))
        (PORT datad (144:144:144) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (216:216:216))
        (PORT datad (214:214:214) (271:271:271))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (975:975:975))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (938:938:938) (940:940:940))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1129:1129:1129))
        (PORT datab (722:722:722) (851:851:851))
        (PORT datad (690:690:690) (812:812:812))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (551:551:551))
        (PORT datab (922:922:922) (1050:1050:1050))
        (PORT datac (351:351:351) (426:426:426))
        (PORT datad (304:304:304) (352:352:352))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (580:580:580))
        (PORT datab (466:466:466) (536:536:536))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (845:845:845) (952:952:952))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (649:649:649) (752:752:752))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (550:550:550))
        (PORT datab (364:364:364) (437:437:437))
        (PORT datac (368:368:368) (448:448:448))
        (PORT datad (333:333:333) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (976:976:976))
        (PORT datab (790:790:790) (940:940:940))
        (PORT datac (421:421:421) (523:523:523))
        (PORT datad (530:530:530) (638:638:638))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (417:417:417))
        (PORT datab (519:519:519) (618:618:618))
        (PORT datac (396:396:396) (498:498:498))
        (PORT datad (109:109:109) (130:130:130))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (517:517:517))
        (PORT datab (601:601:601) (725:725:725))
        (PORT datac (769:769:769) (915:915:915))
        (PORT datad (849:849:849) (1050:1050:1050))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (946:946:946) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\.10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (836:836:836))
        (PORT datad (707:707:707) (828:828:828))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (541:541:541))
        (PORT datab (759:759:759) (862:862:862))
        (PORT datac (1015:1015:1015) (1145:1145:1145))
        (PORT datad (720:720:720) (814:814:814))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT ena (1422:1422:1422) (1591:1591:1591))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (964:964:964))
        (PORT datab (562:562:562) (674:674:674))
        (PORT datac (554:554:554) (644:644:644))
        (PORT datad (136:136:136) (169:169:169))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (573:573:573))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (306:306:306) (350:350:350))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (953:953:953) (956:956:956))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (314:314:314))
        (PORT datab (230:230:230) (296:296:296))
        (PORT datac (470:470:470) (547:547:547))
        (PORT datad (306:306:306) (350:350:350))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (203:203:203))
        (PORT datac (144:144:144) (200:200:200))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1216:1216:1216))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (231:231:231) (293:293:293))
        (PORT datad (314:314:314) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (300:300:300))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (193:193:193) (227:227:227))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (947:947:947) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (222:222:222))
        (PORT datad (192:192:192) (227:227:227))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|uart_rx_data_s1_agent_rsp_fifo\|mem\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (984:984:984))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (947:947:947) (950:950:950))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (615:615:615))
        (PORT datab (359:359:359) (417:417:417))
        (PORT datac (795:795:795) (915:915:915))
        (PORT datad (501:501:501) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (393:393:393))
        (PORT datab (865:865:865) (981:981:981))
        (PORT datac (325:325:325) (384:384:384))
        (PORT datad (604:604:604) (687:687:687))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (739:739:739))
        (PORT datad (106:106:106) (130:130:130))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (990:990:990))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (953:953:953) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (290:290:290))
        (PORT datad (216:216:216) (269:269:269))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (637:637:637))
        (PORT datab (352:352:352) (420:420:420))
        (PORT datac (641:641:641) (739:739:739))
        (PORT datad (337:337:337) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (155:155:155))
        (PORT datad (215:215:215) (264:264:264))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (120:120:120) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (567:567:567))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (580:580:580) (667:667:667))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (551:551:551))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (453:453:453) (521:521:521))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (419:419:419))
        (PORT datab (1034:1034:1034) (1163:1163:1163))
        (PORT datac (348:348:348) (405:405:405))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (337:337:337))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (349:349:349) (415:415:415))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (976:976:976))
        (PORT datab (788:788:788) (938:938:938))
        (PORT datac (429:429:429) (532:532:532))
        (PORT datad (529:529:529) (636:636:636))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (237:237:237))
        (PORT datab (486:486:486) (580:580:580))
        (PORT datac (489:489:489) (568:568:568))
        (PORT datad (181:181:181) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (522:522:522) (605:605:605))
        (PORT datad (543:543:543) (629:629:629))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (395:395:395))
        (PORT datab (680:680:680) (790:790:790))
        (PORT datac (578:578:578) (705:705:705))
        (PORT datad (332:332:332) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (806:806:806))
        (PORT datab (681:681:681) (792:792:792))
        (PORT datac (576:576:576) (703:703:703))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (299:299:299) (352:352:352))
        (PORT datac (332:332:332) (395:395:395))
        (PORT datad (319:319:319) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1244:1244:1244))
        (PORT datac (595:595:595) (692:692:692))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (525:525:525))
        (PORT datab (349:349:349) (411:411:411))
        (PORT datad (789:789:789) (929:929:929))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (986:986:986))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (730:730:730) (815:815:815))
        (PORT clrn (950:950:950) (952:952:952))
        (PORT sclr (849:849:849) (967:967:967))
        (PORT sload (1300:1300:1300) (1477:1477:1477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (921:921:921))
        (PORT datab (362:362:362) (423:423:423))
        (PORT datac (583:583:583) (684:684:684))
        (PORT datad (761:761:761) (920:920:920))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (439:439:439))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (418:418:418) (495:495:495))
        (PORT datad (321:321:321) (373:373:373))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (494:494:494) (517:517:517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (952:952:952) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (421:421:421))
        (PORT datad (212:212:212) (262:262:262))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_data_s1_agent_rsp_fifo\|mem\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (988:988:988))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (952:952:952) (953:953:953))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (871:871:871))
        (PORT datab (511:511:511) (592:592:592))
        (PORT datac (290:290:290) (329:329:329))
        (PORT datad (335:335:335) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (901:901:901))
        (PORT datab (852:852:852) (973:973:973))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (156:156:156))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (156:156:156))
        (PORT datac (115:115:115) (156:156:156))
        (PORT datad (146:146:146) (192:192:192))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (512:512:512))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (225:225:225) (288:288:288))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (645:645:645) (721:721:721))
        (PORT clrn (948:948:948) (950:950:950))
        (PORT sload (1248:1248:1248) (1411:1411:1411))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (720:720:720))
        (PORT clrn (948:948:948) (950:950:950))
        (PORT sload (1248:1248:1248) (1411:1411:1411))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (612:612:612))
        (PORT clrn (948:948:948) (950:950:950))
        (PORT sload (1248:1248:1248) (1411:1411:1411))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1100:1100:1100))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (717:717:717))
        (PORT clrn (948:948:948) (950:950:950))
        (PORT sload (1248:1248:1248) (1411:1411:1411))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (774:774:774) (870:870:870))
        (PORT clrn (948:948:948) (950:950:950))
        (PORT sload (1248:1248:1248) (1411:1411:1411))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (763:763:763))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (995:995:995) (1147:1147:1147))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (947:947:947))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (625:625:625))
        (PORT datab (517:517:517) (601:601:601))
        (PORT datac (1014:1014:1014) (1176:1176:1176))
        (PORT datad (302:302:302) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (831:831:831))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (823:823:823))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (383:383:383) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (974:974:974))
        (PORT datab (249:249:249) (316:316:316))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (451:451:451) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (153:153:153))
        (PORT datab (239:239:239) (306:306:306))
        (PORT datac (587:587:587) (671:671:671))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (328:328:328) (383:383:383))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (331:331:331) (385:385:385))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (985:985:985))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (788:788:788))
        (PORT datab (1064:1064:1064) (1217:1217:1217))
        (PORT datac (513:513:513) (587:587:587))
        (PORT datad (712:712:712) (838:838:838))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (628:628:628) (721:721:721))
        (PORT datac (516:516:516) (590:590:590))
        (PORT datad (967:967:967) (1128:1128:1128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (594:594:594))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (507:507:507) (587:587:587))
        (PORT datad (598:598:598) (691:691:691))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (604:604:604))
        (PORT datab (645:645:645) (742:742:742))
        (PORT datac (729:729:729) (865:865:865))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (579:579:579) (696:696:696))
        (PORT datac (509:509:509) (597:597:597))
        (PORT datad (188:188:188) (226:226:226))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (303:303:303) (355:355:355))
        (PORT datac (712:712:712) (835:835:835))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (609:609:609))
        (PORT datab (628:628:628) (724:724:724))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (313:313:313) (363:363:363))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (982:982:982))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (945:945:945) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (463:463:463))
        (PORT datac (455:455:455) (533:533:533))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (979:979:979))
        (PORT asdata (846:846:846) (956:956:956))
        (PORT clrn (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (880:880:880))
        (PORT datad (885:885:885) (1031:1031:1031))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (265:265:265) (300:300:300))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (979:979:979))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (634:634:634) (738:738:738))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios0_nios2_gen2_0_cpu_nios2_oci\|the_nios0_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios0_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (960:960:960))
        (PORT asdata (305:305:305) (345:345:345))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (297:297:297))
        (PORT datab (163:163:163) (216:216:216))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (339:339:339) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (624:624:624))
        (PORT datab (331:331:331) (403:403:403))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (961:961:961))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (390:390:390) (432:432:432))
        (PORT clrn (634:634:634) (686:686:686))
        (PORT sload (809:809:809) (738:738:738))
        (PORT ena (490:490:490) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1823:1823:1823) (1558:1558:1558))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (490:490:490))
        (PORT datab (391:391:391) (474:474:474))
        (PORT datac (366:366:366) (450:450:450))
        (PORT datad (475:475:475) (562:562:562))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (640:640:640))
        (PORT datab (422:422:422) (509:509:509))
        (PORT datac (171:171:171) (202:202:202))
        (PORT datad (394:394:394) (477:477:477))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (416:416:416))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (500:500:500))
        (PORT datad (396:396:396) (481:481:481))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (778:778:778))
        (PORT datab (444:444:444) (512:512:512))
        (PORT datac (1175:1175:1175) (1366:1366:1366))
        (PORT datad (328:328:328) (380:380:380))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (226:226:226))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (237:237:237))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (227:227:227))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (831:831:831))
        (PORT datab (887:887:887) (1047:1047:1047))
        (PORT datac (874:874:874) (1010:1010:1010))
        (PORT datad (879:879:879) (1033:1033:1033))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (472:472:472) (516:516:516))
        (PORT ena (810:810:810) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (252:252:252))
        (PORT datab (176:176:176) (237:237:237))
        (PORT datac (153:153:153) (212:212:212))
        (PORT datad (161:161:161) (217:217:217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (259:259:259))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (472:472:472) (516:516:516))
        (PORT ena (810:810:810) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (778:778:778))
        (PORT datab (196:196:196) (238:238:238))
        (PORT datac (214:214:214) (274:274:274))
        (PORT datad (455:455:455) (534:534:534))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (472:472:472) (516:516:516))
        (PORT ena (810:810:810) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (229:229:229))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (472:472:472) (516:516:516))
        (PORT ena (810:810:810) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (472:472:472) (516:516:516))
        (PORT ena (810:810:810) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (288:288:288))
        (PORT datad (157:157:157) (207:207:207))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (247:247:247))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (150:150:150) (208:208:208))
        (PORT datad (157:157:157) (212:212:212))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (223:223:223))
        (PORT datad (158:158:158) (214:214:214))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (241:241:241))
        (PORT datab (171:171:171) (229:229:229))
        (PORT datac (147:147:147) (202:202:202))
        (PORT datad (153:153:153) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (200:200:200) (246:246:246))
        (PORT datad (214:214:214) (266:266:266))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (209:209:209) (253:253:253))
        (PORT datad (283:283:283) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (243:243:243))
        (PORT datab (171:171:171) (230:230:230))
        (PORT datac (148:148:148) (204:204:204))
        (PORT datad (154:154:154) (208:208:208))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (212:212:212) (272:272:272))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (425:425:425))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (207:207:207) (251:251:251))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (251:251:251))
        (PORT datab (176:176:176) (237:237:237))
        (PORT datac (153:153:153) (211:211:211))
        (PORT datad (161:161:161) (216:216:216))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (251:251:251))
        (PORT datab (176:176:176) (242:242:242))
        (PORT datac (161:161:161) (190:190:190))
        (PORT datad (217:217:217) (268:268:268))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (237:237:237))
        (PORT datab (209:209:209) (253:253:253))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (250:250:250))
        (PORT datab (230:230:230) (292:292:292))
        (PORT datac (152:152:152) (210:210:210))
        (PORT datad (159:159:159) (215:215:215))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datac (151:151:151) (210:210:210))
        (PORT datad (159:159:159) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (432:432:432))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (343:343:343))
        (PORT datab (209:209:209) (253:253:253))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (643:643:643))
        (PORT datac (477:477:477) (578:578:578))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (603:603:603))
        (PORT datab (541:541:541) (641:641:641))
        (PORT datac (1177:1177:1177) (1369:1369:1369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1154:1154:1154) (1012:1012:1012))
        (PORT sload (405:405:405) (448:448:448))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT sload (405:405:405) (448:448:448))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (405:405:405) (448:448:448))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (952:952:952))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (405:405:405) (448:448:448))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (256:256:256))
        (PORT datab (419:419:419) (506:506:506))
        (PORT datac (341:341:341) (408:408:408))
        (PORT datad (388:388:388) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (507:507:507))
        (PORT datab (398:398:398) (480:480:480))
        (PORT datac (394:394:394) (473:473:473))
        (PORT datad (479:479:479) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (420:420:420) (507:507:507))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (389:389:389) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (922:922:922) (1084:1084:1084))
        (PORT datac (868:868:868) (1026:1026:1026))
        (PORT datad (879:879:879) (1034:1034:1034))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (212:212:212))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (206:206:206))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (229:229:229))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (869:869:869) (1028:1028:1028))
        (PORT datad (877:877:877) (1031:1031:1031))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1032:1032:1032))
        (PORT datab (921:921:921) (1083:1083:1083))
        (PORT datac (690:690:690) (806:806:806))
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (213:213:213))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (301:301:301))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (307:307:307))
        (PORT datab (174:174:174) (236:236:236))
        (PORT datac (142:142:142) (196:196:196))
        (PORT datad (143:143:143) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (877:877:877))
        (PORT datab (151:151:151) (207:207:207))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (983:983:983) (1149:1149:1149))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (972:972:972))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1050:1050:1050))
        (PORT datab (152:152:152) (207:207:207))
        (PORT datac (143:143:143) (197:197:197))
        (PORT datad (192:192:192) (224:224:224))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (PORT datab (175:175:175) (237:237:237))
        (PORT datac (222:222:222) (284:284:284))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1049:1049:1049))
        (PORT datab (150:150:150) (206:206:206))
        (PORT datac (976:976:976) (1141:1141:1141))
        (PORT datad (714:714:714) (844:844:844))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (308:308:308))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datac (142:142:142) (197:197:197))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (237:237:237))
        (PORT datac (222:222:222) (284:284:284))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (153:153:153))
        (PORT datab (173:173:173) (234:234:234))
        (PORT datac (141:141:141) (194:194:194))
        (PORT datad (141:141:141) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (235:235:235))
        (PORT datac (219:219:219) (281:281:281))
        (PORT datad (142:142:142) (191:191:191))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1047:1047:1047))
        (PORT datab (206:206:206) (244:244:244))
        (PORT datac (138:138:138) (190:190:190))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datac (214:214:214) (275:275:275))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (655:655:655))
        (PORT datab (921:921:921) (1082:1082:1082))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (1030:1030:1030))
        (PORT datab (920:920:920) (1082:1082:1082))
        (PORT datac (690:690:690) (806:806:806))
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (323:323:323) (375:375:375))
        (PORT datac (117:117:117) (159:159:159))
        (PORT datad (99:99:99) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (287:287:287) (326:326:326))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (146:146:146))
        (PORT datab (170:170:170) (206:206:206))
        (PORT datac (158:158:158) (185:185:185))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (973:973:973))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (508:508:508))
        (PORT datab (395:395:395) (476:476:476))
        (PORT datac (696:696:696) (816:816:816))
        (PORT datad (397:397:397) (476:476:476))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1158:1158:1158))
        (PORT datad (474:474:474) (555:555:555))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (963:963:963))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (510:510:510))
        (PORT datab (415:415:415) (501:501:501))
        (PORT datac (568:568:568) (663:663:663))
        (PORT datad (378:378:378) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (426:426:426))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (387:387:387) (474:474:474))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (240:240:240))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios0_jtag_uart_0_alt_jtag_atlantic\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (954:954:954))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (994:994:994))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (672:672:672))
        (PORT datab (380:380:380) (470:470:470))
        (PORT datac (390:390:390) (469:469:469))
        (PORT datad (476:476:476) (564:564:564))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (386:386:386) (474:474:474))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (944:944:944))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1111:1111:1111))
        (PORT ena (621:621:621) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (986:986:986))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (422:422:422))
      )
    )
  )
)
