    //cada linha pra UMA AMOSTRA DE n bits                            
    wire signed [(WIDTH+4):0] hth_input_0 = column2[0] + column2[1]; 
    wire signed [(WIDTH+4):0] hth_input_1 = column2[0] - column2[1]; 
    wire signed [(WIDTH+4):0] hth_input_2 = column2[2] + column2[3];
    wire signed [(WIDTH+4):0] hth_input_3 = column2[2] - column2[3];
    wire signed [(WIDTH+4):0] hth_input_4 = column2[4] + column2[5];
    wire signed [(WIDTH+4):0] hth_input_5 = column2[4] - column2[5];
    wire signed [(WIDTH+4):0] hth_input_6 = column2[6] + column2[7];
    wire signed [(WIDTH+4):0] hth_input_7 = column2[6] - column2[7];                







                diff_buffer[0]  <= {(WIDTH+1){1'b0}}; 


column0[0] <= {(WIDTH+2){1'b0}}; 
column0[1] <= {(WIDTH+2){1'b0}}; 
column0[2] <= {(WIDTH+2){1'b0}}; 
column0[3] <= {(WIDTH+2){1'b0}}; 
column0[4] <= {(WIDTH+2){1'b0}}; 
column0[5] <= {(WIDTH+2){1'b0}}; 
column0[6] <= {(WIDTH+2){1'b0}}; 
column0[7] <= {(WIDTH+2){1'b0}}; 

column1[0] <= {(WIDTH+3){1'b0}}; 
column1[1] <= {(WIDTH+3){1'b0}}; 
column1[2] <= {(WIDTH+3){1'b0}}; 
column1[3] <= {(WIDTH+3){1'b0}}; 
column1[4] <= {(WIDTH+3){1'b0}}; 
column1[5] <= {(WIDTH+3){1'b0}}; 
column1[6] <= {(WIDTH+3){1'b0}}; 
column1[7] <= {(WIDTH+3){1'b0}}; 

column2[0] <= {(WIDTH+4){1'b0}}; 
column2[1] <= {(WIDTH+4){1'b0}}; 
column2[2] <= {(WIDTH+4){1'b0}}; 
column2[3] <= {(WIDTH+4){1'b0}}; 
column2[4] <= {(WIDTH+4){1'b0}}; 
column2[5] <= {(WIDTH+4){1'b0}}; 
column2[6] <= {(WIDTH+4){1'b0}}; 
column2[7] <= {(WIDTH+4){1'b0}}; 

hth_0 <= {(WIDTH+4){1'b0}}; 
hth_1 <= {(WIDTH+4){1'b0}}; 
hth_2 <= {(WIDTH+4){1'b0}}; 
hth_3 <= {(WIDTH+4){1'b0}}; 
hth_4 <= {(WIDTH+4){1'b0}}; 
hth_5 <= {(WIDTH+4){1'b0}}; 
hth_6 <= {(WIDTH+4){1'b0}}; 
hth_7 <= {(WIDTH+4){1'b0}}; 