$date
	Mon Sep  4 14:49:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab5p1_tb $end
$var wire 1 ! f $end
$var reg 4 " W [0:3] $end
$scope module uut $end
$var wire 4 # W [0:3] $end
$var wire 1 ! f $end
$var wire 4 $ M [0:3] $end
$scope module st0 $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 &
b0 %
b1101 $
b0 #
b0 "
1!
$end
#20
b1010 $
b1010 &
b1 "
b1 #
#40
b1101 $
b1101 &
b10 "
b10 #
#60
0!
b0 $
b0 &
b11 "
b11 #
#80
1!
b1101 $
b1101 &
b1 %
b100 "
b100 #
#100
0!
b1010 $
b1010 &
b101 "
b101 #
#120
1!
b1101 $
b1101 &
b110 "
b110 #
#140
0!
b0 $
b0 &
b111 "
b111 #
#160
b1101 $
b1101 &
b10 %
b1000 "
b1000 #
#180
1!
b1010 $
b1010 &
b1001 "
b1001 #
#200
0!
b1101 $
b1101 &
b1010 "
b1010 #
#220
b0 $
b0 &
b1011 "
b1011 #
#240
1!
b1101 $
b1101 &
b11 %
b1100 "
b1100 #
#260
0!
b1010 $
b1010 &
b1101 "
b1101 #
#280
1!
b1101 $
b1101 &
b1110 "
b1110 #
#300
0!
b0 $
b0 &
b1111 "
b1111 #
#320
