

================================================================
== Vitis HLS Report for 'combine_and_peak_Pipeline_COMBINE'
================================================================
* Date:           Wed Feb  4 12:22:54 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        module3_fine_sync
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.480 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- COMBINE  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    556|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     537|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     537|    751|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_36s_36s_72_1_1_U15  |mul_36s_36s_72_1_1  |        0|   4|  0|  25|    0|
    |mul_36s_36s_72_1_1_U16  |mul_36s_36s_72_1_1  |        0|   4|  0|  25|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0|  50|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_186_p2                     |         +|   0|  0|  32|          32|          32|
    |add_ln65_fu_224_p2                     |         +|   0|  0|  79|          72|          72|
    |add_ln72_fu_254_p2                     |         +|   0|  0|  38|          31|           9|
    |i_5_fu_139_p2                          |         +|   0|  0|  38|          31|           1|
    |corr_im_fu_192_p2                      |         -|   0|  0|  32|          32|          32|
    |corr_re_fu_170_p2                      |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_133_p2                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln69_fu_244_p2                    |      icmp|   0|  0|  38|          31|           8|
    |icmp_ln70_fu_249_p2                    |      icmp|   0|  0|  55|          48|          48|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |max_metric_1_fu_263_p3                 |    select|   0|  0|  48|           1|          48|
    |max_metric_2_fu_278_p3                 |    select|   0|  0|  48|           1|          48|
    |max_pos_1_fu_270_p3                    |    select|   0|  0|  32|           1|          32|
    |max_pos_2_fu_286_p3                    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 556|         348|         430|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|   31|         62|
    |i_fu_68                  |   9|          2|   31|         62|
    |im_out_blk_n             |   9|          2|    1|          2|
    |max_metric_fu_60         |   9|          2|   48|         96|
    |max_pos_fu_64            |   9|          2|   32|         64|
    |re_out_blk_n             |   9|          2|    1|          2|
    |sum_out_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  147|        294|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |corr_im_reg_345                            |  32|   0|   32|          0|
    |corr_re_reg_340                            |  32|   0|   32|          0|
    |i_6_reg_330                                |  31|   0|   31|          0|
    |i_fu_68                                    |  31|   0|   31|          0|
    |icmp_ln57_reg_336                          |   1|   0|    1|          0|
    |max_metric_fu_60                           |  48|   0|   48|          0|
    |max_pos_fu_64                              |  32|   0|   32|          0|
    |metric_reg_360                             |  48|   0|   48|          0|
    |mul_ln65_1_reg_355                         |  72|   0|   72|          0|
    |mul_ln65_reg_350                           |  72|   0|   72|          0|
    |i_6_reg_330                                |  64|  32|   31|          0|
    |icmp_ln57_reg_336                          |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 537|  64|  441|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  combine_and_peak_Pipeline_COMBINE|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  combine_and_peak_Pipeline_COMBINE|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  combine_and_peak_Pipeline_COMBINE|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  combine_and_peak_Pipeline_COMBINE|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  combine_and_peak_Pipeline_COMBINE|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  combine_and_peak_Pipeline_COMBINE|  return value|
|re_out_dout             |   in|   40|     ap_fifo|                             re_out|       pointer|
|re_out_empty_n          |   in|    1|     ap_fifo|                             re_out|       pointer|
|re_out_read             |  out|    1|     ap_fifo|                             re_out|       pointer|
|re_out_num_data_valid   |   in|    3|     ap_fifo|                             re_out|       pointer|
|re_out_fifo_cap         |   in|    3|     ap_fifo|                             re_out|       pointer|
|im_out_dout             |   in|   40|     ap_fifo|                             im_out|       pointer|
|im_out_empty_n          |   in|    1|     ap_fifo|                             im_out|       pointer|
|im_out_read             |  out|    1|     ap_fifo|                             im_out|       pointer|
|im_out_num_data_valid   |   in|    3|     ap_fifo|                             im_out|       pointer|
|im_out_fifo_cap         |   in|    3|     ap_fifo|                             im_out|       pointer|
|sum_out_dout            |   in|   40|     ap_fifo|                            sum_out|       pointer|
|sum_out_empty_n         |   in|    1|     ap_fifo|                            sum_out|       pointer|
|sum_out_read            |  out|    1|     ap_fifo|                            sum_out|       pointer|
|sum_out_num_data_valid  |   in|    3|     ap_fifo|                            sum_out|       pointer|
|sum_out_fifo_cap        |   in|    3|     ap_fifo|                            sum_out|       pointer|
|length_1                |   in|   32|     ap_none|                           length_1|        scalar|
|max_pos_out             |  out|   32|      ap_vld|                        max_pos_out|       pointer|
|max_pos_out_ap_vld      |  out|    1|      ap_vld|                        max_pos_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

