Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/uvm/tb_top.sv" Line 3. Module tb_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv" Line 3. Module shift_bus_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv" Line 12. Module shift_register_8_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/uvm/tb_top.sv" Line 3. Module tb_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv" Line 3. Module shift_bus_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv" Line 12. Module shift_register_8_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" Line 4. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" Line 3. Module mux2_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/learning_project/learning_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "U:/Senior Design/Youssef/Scratch/learning/learning_project/learning_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.shift_bus_default
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.shift_register_8_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
