# üîß Step 4 - Build Project, Step by Step

**[üè† Home](../README.md)**

## üöÄ 1. C√†i ƒê·∫∑t **Nix** v√† **Openlane2**

Xem h∆∞·ªõng d·∫´n t·∫°i ƒë√¢y [Install Nix & Openlane2](https://openlane2.readthedocs.io/en/latest/getting_started/common/nix_installation/installation_linux.html).

## üìÅ 2. T·∫°o Project T·ª´ Caravel Template

T·∫°o 1 repo github t·ª´ template c·ªßa Caravel t·∫°i [Caravel project](https://github.com/efabless/caravel_user_project_ol2/generate).

M·ªü terminal, clone repo m·ªõi t·∫°o v·ªÅ, v√≠ d·ª•:
```sh
git clone https://github.com/truong92cdv/caravel_aes_accelerator.git ~/aes
```

## üìã 3. Chu·∫©n B·ªã File RTL

File RTL thi·∫øt k·∫ø s·∫Ω ƒë∆∞·ª£c ƒë·∫∑t trong th∆∞ m·ª•c **~/aes/verilog/rtl/**. File **user_project_wrapper.v** l√† wrapper ch·ª©a thi·∫øt k·∫ø c·ªßa ch√∫ng ta. B·∫°n c·∫ßn s·ª≠a l·∫°i ƒëo·∫°n code *user project is instantiated  here*. ƒê·ªìng th·ªùi copy c√°c file thi·∫øt k·∫ø c·ªßa **aes** v·ªÅ c√πng th∆∞ m·ª•c. B·∫°n c√≥ th·ªÉ copy th·ªß c√¥ng ho·∫∑c d√πng script download t√¥i ƒë√£ t·∫°o s·∫µn:
```sh
curl -s https://raw.githubusercontent.com/truong92cdv/aes/refs/heads/main/script/download.sh ~/download.sh
chmod +x ~/download.sh
~/download.sh https://github.com/truong92cdv/aes/rtl ~/aes/verilog/rtl
```

Folder **rtl** g·ªìm c√°c file sau:

![4_rtl](../images/4_rtl.png)

## üèóÔ∏è 4. T·∫°o Macro AES Wishbone Wrapper V·ªõi Openlane

T·∫°o th∆∞ m·ª•c ch·ª©a AES wishbone wrapper
```sh
mkdir -p ~/aes/openlane/aes_wb_wrapper
```

T·∫°o file **~/aes/openlane/aes_wb_wrapper/config.json** v√† c·∫•u h√¨nh nh∆∞ sau:
```json
{
    "DESIGN_NAME": "aes_wb_wrapper",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 25,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/aes.v",
        "dir::../../verilog/rtl/aes_core.v",
        "dir::../../verilog/rtl/aes_decipher_block.v",
        "dir::../../verilog/rtl/aes_encipher_block.v",
        "dir::../../verilog/rtl/aes_inv_sbox.v",
        "dir::../../verilog/rtl/aes_key_mem.v",
        "dir::../../verilog/rtl/aes_sbox.v",
        "dir::../../verilog/rtl/aes_wb_wrapper.v"
    ],
    "FP_CORE_UTIL": 40
}
```

## ‚ö° 5. Ch·∫°y Openlane2 Flow Cho Macro AES Wishbone Wrapper

Kh·ªüi ch·∫°y Openlane2 trong m√¥i tr∆∞·ªùng nix-shell, thay ƒë·ªïi ƒë∆∞·ªùng d·∫´n theo v·ªã tr√≠ c√†i ƒë·∫∑t openlane2 c·ªßa b·∫°n.
```sh
nix-shell --pure ~/openlane2/shell.nix
```

Ch·∫°y flow thi·∫øt k·∫ø v·ªõi Openlane2. H√£y ƒë·∫£m b·∫£o b·∫°n ƒëang trong m√¥i tr∆∞·ªùng **nix-shell**
```sh
[nix-shell:~]$ openlane ~/aes/openlane/aes_wb_wrapper/config.json
```
ƒê·ª£i flow ch·∫°y ho√†n t·∫•t, kho·∫£ng 20 ph√∫t :(

M·ªü KLayout xem k·∫øt qu·∫£

```sh
[nix-shell:~]$ openlane --last-run --flow openinklayout ~/aes/openlane/aes_wb_wrapper/config.json
```

![4_klayout_1](../images/4_klayout_1.png)

ƒê·ªÉ nh√¨n r√µ layout nh∆∞ tr√™n h√¨nh, b·∫°n c·∫ßn t·∫Øt c√°c layer ***areaid.lowTapDensity*** v√† ***areaid.standardc*** (double-click v√†o layer t∆∞∆°ng ·ª©ng trong KLayout).

## üìä 6. Ki·ªÉm Tra K·∫øt Qu·∫£ Timing

Khi flow ho√†n t·∫•t, b·∫°n s·∫Ω th·∫•y 1 folder c√≥ d·∫°ng **~/aes/openlane/aes_wb_wrapper/runs/RUN_2025-08-16_21-08-31**. T√™n folder **RUN_xx** thay ƒë·ªïi theo m·ªói l·∫ßn ch·∫°y flow. ƒê√¢y l√† folder ch·ª©a k·∫øt qu·∫£ ch·∫°y Openlane.

### üîç Ki·ªÉm Tra Antennas
Ki·ªÉm tra file **~/aes/openlane/aes_wb_wrapper/runs/RUN_xx/xx-openroad-checkantennas-1/reports/antenna_summary.rpt**. B·∫°n s·∫Ω th·∫•y r·∫•t nhi·ªÅu l·ªói ***antenna violations***:

![4_antennacheck_1](../images/4_antennacheck_1.png)

### ‚è±Ô∏è Ki·ªÉm Tra STA
Ki·ªÉm tra file **~/aes/openlane/aes_wb_wrapper/runs/RUN_xx/xx-openroad-stapostpnr/summary.rpt**. K·∫øt qu·∫£ cho th·∫•y kh√¥ng c√≥ l·ªói ***hold violation*** v√† ***setup violation***, nh∆∞ng c√≥ nhi·ªÅu l·ªói ***max cap*** v√† ***max slew violation***. Trong ƒë√≥, corner **max_ss_100C_1v60** g√¢y ra nhi·ªÅu l·ªói nh·∫•t:

![4_sta_1](../images/4_sta_1.png)

### ‚úÖ Ki·ªÉm Tra DRC

Ki·ªÉm tra Magic.DRC t·∫°i file **~/aes/openlane/aes_wb_wrapper/runs/RUN_xx/xx-magic-drc/reports/drc_violations.magic.rpt**. K·∫øt qu·∫£ ki·ªÉm tra DRC v·ªõi Magic kh√¥ng c√≥ l·ªói.

```
aes_wb_wrapper
----------------------------------------
[INFO] COUNT: 0
[INFO] Should be divided by 3 or 4
```

Ki·ªÉm tra KLayout.DRC t·∫°i file **~/aes/openlane/aes_wb_wrapper/runs/RUN_xx/xx-klayout-drc/reports/drc_violations.klayout.json**. K·∫øt qu·∫£ ki·ªÉm tra DRC v·ªõi KLayout kh√¥ng c√≥ l·ªói (total: 0).

```
{
    ...
    "areaid_re_OFFGRID": 0,
    "total": 0
}
```

### üîó Ki·ªÉm Tra LVS

Ki·ªÉm tra Netgen.LVS t·∫°i file **~/aes/openlane/aes_wb_wrapper/runs/RUN_xx/xx-netgen-lvs/reports/lvs.netgen.rpt**. K·∫øt qu·∫£ ki·ªÉm tra LVS v·ªõi Netgen OK.

```
...
Cell pin lists are equivalent.
Device classes aes_wb_wrapper and aes_wb_wrapper are equivalent.
Final result: Circuits match uniquely.
```

## üõ†Ô∏è 7. Kh·∫Øc Ph·ª•c L·ªói

ƒê·ªÉ fix c√°c l·ªói timing tr√™n, c·∫ßn s·ª≠a l·∫°i file **~/aes/openlane/aes_wb_wrapper/config.json** nh∆∞ sau:

```json
{
    "DESIGN_NAME": "aes_wb_wrapper",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 25,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/aes.v",
        "dir::../../verilog/rtl/aes_core.v",
        "dir::../../verilog/rtl/aes_decipher_block.v",
        "dir::../../verilog/rtl/aes_encipher_block.v",
        "dir::../../verilog/rtl/aes_inv_sbox.v",
        "dir::../../verilog/rtl/aes_key_mem.v",
        "dir::../../verilog/rtl/aes_sbox.v",
        "dir::../../verilog/rtl/aes_wb_wrapper.v"
    ],
    "FP_CORE_UTIL": 40,
    "GRT_ANTENNA_ITERS": 10,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "HEURISTIC_ANTENNA_THRESHOLD": 200,
    "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
    "DEFAULT_CORNER": "max_ss_100C_1v60",
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "PNR_SDC_FILE": "dir::pnr.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
```

T·∫°o th√™m 2 file **~/aes/openlane/aes_wb_wrapper/pnr.sdc** v√† **~/aes/openlane/aes_wb_wrapper/signoff.sdc**. Copy 2 file t√¥i ƒë√£ t·∫°o s·∫µn v·ªÅ:

```sh
curl -s https://raw.githubusercontent.com/truong92cdv/aes/refs/heads/main/config/pnr.sdc ~/aes/openlane/aes_wb_wrapper/pnr.sdc
curl -s https://raw.githubusercontent.com/truong92cdv/aes/refs/heads/main/config/signoff.sdc ~/aes/openlane/aes_wb_wrapper/signoff.sdc
```

## üîÑ 8. Ch·∫°y L·∫°i Openlane2 Flow, Ki·ªÉm Tra K·∫øt Qu·∫£ Timing

```sh
[nix-shell:~]$ openlane ~/aes/openlane/aes_wb_wrapper/config.json
```

Khi flow ho√†n t·∫•t, b·∫°n s·∫Ω th·∫•y 1 folder **RUN_xx** m·ªõi **~/aes/openlane/aes_wb_wrapper/runs/RUN_2025-08-16_22-12-58**. 

### üîç Ki·ªÉm Tra L·∫°i Antennas

Ki·ªÉm tra file **~/aes/openlane/aes_wb_wrapper/runs/RUN_xx/xx-openroad-checkantennas-1/reports/antenna_summary.rpt**. C√°c l·ªói ***antenna violations*** gi·∫£m ƒëi ƒë√°ng k·ªÉ:

![4_antennacheck_2](../images/4_antennacheck_2.png)

### ‚è±Ô∏è Ki·ªÉm Tra L·∫°i STA

Ki·ªÉm tra file **~/aes/openlane/aes_wb_wrapper/runs/RUN_xx/xx-openroad-stapostpnr/summary.rpt**. T·∫•t c·∫£ c√°c l·ªói STA ƒë√£ ƒë∆∞·ª£c kh·∫Øc ph·ª•c

![4_sta_2](../images/4_sta_2.png)

## üíæ 9. L∆∞u K·∫øt Qu·∫£ Layout Macro AES Wishbone Wrapper

```sh
[nix-shell:~]$ bash ~/aes/openlane/copy_views.sh ~/aes aes_wb_wrapper RUN_TAG
```

Thay **RUN_TAG** b·∫±ng t√™n folder **RUN_xx** m·ªõi ch·∫°y th√†nh c√¥ng

## üéØ 10. T·∫°o Macro User Project Wrapper

User Project Wrapper l√† macro b√™n trong chip Caravel d√†nh ri√™ng cho ng∆∞·ªùi d√πng. V·ªõi c√°c c·∫•u h√¨nh fixed Floorplan, fixed I/Os pin, fixed power rings kh√¥ng ƒë∆∞·ª£c thay ƒë·ªïi. 
Ki·ªÉm tra file **~/aes/openlane/user_project_wrapper/config.json**. B·∫°n c·∫ßn s·ª≠a ƒë·ªïi ƒëo·∫°n khai b√°o Macro, thay **user_proj_example** th√†nh **aes_wb_wrapper**. ƒê·∫∑t macro ·ªü v·ªã tr√≠ g√≥c d∆∞·ªõi tr√°i [10, 20]:

```json
    "MACROS": {
        "aes_wb_wrapper": {
            "gds": [
                "dir::../../gds/aes_wb_wrapper.gds"
            ],
            "lef": [
                "dir::../../lef/aes_wb_wrapper.lef"
            ],
            "instances": {
                "mprj": {
                    "location": [10, 20],
                    "orientation": "N"
                }
            },
            "nl": [
                "dir::../../verilog/gl/aes_wb_wrapper.v"
            ],
            "spef": {
                "min_*": [
                    "dir::../../spef/multicorner/aes_wb_wrapper.min.spef"
                ],
                "nom_*": [
                    "dir::../../spef/multicorner/aes_wb_wrapper.nom.spef"
                ],
                "max_*": [
                    "dir::../../spef/multicorner/aes_wb_wrapper.max.spef"
                ]
            },
            "lib": {
                "*": "dir::../../lib/aes_wb_wrapper.lib"
            }
        }
    },
```

Thay ƒë·ªïi power pins cho ph√π h·ª£p v·ªõi power pins c·ªßa macro

```json
    "PDN_MACRO_CONNECTIONS": ["mprj vccd2 vssd2 VPWR VGND"],
```

Ngo√†i ra, b·∫°n c·∫ßn s·ª≠a ƒë·ªïi file **~/aes/openlane/aes_wb_wrapper/config.json**, th√™m c·∫•u h√¨nh **FP_PIN_ORDER_CFG**:

```json
{
    "DESIGN_NAME": "aes_wb_wrapper",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 25,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/aes.v",
        "dir::../../verilog/rtl/aes_core.v",
        "dir::../../verilog/rtl/aes_decipher_block.v",
        "dir::../../verilog/rtl/aes_encipher_block.v",
        "dir::../../verilog/rtl/aes_inv_sbox.v",
        "dir::../../verilog/rtl/aes_key_mem.v",
        "dir::../../verilog/rtl/aes_sbox.v",
        "dir::../../verilog/rtl/aes_wb_wrapper.v"
    ],
    "FP_CORE_UTIL": 40,
    "GRT_ANTENNA_ITERS": 10,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "HEURISTIC_ANTENNA_THRESHOLD": 200,
    "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
    "DEFAULT_CORNER": "max_ss_100C_1v60",
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "PNR_SDC_FILE": "dir::pnr.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}
```

ƒê·ªìng th·ªùi, t·∫°o file **~/aes/openlane/aes_wb_wrapper/pin_order.cfg** c√≥ n·ªôi dung sau, ƒë·ªÉ ƒë·∫∑t c√°c ch√¢n pin c·ªßa aes_wb_wrapper xu·ªëng ph√≠a d∆∞·ªõi:

```
#S
wb_.*
wbs_.*
```

## üîÑ 11. Ch·∫°y L·∫°i Openlane Flow Cho **aes_wb_wrapper**

```sh
[nix-shell:~]$ openlane ~/aes/openlane/aes_wb_wrapper/config.json
```

Ki·ªÉm tra l·∫°i c√°c reports, l∆∞u k·∫øt qu·∫£

```sh
[nix-shell:~]$ bash ~/aes/openlane/copy_views.sh ~/aes aes_wb_wrapper RUN_TAG
```

## üöÄ 12. Ch·∫°y Openlane Flow Cho **user_project_wrapper**

```sh
[nix-shell:~]$ openlane ~/aes/openlane/user_project_wrapper/config.json
```

M·ªü KLayout xem k·∫øt qu·∫£

```sh
[nix-shell:~]$ openlane --last-run --flow openinklayout ~/aes/openlane/user_project_wrapper/config.json
```

![4_klayout_2](../images/4_klayout_2.png)

## üìä 13. Ki·ªÉm Tra L·∫°i K·∫øt Qu·∫£ Timing, L∆∞u K·∫øt Qu·∫£

Ki·ªÉm tra file **~/aes/openlane/user_project_wrapper/runs/RUN_xx/xx-openroad-stapostpnr/summary.rpt**.


**üíæ L∆∞u K·∫øt Qu·∫£**

```sh
[nix-shell:~]$ bash ~/aes/openlane/copy_views.sh ~/aes user_project_wrapper RUN_TAG
```

---

**[üöÄ Step 5 - Future Devs](05_future_devs.md)** - H∆∞·ªõng Ph√°t Tri·ªÉn T∆∞∆°ng Lai
