#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct  9 22:19:18 2019
# Process ID: 2912
# Current directory: F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4004 F:\FILE\FPGA\ZYNQ\zynq_7035\004_FPGA_HDMI\hdmi_display_demon_720P\S01_CH11_hdmi_display_demon_720P\S01_CH11_hdmi_display_demon_1080P\hdmi_display_demon\hdmi_display_demon.xpr
# Log file: F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.xpr
update_compile_order -fileset sources_1
reset_run synth_1
reset_run clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
add_files -norecurse {F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0.veo}
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_1 -dir F:/FILE/Xilinx/Miz7035/My_ip_lib
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {337.616} CONFIG.CLKOUT1_PHASE_ERROR {322.999} CONFIG.CLKOUT2_JITTER {258.703} CONFIG.CLKOUT2_PHASE_ERROR {322.999}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_2/clk_wiz_1.xci]
generate_target all [get_files  f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_2/clk_wiz_1.xci]
export_ip_user_files -of_objects [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_2/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_2/clk_wiz_1.xci]
launch_runs -jobs 12 clk_wiz_1_synth_1
export_simulation -of_objects [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_2/clk_wiz_1.xci] -directory F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/sim_scripts -ip_user_files_dir F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files -ipstatic_source_dir F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.cache/compile_simlib/modelsim} {questa=F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.cache/compile_simlib/questa} {riviera=F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.cache/compile_simlib/riviera} {activehdl=F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_2/clk_wiz_1.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_1 f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_2/clk_wiz_1.xci
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0.veo] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.ip_user_files/ip/clk_wiz_0/clk_wiz_0.veo
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.upgrade_log] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.upgrade_log
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.upgrade_log] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/zynq_7035/004_FPGA_HDMI/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.upgrade_log
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property flow {Vivado Synthesis 2017} [get_runs synth_1]
update_ip_catalog
update_ip_catalog
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
