
generated	/home/shetals/TACAS2018/Benchmarks/tacasBenchmarks/verilog/pdtpmsrotate32_all_bit_differing_from_cycle.v	prolient	arbitrary_boolean_combinations	1545	37	167	externally-supplied	42.621620	1541	1	13.189189	452	1	0.925961	8	0	333	1068	1174	1067	21346	17	78	11565	466	7132	3
