

================================================================
== Vivado HLS Report for 'image_filter_CvtColor_1'
================================================================
* Date:           Thu Jun 23 12:19:10 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        text_isolation_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      3.40|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     52|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     23|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_146_p2        |     +    |      0|  0|  11|          11|           1|
    |j_2_fu_161_p2        |     +    |      0|  0|  11|          11|           1|
    |exitcond2_fu_141_p2  |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_156_p2   |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_55        |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_95        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  52|          48|          28|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    |i_reg_114  |  11|          2|   11|         22|
    |j_reg_125  |  11|          2|   11|         22|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          9|   23|         49|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond_reg_186       |   1|   0|    1|          0|
    |i_2_reg_181            |  11|   0|   11|          0|
    |i_reg_114              |  11|   0|   11|          0|
    |j_reg_125              |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  41|   0|   41|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | image_filter_CvtColor.1 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | image_filter_CvtColor.1 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | image_filter_CvtColor.1 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | image_filter_CvtColor.1 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | image_filter_CvtColor.1 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | image_filter_CvtColor.1 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | image_filter_CvtColor.1 | return value |
|p_src_rows_V_read             |  in |   12|   ap_none  |    p_src_rows_V_read    |    scalar    |
|p_src_cols_V_read             |  in |   12|   ap_none  |    p_src_cols_V_read    |    scalar    |
|p_src_data_stream_V_dout      |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n   |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read      | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_0_V_din     | out |    8|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_0_V_write   | out |    1|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_1_V_din     | out |    8|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_1_V_write   | out |    1|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_2_V_din     | out |    8|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_dst_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_dst_data_stream_2_V_write   | out |    1|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str187, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str188, [1 x i8]* @str188, [8 x i8]* @str187)

ST_1: stg_7 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @str175, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str176, [1 x i8]* @str176, [8 x i8]* @str175)

ST_1: stg_8 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @str171, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str172, [1 x i8]* @str172, [8 x i8]* @str171)

ST_1: stg_9 [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @str167, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str168, [1 x i8]* @str168, [8 x i8]* @str167)

ST_1: p_src_cols_V_read_6 [1/1] 0.00ns
.preheader.preheader:4  %p_src_cols_V_read_6 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_6 [1/1] 0.00ns
.preheader.preheader:5  %p_src_rows_V_read_6 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_12 [1/1] 1.57ns
.preheader.preheader:6  br label %.preheader


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
.preheader:0  %i = phi i11 [ %i_2, %2 ], [ 0, %.preheader.preheader ]

ST_2: i_cast [1/1] 0.00ns
.preheader:1  %i_cast = zext i11 %i to i12

ST_2: exitcond2 [1/1] 2.14ns
.preheader:2  %exitcond2 = icmp eq i12 %i_cast, %p_src_rows_V_read_6

ST_2: stg_16 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i11 %i, 1

ST_2: stg_18 [1/1] 0.00ns
.preheader:5  br i1 %exitcond2, label %3, label %0

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_2: tmp_24 [1/1] 0.00ns
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_2: stg_21 [1/1] 1.57ns
:2  br label %1

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i11 [ 0, %0 ], [ %j_2, %"operator<<.exit" ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i11 %j to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %j_cast, %p_src_cols_V_read_6

ST_3: stg_26 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_2 [1/1] 1.84ns
:4  %j_2 = add i11 %j, 1

ST_3: stg_28 [1/1] 0.00ns
:5  br i1 %exitcond, label %2, label %"operator<<.exit"


 <State 4>: 3.40ns
ST_4: stg_29 [1/1] 0.00ns
operator<<.exit:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_4: tmp_25 [1/1] 0.00ns
operator<<.exit:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_4: stg_31 [1/1] 0.00ns
operator<<.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_26 [1/1] 0.00ns
operator<<.exit:3  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_33 [1/1] 0.00ns
operator<<.exit:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp [1/1] 1.70ns
operator<<.exit:5  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_4: empty [1/1] 0.00ns
operator<<.exit:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_26)

ST_4: tmp_28 [1/1] 0.00ns
operator<<.exit:7  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_37 [1/1] 0.00ns
operator<<.exit:8  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_38 [1/1] 1.70ns
operator<<.exit:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp)

ST_4: stg_39 [1/1] 1.70ns
operator<<.exit:10  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp)

ST_4: stg_40 [1/1] 1.70ns
operator<<.exit:11  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp)

ST_4: empty_75 [1/1] 0.00ns
operator<<.exit:12  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_28)

ST_4: empty_76 [1/1] 0.00ns
operator<<.exit:13  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_25)

ST_4: stg_43 [1/1] 0.00ns
operator<<.exit:14  br label %1


 <State 5>: 0.00ns
ST_5: empty_77 [1/1] 0.00ns
:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_24)

ST_5: stg_45 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5cb3f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5d2730; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xd5c9f90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd5c86d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd5c8ca0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd5c9270; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6               (specinterface    ) [ 000000]
stg_7               (specinterface    ) [ 000000]
stg_8               (specinterface    ) [ 000000]
stg_9               (specinterface    ) [ 000000]
p_src_cols_V_read_6 (read             ) [ 001111]
p_src_rows_V_read_6 (read             ) [ 001111]
stg_12              (br               ) [ 011111]
i                   (phi              ) [ 001000]
i_cast              (zext             ) [ 000000]
exitcond2           (icmp             ) [ 001111]
stg_16              (speclooptripcount) [ 000000]
i_2                 (add              ) [ 011111]
stg_18              (br               ) [ 000000]
stg_19              (specloopname     ) [ 000000]
tmp_24              (specregionbegin  ) [ 000111]
stg_21              (br               ) [ 001111]
stg_22              (ret              ) [ 000000]
j                   (phi              ) [ 000100]
j_cast              (zext             ) [ 000000]
exitcond            (icmp             ) [ 001111]
stg_26              (speclooptripcount) [ 000000]
j_2                 (add              ) [ 001111]
stg_28              (br               ) [ 000000]
stg_29              (specloopname     ) [ 000000]
tmp_25              (specregionbegin  ) [ 000000]
stg_31              (specpipeline     ) [ 000000]
tmp_26              (specregionbegin  ) [ 000000]
stg_33              (specprotocol     ) [ 000000]
tmp                 (read             ) [ 000000]
empty               (specregionend    ) [ 000000]
tmp_28              (specregionbegin  ) [ 000000]
stg_37              (specprotocol     ) [ 000000]
stg_38              (write            ) [ 000000]
stg_39              (write            ) [ 000000]
stg_40              (write            ) [ 000000]
empty_75            (specregionend    ) [ 000000]
empty_76            (specregionend    ) [ 000000]
stg_43              (br               ) [ 001111]
empty_77            (specregionend    ) [ 000000]
stg_45              (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str187"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str188"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str175"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str176"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str171"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str172"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str167"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str168"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_src_cols_V_read_6_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_src_rows_V_read_6_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="stg_38_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_39_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_39/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_40_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_40/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="1"/>
<pin id="116" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="j_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="0" index="1" bw="12" slack="1"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="2"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="p_src_cols_V_read_6_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="2"/>
<pin id="169" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="p_src_rows_V_read_6_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="1"/>
<pin id="174" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="exitcond2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="exitcond_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="84" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="70" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="84" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="118" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="118" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="129" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="129" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="72" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="175"><net_src comp="78" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="180"><net_src comp="141" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="146" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="189"><net_src comp="156" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="161" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {4 }
	Port: p_dst_data_stream_1_V | {4 }
	Port: p_dst_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond2 : 2
		i_2 : 1
		stg_18 : 3
	State 3
		j_cast : 1
		exitcond : 2
		j_2 : 1
		stg_28 : 3
	State 4
		empty : 1
		empty_75 : 1
		empty_76 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        exitcond2_fu_141        |    0    |    14   |
|          |         exitcond_fu_156        |    0    |    14   |
|----------|--------------------------------|---------|---------|
|    add   |           i_2_fu_146           |    0    |    11   |
|          |           j_2_fu_161           |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          | p_src_cols_V_read_6_read_fu_72 |    0    |    0    |
|   read   | p_src_rows_V_read_6_read_fu_78 |    0    |    0    |
|          |         tmp_read_fu_84         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       stg_38_write_fu_90       |    0    |    0    |
|   write  |       stg_39_write_fu_98       |    0    |    0    |
|          |       stg_40_write_fu_106      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |          i_cast_fu_137         |    0    |    0    |
|          |          j_cast_fu_152         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    50   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond2_reg_177     |    1   |
|      exitcond_reg_186     |    1   |
|        i_2_reg_181        |   11   |
|         i_reg_114         |   11   |
|        j_2_reg_190        |   11   |
|         j_reg_125         |   11   |
|p_src_cols_V_read_6_reg_167|   12   |
|p_src_rows_V_read_6_reg_172|   12   |
+---------------------------+--------+
|           Total           |   70   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   50   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   70   |    -   |
+-----------+--------+--------+
|   Total   |   70   |   50   |
+-----------+--------+--------+
