# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:42:51 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/io/avmm_sdram_read_wrapper.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:42:51 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:42:54 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read operation start, waiting...
# Read wait done. address: 20000000, burstcount:   11
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Read data: 02f3eceae5ddf1e0dfe6f1fff1e4f1ea
# Read data: 07e6f6f2f4e5ececebeeecf9eeedf7f0
# Read data: e5ede7ebf5efe6eefbeaedf0eeeaece5
# Read done
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(90)
#    Time: 2800 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 90
quit -sim
# End time: 13:43:29 on Mar 22,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/*.sv                        simulation/sdram_bfm/sdram_bfm_test.sv           simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:43:30 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	bram_mux
# 	sdram_read_mux
# 	sdram_bfm_test
# End time: 13:43:30 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/*.sv                        simulation/sdram_bfm/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:43:56 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	bram_mux
# 	sdram_read_mux
# 	sdram_bfm_test
# End time: 13:43:56 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv                        simulation/sdram_bfm/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:44:34 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/param_fetcher.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(76): (vlog-2892) Net type of 'eu_group' was not explicitly declared.
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(77): (vlog-2892) Net type of 'ex_idx' was not explicitly declared.
# -- Compiling module eu_top
# ** Error: (vlog-13069) design_rtl/exec_unit/eu_top.sv(21): near "output": syntax error, unexpected output, expecting ')'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module param_fetcher
# ** Error: design_rtl/io/param_fetcher.sv(64): (vlog-2730) Undefined variable: 'AVALON_W'.
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 13:44:34 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/sdram_bfm/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:47:31 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/param_fetcher.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(76): (vlog-2892) Net type of 'eu_group' was not explicitly declared.
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(77): (vlog-2892) Net type of 'ex_idx' was not explicitly declared.
# -- Compiling module eu_top
# ** Error: (vlog-13069) design_rtl/exec_unit/eu_top.sv(21): near "output": syntax error, unexpected output, expecting ')'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module param_fetcher
# ** Error: design_rtl/io/param_fetcher.sv(64): (vlog-2730) Undefined variable: 'AVALON_W'.
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 13:47:31 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:47:47 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/param_fetcher.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(76): (vlog-2892) Net type of 'eu_group' was not explicitly declared.
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(77): (vlog-2892) Net type of 'ex_idx' was not explicitly declared.
# -- Compiling module eu_top
# ** Error: (vlog-13069) design_rtl/exec_unit/eu_top.sv(21): near "output": syntax error, unexpected output, expecting ')'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module param_fetcher
# ** Error: design_rtl/io/param_fetcher.sv(64): (vlog-2730) Undefined variable: 'AVALON_W'.
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 13:47:47 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:48:07 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(76): (vlog-2892) Net type of 'eu_group' was not explicitly declared.
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(77): (vlog-2892) Net type of 'ex_idx' was not explicitly declared.
# -- Compiling module eu_top
# ** Error: (vlog-13069) design_rtl/exec_unit/eu_top.sv(21): near "output": syntax error, unexpected output, expecting ')'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 13:48:07 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:48:17 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(76): (vlog-2892) Net type of 'eu_group' was not explicitly declared.
# ** Error (suppressible): design_rtl/ctrl_unit/inst_decode.sv(77): (vlog-2892) Net type of 'ex_idx' was not explicitly declared.
# -- Compiling module eu_top
# ** Error (suppressible): design_rtl/exec_unit/eu_top.sv(16): (vlog-2892) Net type of 'sdram_read_sel' was not explicitly declared.
# ** Error: design_rtl/exec_unit/eu_top.sv(37): 'sdram_read_intf' is an unknown type.
# Or did you omit the '()' for an instantiation?
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 13:48:17 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:03:56 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# ** Error (suppressible): design_rtl/exec_unit/eu_top.sv(16): (vlog-2892) Net type of 'sdram_read_sel' was not explicitly declared.
# ** Error: design_rtl/exec_unit/eu_top.sv(37): 'sdram_read_intf' is an unknown type.
# Or did you omit the '()' for an instantiation?
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:03:56 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:04:39 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# ** Error (suppressible): design_rtl/exec_unit/eu_top.sv(16): (vlog-2892) Net type of 'sdram_read_sel' was not explicitly declared.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:04:39 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:05:00 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(7): (vlog-2892) Net type of 'read_data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_f2h.sv(10): (vlog-2892) Net type of 'read_en_in' was not explicitly declared.
# -- Compiling module pio32_h2f
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(4): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(5): (vlog-2892) Net type of 'rst_n' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(7): (vlog-2892) Net type of 'write_en_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/io/pio32_h2f.sv(8): (vlog-2892) Net type of 'write_data_in' was not explicitly declared.
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:05:00 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:05:57 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# ** Error (suppressible): simulation/all_fpga_sim/hps_bfm.sv(9): (vlog-2892) Net type of 'f2h_pio32' was not explicitly declared.
# ** Error (suppressible): simulation/all_fpga_sim/hps_bfm.sv(10): (vlog-2892) Net type of 'f2h_write' was not explicitly declared.
# End time: 14:05:57 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 21
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:06:28 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:06:28 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(105): (vopt-13259) Missing instance name in instantiation of module/program/interface 'avmm_sdram_bfm'.
# ** Error: simulation/all_fpga_sim/all_top_tb.sv(128): Module 'design_top' is not defined.
#  For instance 'i_design_top' at path 'all_top_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(105): (vopt-13259) Missing instance name in instantiation of module/program/interface 'avmm_sdram_bfm'.
# ** Error: simulation/all_fpga_sim/all_top_tb.sv(128): Module 'design_top' is not defined.
#  For instance 'i_design_top' at path 'all_top_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv                        simulation/sdram_bfm/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:08:40 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	avmm_sdram_wrapper
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	sdram_bfm_test
# End time: 14:08:40 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(105): (vopt-13259) Missing instance name in instantiation of module/program/interface 'avmm_sdram_bfm'.
# ** Error: simulation/all_fpga_sim/all_top_tb.sv(128): Module 'design_top' is not defined.
#  For instance 'i_design_top' at path 'all_top_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=3.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv                        simulation/sdram_bfm/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:09:01 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	avmm_sdram_wrapper
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	sdram_bfm_test
# End time: 14:09:01 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(105): (vopt-13259) Missing instance name in instantiation of module/program/interface 'avmm_sdram_bfm'.
# ** Error: simulation/all_fpga_sim/all_top_tb.sv(128): Module 'design_top' is not defined.
#  For instance 'i_design_top' at path 'all_top_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=8, Warnings=4.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:09:16 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:09:16 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: simulation/all_fpga_sim/all_top_tb.sv(128): Module 'design_top' is not defined.
#  For instance 'i_design_top' at path 'all_top_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=5.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv                        simulation/sdram_bfm/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:09:55 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	avmm_sdram_wrapper
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	sdram_bfm_test
# End time: 14:09:55 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv                        simulation/sdram_bfm/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:10:41 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	avmm_sdram_wrapper
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	sdram_bfm_test
# End time: 14:10:41 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: simulation/all_fpga_sim/all_top_tb.sv(128): Module 'design_top' is not defined.
#  For instance 'i_design_top' at path 'all_top_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=10, Warnings=6.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:11:27 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:11:27 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           design_rtl/*.sv              ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:12:40 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	saturate
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:12:40 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           design_rtl/design_top.sv     ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:12:57 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	saturate
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:12:57 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv           design_rtl/design_top.sv     ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:13:14 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	saturate
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:13:14 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): design_rtl/exec_unit/eu_top.sv(38): (vopt-2912) Port 'sdram_read_sel' not found in module 'sdram_read_mux' (1st connection).
# ** Error: design_rtl/exec_unit/eu_top.sv(47): Module 'stmm_wrapper' is not defined.
#  For instance 'i_stmm_wrapper' at path 'all_top_tb.i_design_top.i_eu_top'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=12, Warnings=7.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/**/*.sv                        simulation/sdram_bfm/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:13:55 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	ctrl_unit
# 	eu_top
# 	avmm_sdram_wrapper
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	rf_wrapper
# 	priority_encoder
# 	saturate
# 	sdram_bfm_test
# End time: 14:13:55 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: design_rtl/exec_unit/eu_top.sv(47): Module 'stmm_wrapper' is not defined.
#  For instance 'i_stmm_wrapper' at path 'all_top_tb.i_design_top.i_eu_top'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=13, Warnings=8.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/***/*.sv           design_rtl/design_top.sv     ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:15:47 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	saturate
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:15:48 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/ctrl_unit/**/*.sv           design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/**/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/**/*.sv            design_rtl/interface/*.sv               design_rtl/io/**/*.sv                   design_rtl/io/*.sv                      design_rtl/register_file/**/*.sv        design_rtl/register_file/*.sv           design_rtl/support/**/*.sv              design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:18:57 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/**/*.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/add/add.sv design_rtl/exec_unit/add/add_fetch.sv design_rtl/exec_unit/add/add_wrapper.sv design_rtl/exec_unit/attention/attention.sv design_rtl/exec_unit/convdp/convdp.sv design_rtl/exec_unit/layernorm/count_down.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layer_norm.sv design_rtl/exec_unit/layernorm/ln_fetch.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/silu/silu.sv design_rtl/exec_unit/silu/silu_wrapper.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/**/*.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/**/*.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/**/*.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/**/*.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# ** Error: (vlog-7) Failed to open design unit file "design_rtl/ctrl_unit/**/*.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:18:57 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 33
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#                 design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/**/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/**/*.sv            design_rtl/interface/*.sv               design_rtl/io/**/*.sv                   design_rtl/io/*.sv                      design_rtl/register_file/**/*.sv        design_rtl/register_file/*.sv           design_rtl/support/**/*.sv              design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v         ip_cores/ram_512x1408.v      simulation/all_fpga_sim/*.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:19:20 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/add/add.sv design_rtl/exec_unit/add/add_fetch.sv design_rtl/exec_unit/add/add_wrapper.sv design_rtl/exec_unit/attention/attention.sv design_rtl/exec_unit/convdp/convdp.sv design_rtl/exec_unit/layernorm/count_down.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layer_norm.sv design_rtl/exec_unit/layernorm/ln_fetch.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/silu/silu.sv design_rtl/exec_unit/silu/silu_wrapper.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/**/*.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/**/*.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/**/*.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/**/*.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module add
# -- Compiling module add_fetch
# -- Compiling module add_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/add/add_wrapper.sv(10): near ")": syntax error, unexpected ')'.
# -- Compiling module attention
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(50): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(94): (vlog-2730) Undefined variable: 'QKV_out'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(119): (vlog-2730) Undefined variable: 'DQ'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(135): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(136): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(157): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(196): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(199): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(207): (vlog-2730) Undefined variable: 'cnt_i'.
# -- Compiling module conv_dp
# ** Error: (vlog-13038) design_rtl/exec_unit/convdp/convdp.sv(16): near ")": Missing port in ansi port list.
# -- Compiling module count_down
# -- Compiling module gamma_path
# -- Compiling module layer_norm
# -- Compiling module ln_fetch
# -- Compiling interface ln_fetch_intf
# -- Compiling module SiLU
# ** Error: (vlog-13069) design_rtl/exec_unit/silu/silu.sv(4): near ".": syntax error, unexpected '.', expecting IDENTIFIER or DISCIPLINE_IDENTIFIER.
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "'B": syntax error, unexpected BASE, expecting ';'.
# ** Error: (vlog-13057) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "[end of file]": Expecting numeric digits.
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): (vlog-2730) Undefined variable: 'i'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(126): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module vvm
# -- Compiling module eu_top
# ** Error: (vlog-7) Failed to open design unit file "design_rtl/interface/**/*.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# ** Error: (vlog-7) Failed to open design unit file "design_rtl/io/**/*.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# ** Error: (vlog-7) Failed to open design unit file "design_rtl/register_file/**/*.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# ** Error: (vlog-7) Failed to open design unit file "design_rtl/support/**/*.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:19:21 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 21, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 33
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/**/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:20:12 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/add/add.sv design_rtl/exec_unit/add/add_fetch.sv design_rtl/exec_unit/add/add_wrapper.sv design_rtl/exec_unit/attention/attention.sv design_rtl/exec_unit/convdp/convdp.sv design_rtl/exec_unit/layernorm/count_down.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layer_norm.sv design_rtl/exec_unit/layernorm/ln_fetch.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/silu/silu.sv design_rtl/exec_unit/silu/silu_wrapper.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module add
# -- Compiling module add_fetch
# -- Compiling module add_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/add/add_wrapper.sv(10): near ")": syntax error, unexpected ')'.
# -- Compiling module attention
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(50): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(94): (vlog-2730) Undefined variable: 'QKV_out'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(119): (vlog-2730) Undefined variable: 'DQ'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(135): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(136): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(157): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(196): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(199): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(207): (vlog-2730) Undefined variable: 'cnt_i'.
# -- Compiling module conv_dp
# ** Error: (vlog-13038) design_rtl/exec_unit/convdp/convdp.sv(16): near ")": Missing port in ansi port list.
# -- Compiling module count_down
# -- Compiling module gamma_path
# -- Compiling module layer_norm
# -- Compiling module ln_fetch
# -- Compiling interface ln_fetch_intf
# -- Compiling module SiLU
# ** Error: (vlog-13069) design_rtl/exec_unit/silu/silu.sv(4): near ".": syntax error, unexpected '.', expecting IDENTIFIER or DISCIPLINE_IDENTIFIER.
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "'B": syntax error, unexpected BASE, expecting ';'.
# ** Error: (vlog-13057) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "[end of file]": Expecting numeric digits.
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): (vlog-2730) Undefined variable: 'i'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(126): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:20:12 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
cls
# invalid command name "cls"
clear
# [H[2J[3J
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/**/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:20:21 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/add/add.sv design_rtl/exec_unit/add/add_fetch.sv design_rtl/exec_unit/add/add_wrapper.sv design_rtl/exec_unit/attention/attention.sv design_rtl/exec_unit/convdp/convdp.sv design_rtl/exec_unit/layernorm/count_down.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layer_norm.sv design_rtl/exec_unit/layernorm/ln_fetch.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/silu/silu.sv design_rtl/exec_unit/silu/silu_wrapper.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module add
# -- Compiling module add_fetch
# -- Compiling module add_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/add/add_wrapper.sv(10): near ")": syntax error, unexpected ')'.
# -- Compiling module attention
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(50): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(94): (vlog-2730) Undefined variable: 'QKV_out'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(119): (vlog-2730) Undefined variable: 'DQ'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(135): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(136): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(157): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(196): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(199): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(207): (vlog-2730) Undefined variable: 'cnt_i'.
# -- Compiling module conv_dp
# ** Error: (vlog-13038) design_rtl/exec_unit/convdp/convdp.sv(16): near ")": Missing port in ansi port list.
# -- Compiling module count_down
# -- Compiling module gamma_path
# -- Compiling module layer_norm
# -- Compiling module ln_fetch
# -- Compiling interface ln_fetch_intf
# -- Compiling module SiLU
# ** Error: (vlog-13069) design_rtl/exec_unit/silu/silu.sv(4): near ".": syntax error, unexpected '.', expecting IDENTIFIER or DISCIPLINE_IDENTIFIER.
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "'B": syntax error, unexpected BASE, expecting ';'.
# ** Error: (vlog-13057) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "[end of file]": Expecting numeric digits.
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): (vlog-2730) Undefined variable: 'i'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(126): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:20:21 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              # design_rtl/exec_unit/**/*.sv           # design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:20:35 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv # design_rtl/exec_unit/add/add.sv design_rtl/exec_unit/add/add_fetch.sv design_rtl/exec_unit/add/add_wrapper.sv design_rtl/exec_unit/attention/attention.sv design_rtl/exec_unit/convdp/convdp.sv design_rtl/exec_unit/layernorm/count_down.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layer_norm.sv design_rtl/exec_unit/layernorm/ln_fetch.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/silu/silu.sv design_rtl/exec_unit/silu/silu_wrapper.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv # design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# ** Error: (vlog-7) Failed to open design unit file "#" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module add
# -- Compiling module add_fetch
# -- Compiling module add_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/add/add_wrapper.sv(10): near ")": syntax error, unexpected ')'.
# -- Compiling module attention
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(50): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(94): (vlog-2730) Undefined variable: 'QKV_out'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(119): (vlog-2730) Undefined variable: 'DQ'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(135): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(136): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(157): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(196): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(199): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(207): (vlog-2730) Undefined variable: 'cnt_i'.
# -- Compiling module conv_dp
# ** Error: (vlog-13038) design_rtl/exec_unit/convdp/convdp.sv(16): near ")": Missing port in ansi port list.
# -- Compiling module count_down
# -- Compiling module gamma_path
# -- Compiling module layer_norm
# -- Compiling module ln_fetch
# -- Compiling interface ln_fetch_intf
# -- Compiling module SiLU
# ** Error: (vlog-13069) design_rtl/exec_unit/silu/silu.sv(4): near ".": syntax error, unexpected '.', expecting IDENTIFIER or DISCIPLINE_IDENTIFIER.
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "'B": syntax error, unexpected BASE, expecting ';'.
# ** Error: (vlog-13057) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "[end of file]": Expecting numeric digits.
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): (vlog-2730) Undefined variable: 'i'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(126): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module vvm
# ** Error: (vlog-7) Failed to open design unit file "#" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:20:35 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/**/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:20:43 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/add/add.sv design_rtl/exec_unit/add/add_fetch.sv design_rtl/exec_unit/add/add_wrapper.sv design_rtl/exec_unit/attention/attention.sv design_rtl/exec_unit/convdp/convdp.sv design_rtl/exec_unit/layernorm/count_down.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layer_norm.sv design_rtl/exec_unit/layernorm/ln_fetch.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/silu/silu.sv design_rtl/exec_unit/silu/silu_wrapper.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module add
# -- Compiling module add_fetch
# -- Compiling module add_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/add/add_wrapper.sv(10): near ")": syntax error, unexpected ')'.
# -- Compiling module attention
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(50): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(94): (vlog-2730) Undefined variable: 'QKV_out'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(119): (vlog-2730) Undefined variable: 'DQ'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(135): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: (vlog-13069) design_rtl/exec_unit/attention/attention.sv(136): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(157): (vlog-2730) Undefined variable: 'cnt_i'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(196): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(199): (vlog-2730) Undefined variable: 'CALC_CELL'.
# ** Error: design_rtl/exec_unit/attention/attention.sv(207): (vlog-2730) Undefined variable: 'cnt_i'.
# -- Compiling module conv_dp
# ** Error: (vlog-13038) design_rtl/exec_unit/convdp/convdp.sv(16): near ")": Missing port in ansi port list.
# -- Compiling module count_down
# -- Compiling module gamma_path
# -- Compiling module layer_norm
# -- Compiling module ln_fetch
# -- Compiling interface ln_fetch_intf
# -- Compiling module SiLU
# ** Error: (vlog-13069) design_rtl/exec_unit/silu/silu.sv(4): near ".": syntax error, unexpected '.', expecting IDENTIFIER or DISCIPLINE_IDENTIFIER.
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "'B": syntax error, unexpected BASE, expecting ';'.
# ** Error: (vlog-13057) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "[end of file]": Expecting numeric digits.
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): (vlog-2730) Undefined variable: 'i'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(126): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:20:43 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:21:37 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "'B": syntax error, unexpected BASE, expecting ';'.
# ** Error: (vlog-13057) design_rtl/exec_unit/stmm/stmm_fetch.sv(118): near "[end of file]": Expecting numeric digits.
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): (vlog-2730) Undefined variable: 'i'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(126): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:21:38 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:21:56 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): (vlog-2730) Undefined variable: 'i'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(66): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(126): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:21:56 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv           design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:22:07 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(34): 'bram_intf' is an unknown type.
# Or did you omit the '()' for an instantiation?
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(115): Nonconstant index into instance array 'i_rmio_intf'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(116): Nonconstant index into instance array 'i_rmio_intf'.
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:22:07 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:26:47 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(124): Nonconstant index into instance array 'i_rmio_intf'.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(125): Nonconstant index into instance array 'i_rmio_intf'.
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# End time: 14:26:47 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/all_fpga_sim/compile.tcl line 30
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:27:02 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:27:02 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(101): Module 'int18_to_fp16' is not defined.
#  For instance 'i_int2fp' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(110): Module 'mult0' is not defined.
#  For instance 'i_mult' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(120): Module 'fp16_to_int16' is not defined.
#  For instance 'i_fp2int' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=30, Warnings=9.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm_wrapper.sv(69): Module 'ram_176x1408' is not defined.
#  For instance 'i_wmem' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(101): Module 'int18_to_fp16' is not defined.
#  For instance 'i_int2fp' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(110): Module 'mult0' is not defined.
#  For instance 'i_mult' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(120): Module 'fp16_to_int16' is not defined.
#  For instance 'i_fp2int' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=37, Warnings=10.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:30:25 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:30:25 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(101): Module 'int18_to_fp16' is not defined.
#  For instance 'i_int2fp' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(110): Module 'mult0' is not defined.
#  For instance 'i_mult' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# ** Error: design_rtl/exec_unit/stmm/stmm.sv(120): Module 'fp16_to_int16' is not defined.
#  For instance 'i_fp2int' at path 'all_top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_stmm[0].i_stmm'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=40, Warnings=11.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:44:42 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 14:44:42 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:44:42 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 14:44:42 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:44:42 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 14:44:42 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:44:42 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:44:42 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(88): (vopt-7063) Failed to find 'rw_addr' in hierarchical name 'i_sdram_read_intf.rw_addr'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(89): (vopt-7063) Failed to find 'rw_cnt' in hierarchical name 'i_sdram_read_intf.rw_cnt'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(90): (vopt-7063) Failed to find 'rw_done' in hierarchical name 'i_sdram_read_intf.rw_done'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=43, Warnings=12.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(88): (vopt-7063) Failed to find 'rw_addr' in hierarchical name 'i_sdram_read_intf.rw_addr'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(89): (vopt-7063) Failed to find 'rw_cnt' in hierarchical name 'i_sdram_read_intf.rw_cnt'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(90): (vopt-7063) Failed to find 'rw_done' in hierarchical name 'i_sdram_read_intf.rw_done'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=46, Warnings=13.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(88): (vopt-7063) Failed to find 'rw_addr' in hierarchical name 'i_sdram_read_intf.rw_addr'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(89): (vopt-7063) Failed to find 'rw_cnt' in hierarchical name 'i_sdram_read_intf.rw_cnt'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(90): (vopt-7063) Failed to find 'rw_done' in hierarchical name 'i_sdram_read_intf.rw_done'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=49, Warnings=14.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:07 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 14:46:07 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:07 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 14:46:07 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:07 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 14:46:07 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:07 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:46:07 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(88): (vopt-7063) Failed to find 'rw_addr' in hierarchical name 'i_sdram_read_intf.rw_addr'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(89): (vopt-7063) Failed to find 'rw_cnt' in hierarchical name 'i_sdram_read_intf.rw_cnt'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(90): (vopt-7063) Failed to find 'rw_done' in hierarchical name 'i_sdram_read_intf.rw_done'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=52, Warnings=15.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:19 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 14:46:19 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:19 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 14:46:19 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:19 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 14:46:19 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:19 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:46:19 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(88): (vopt-7063) Failed to find 'rw_addr' in hierarchical name 'i_sdram_read_intf.rw_addr'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(89): (vopt-7063) Failed to find 'rw_cnt' in hierarchical name 'i_sdram_read_intf.rw_cnt'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/all_fpga_sim/all_top_tb.sv(90): (vopt-7063) Failed to find 'rw_done' in hierarchical name 'i_sdram_read_intf.rw_done'.
#         Region: all_top_tb
# ** Note: (vopt-2085) Module "all_top_tb" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=55, Warnings=16.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:40 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 14:46:40 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:40 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 14:46:40 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:40 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 14:46:40 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:46:40 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:46:41 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): design_rtl/ctrl_unit/ctrl_unit.sv(67): (vopt-2912) Port 'ex_sub_idx' not found in module 'inst_decode' (16th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=56, Warnings=17.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:10 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 14:47:10 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:10 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 14:47:10 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:10 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 14:47:10 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:10 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:47:10 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "stmm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vvm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_wrapper(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_ldst(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=56, Warnings=20.
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'all_top_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top File: design_rtl/design_top.sv
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast__1)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:32 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 14:47:32 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:32 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 14:47:32 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:32 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 14:47:32 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:47:32 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:47:33 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=57, Warnings=21.
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast__1)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.eu_ctrl_intf(fast__1)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__5)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (5) for port 'sel'. The port definition is at: design_rtl/interface/sdram_read_mux.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/exec_unit/eu_top.sv Line: 38
# ** Error (suppressible): (vsim-12027) Array connection type 'reg[3:0]' is incompatible with 'reg$[0:3]' for  port (exec_done):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper File: design_rtl/exec_unit/eu_top.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[0]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[1]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[2]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[3]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:49:35 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 14:49:35 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:49:35 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 14:49:36 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:49:36 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 14:49:36 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:49:36 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 14:49:36 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=58, Warnings=35.
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.eu_top(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.eu_ctrl_intf(fast__1)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__5)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'exec_done'. The port definition is at: design_rtl/exec_unit/stmm/stmm_wrapper.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper File: design_rtl/exec_unit/eu_top.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[0]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[1]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[2]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[3]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_start' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 31
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_cnt' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 30
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_addr' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 29
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:08 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 15:15:08 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:09 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 15:15:09 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:09 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 15:15:09 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:09 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 15:15:09 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.eu_top(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.eu_ctrl_intf(fast__1)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__5)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'exec_done'. The port definition is at: design_rtl/exec_unit/stmm/stmm_wrapper.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper File: design_rtl/exec_unit/eu_top.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[0]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[1]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[2]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[3]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_start' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 31
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_cnt' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 30
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_addr' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 29
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:24 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 15:15:24 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:24 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 15:15:24 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:24 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 15:15:24 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:24 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 15:15:24 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=64, Warnings=62.
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.eu_top(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.eu_ctrl_intf(fast__1)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__5)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[0]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[1]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[2]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'address'. The port definition is at: ip_cores/ram_176x1408.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_wmem[3]/i_wmem File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_start' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 31
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_cnt' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 30
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_addr' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 29
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:16:37 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 15:16:37 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:16:37 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 15:16:37 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:16:37 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 15:16:37 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:16:37 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 15:16:37 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "stmm_fetch(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=67, Warnings=75.
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.eu_top(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.eu_ctrl_intf(fast__1)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__5)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[0]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[1]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[2]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'W_addr'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (5632) does not match connection size (1408) for port 'Y_out'. The port definition is at: design_rtl/exec_unit/stmm/stmm.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_stmm_wrapper/blk_instantiate_stmm[3]/i_stmm File: design_rtl/exec_unit/stmm/stmm_wrapper.sv Line: 137
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_start' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 31
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_cnt' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 30
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_addr' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 29
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:17:23 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 15:17:23 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:17:23 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 15:17:23 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:17:23 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 15:17:23 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:17:23 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 15:17:23 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=70, Warnings=84.
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.eu_top(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.eu_ctrl_intf(fast__1)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__5)
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_start' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 31
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_cnt' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 30
# ** Error (suppressible): (vsim-3837) Variable '/all_top_tb/i_sdram_read_intf/read_addr' written by more than one continuous assignment. See design_rtl/interface/sdram_read_mux.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /all_top_tb/i_design_top/i_eu_top/i_sdram_read_mux File: design_rtl/interface/sdram_read_mux.sv Line: 29
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/all_fpga_sim/elaborate.tcl PAUSED at line 11
do simulation/all_fpga_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/all_fpga_sim/*.sv             
#  
#     ip_cores/fp16_to_int16_sim           ip_cores/int18_to_fp16_sim           ip_cores/mult_fp16_sim               
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:23:25 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 15:23:25 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:23:25 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 15:23:25 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:23:25 on Mar 22,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 15:23:25 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:23:25 on Mar 22,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/plexer.sv design_rtl/support/plexer_funcs.sv design_rtl/support/saturate.sv design_rtl/support/sign_funcs.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/all_fpga_sim/all_top_tb.sv simulation/all_fpga_sim/avmm_sdram_bfm.sv simulation/all_fpga_sim/hps_bfm.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling package sign_funcs_sv_unit
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module all_top_tb
# -- Compiling module avmm_sdram_bfm
# -- Compiling module hps_bfm
# 
# Top level modules:
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	priority_encoder
# 	mult_int8
# 	all_top_tb
# 	hps_bfm
# End time: 15:23:25 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/all_fpga_sim/elaborate.tcl
# all_top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver all_top_tb 
# Start time: 14:06:55 on Mar 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=73, Warnings=85.
# Loading sv_std.std
# Loading work.all_top_tb(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_intf(fast__1)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.avmm_sdram_bfm(fast__1)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.eu_ctrl_intf(fast__1)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__5)
quit -sim 
# End time: 15:23:35 on Mar 22,2025, Elapsed time: 1:16:40
# Errors: 73, Warnings: 85
