<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>SPI3</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">SPI3</a>
</h2>
<P>Instance: SPI3<BR>
Component: SPI<BR>
Base address: 0x4000A000</P>
<BR>
<P>Serial Peripheral Interface (SPI) with master and slave capabilities</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="SPI3"></A><A href="CPU_MMAP.html"> TOP</A>:<B>SPI3</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IIDX" title="This register provides the highest priority enabled interrupt index. Value 0x00 means no event pending. Interrupt 1 is the highest priority, and 31 is the least priority. That is, the least bit position that is set to 1 denotes the highest priority pending interrupt. The priority order is fixed. However, users can implement their own prioritization schemes using other registers that expose the full set of interrupts that have occurred.">IIDX</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0020</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A020</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMASK" title="Interrupt Mask. If a bit is set, then corresponding interrupt is un-masked. Un-masking the interrupt causes the raw interrupt to be visible in IIDX, as well as MIS.">IMASK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0028</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A028</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RIS" title="Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.">RIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A030</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MIS" title="Masked interrupt status. This is an AND of the IMASK and RIS registers. ">MIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0038</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A038</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ISET" title="Interrupt set. Allows interrupts to be set by software (useful in diagnostics and safety checks). Writing a 1 to a bit in ISET will set the event and therefore the related RIS bit also gets set. If the interrupt is enabled through the mask, then the corresponding MIS bit is also set.">ISET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0040</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A040</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICLR" title="Interrupt clear. Write a 1 to clear the corresponding Interrupt.">ICLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0048</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A048</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#EVT_MODE" title="Event mode register. It is used to select whether each line is disabled, in software mode (software clears the RIS) or in hardware mode (hardware clears the RIS)">EVT_MODE</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00E0</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A0E0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DESC" title="This register identifies the peripheral and its exact version. ">DESC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x1411 0010</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00FC</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A0FC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL0" title="SPI Control Register 0">CTL0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL1" title="SPI Control Register 1">CTL1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CLKCTL" title="Clock prescaler and divider register. This register contains the settings for the Clock prescaler and divider settings.">CLKCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0108</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A108</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IFLS" title="The IFLS register is the interrupt FIFO level select register. This register can be used to define the levels at which the TX, RX FIFO interrupt flags are triggered. Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark. ">IFLS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0012</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 010C</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A10C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STAT" title="Status Register">STAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 000F</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0110</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A110</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CLKDIV2" title="This register is used to specify a divide ratio of the SPI functional clock.">CLKDIV2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0114</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A114</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DMACR" title="DMA Control Register">DMACR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0118</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A118</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RXDATA" title="RXDATA Register. Reading this register returns value in the RX FIFO pointed by the current FIFO read pointer. If the RX FIFO is empty, the last read value is returned. Writing has not effect and is ignored.">RXDATA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0130</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A130</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TXDATA" title="TXDATA Register. Writing into this register puts the data into the TX FIFO. Reading this register returns the last written value, pointed by the current FIFO write pointer.">TXDATA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0140</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 A140</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:SPI3 Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="IIDX"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:IIDX</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A020</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register provides the highest priority enabled interrupt index. Value 0x00 means no event pending. Interrupt 1 is the highest priority, and 31 is the least priority. That is, the least bit position that is set to 1 denotes the highest priority pending interrupt. The priority order is fixed. However, users can implement their own prioritization schemes using other registers that expose the full set of interrupts that have occurred.<BR>
On each read, only one interrupt is indicated. On a read, the current interrupt (highest priority) is automatically cleared by the hardware and the corresponding interrupt flag in RIS and MIS are cleared as well. After a read from the CPU (not from the debug interface), the register is updated with the next highest priority interrupt, if none are pending, then it would display 0x0.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IIDX_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IIDX_STAT">7:0</a>
</TD>
<TD class="cellBitfieldCol2">STAT</TD>
<TD class="cellBitfieldCol3" colspan="3">Interrupt index status<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_INTR</TD>
<TD class="cellEnumTableCol3">No interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RXFIFO_OFV_EVT</TD>
<TD class="cellEnumTableCol3">RX FIFO Overflow Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">PER_EVT</TD>
<TD class="cellEnumTableCol3">Transmit Parity Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">RTOUT_EVT</TD>
<TD class="cellEnumTableCol3">SPI Receive Time-Out Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">RX_EVT</TD>
<TD class="cellEnumTableCol3">Receive Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">TX_EVT</TD>
<TD class="cellEnumTableCol3">Transmit Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">TX_EMPTY</TD>
<TD class="cellEnumTableCol3">Transmit Buffer Empty Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">IDLE_EVT</TD>
<TD class="cellEnumTableCol3">End of Transmit Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">DMA_DONE_RX_EVT</TD>
<TD class="cellEnumTableCol3">DMA Done for Receive Event/interrupt pending</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">DMA_DONE_TX_EVT</TD>
<TD class="cellEnumTableCol3">DMA Done for Transmit Event/interrupt pending</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMASK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:IMASK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A028</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt Mask. If a bit is set, then corresponding interrupt is un-masked. Un-masking the interrupt causes the raw interrupt to be visible in IIDX, as well as MIS.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_DMA_DONE_TX">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_TX</TD>
<TD class="cellBitfieldCol3" colspan="3">DMA Done event for TX event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_DMA_DONE_RX">7</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_RX</TD>
<TD class="cellBitfieldCol3" colspan="3">DMA Done event for RX event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_IDLE">6</a>
</TD>
<TD class="cellBitfieldCol2">IDLE</TD>
<TD class="cellBitfieldCol3" colspan="3">SPI Idle event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_TXEMPTY">5</a>
</TD>
<TD class="cellBitfieldCol2">TXEMPTY</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit FIFO Empty event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_TX">4</a>
</TD>
<TD class="cellBitfieldCol2">TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit FIFO event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RX">3</a>
</TD>
<TD class="cellBitfieldCol2">RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Receive FIFO event. This interrupt is set if the selected Receive FIFO level has been reached<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RTOUT">2</a>
</TD>
<TD class="cellBitfieldCol2">RTOUT</TD>
<TD class="cellBitfieldCol3" colspan="3">SPI Receive Time-Out event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_PER">1</a>
</TD>
<TD class="cellBitfieldCol2">PER</TD>
<TD class="cellBitfieldCol3" colspan="3">Parity error event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RXFIFO_OVF">0</a>
</TD>
<TD class="cellBitfieldCol2">RXFIFO_OVF</TD>
<TD class="cellBitfieldCol3" colspan="3">RXFIFO overflow event mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:RIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A030</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_DMA_DONE_TX">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_TX</TD>
<TD class="cellBitfieldCol3" colspan="3">DMA Done event for TX. This interrupt is set if the TX DMA channel sends the DONE signal. This allows the handling of the DMA event inside the mapped peripheral.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_DMA_DONE_RX">7</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_RX</TD>
<TD class="cellBitfieldCol3" colspan="3">DMA Done event for RX. This interrupt is set if the RX DMA channel sends the DONE signal. This allows the handling of the DMA event inside the mapped peripheral.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_IDLE">6</a>
</TD>
<TD class="cellBitfieldCol2">IDLE</TD>
<TD class="cellBitfieldCol3" colspan="3">SPI has completed transfers and changed into IDLE mode. This bit is set when <A class="xref" href="#STAT_BUSY">STAT.BUSY</A> goes low.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_TXEMPTY">5</a>
</TD>
<TD class="cellBitfieldCol2">TXEMPTY</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit FIFO Empty interrupt mask. This interrupt is set if all data in the Transmit FIFO have been move to the shift register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_TX">4</a>
</TD>
<TD class="cellBitfieldCol2">TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit FIFO event. This interrupt is set if the selected Transmit FIFO level has been reached.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RX">3</a>
</TD>
<TD class="cellBitfieldCol2">RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Receive FIFO event. This interrupt is set if the selected Receive FIFO level has been reached<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RTOUT">2</a>
</TD>
<TD class="cellBitfieldCol2">RTOUT</TD>
<TD class="cellBitfieldCol3" colspan="3">SPI Receive Time-Out event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_PER">1</a>
</TD>
<TD class="cellBitfieldCol2">PER</TD>
<TD class="cellBitfieldCol3" colspan="3">Parity error event: this bit is set if a parity error has been detected<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RXFIFO_OVF">0</a>
</TD>
<TD class="cellBitfieldCol2">RXFIFO_OVF</TD>
<TD class="cellBitfieldCol3" colspan="3">RXFIFO overflow event. This interrupt is set if an RX FIFO overflow has been detected.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:MIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A038</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Masked interrupt status. This is an AND of the IMASK and RIS registers.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_DMA_DONE_TX">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked DMA Done event for TX.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_DMA_DONE_RX">7</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked DMA Done event for RX.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_IDLE">6</a>
</TD>
<TD class="cellBitfieldCol2">IDLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked SPI IDLE mode event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_TXEMPTY">5</a>
</TD>
<TD class="cellBitfieldCol2">TXEMPTY</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked Transmit FIFO Empty event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_TX">4</a>
</TD>
<TD class="cellBitfieldCol2">TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked Transmit FIFO event. This interrupt is set if the selected Transmit FIFO level has been reached.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RX">3</a>
</TD>
<TD class="cellBitfieldCol2">RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked receive FIFO event. This interrupt is set if the selected Receive FIFO level has been reached<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RTOUT">2</a>
</TD>
<TD class="cellBitfieldCol2">RTOUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked SPI Receive Time-Out Interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_PER">1</a>
</TD>
<TD class="cellBitfieldCol2">PER</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked Parity error event: this bit if a parity error has been detected<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RXFIFO_OVF">0</a>
</TD>
<TD class="cellBitfieldCol2">RXFIFO_OVF</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked RXFIFO overflow event. This interrupt is set if an RX FIFO overflow has been detected.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ISET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:ISET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A040</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt set. Allows interrupts to be set by software (useful in diagnostics and safety checks). Writing a 1 to a bit in ISET will set the event and therefore the related RIS bit also gets set. If the interrupt is enabled through the mask, then the corresponding MIS bit is also set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_DMA_DONE_TX">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Set DMA Done event for TX.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_DMA_DONE_RX">7</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Set DMA Done event for RX.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_IDLE">6</a>
</TD>
<TD class="cellBitfieldCol2">IDLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Set SPI IDLE mode event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_TXEMPTY">5</a>
</TD>
<TD class="cellBitfieldCol2">TXEMPTY</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Transmit FIFO Empty event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_TX">4</a>
</TD>
<TD class="cellBitfieldCol2">TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Transmit FIFO event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RX">3</a>
</TD>
<TD class="cellBitfieldCol2">RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Receive FIFO event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RTOUT">2</a>
</TD>
<TD class="cellBitfieldCol2">RTOUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Set SPI Receive Time-Out event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_PER">1</a>
</TD>
<TD class="cellBitfieldCol2">PER</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Parity error event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RXFIFO_OVF">0</a>
</TD>
<TD class="cellBitfieldCol2">RXFIFO_OVF</TD>
<TD class="cellBitfieldCol3" colspan="3">Set RXFIFO overflow event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:ICLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A048</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt clear. Write a 1 to clear the corresponding Interrupt.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_DMA_DONE_TX">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear DMA Done event for TX.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_DMA_DONE_RX">7</a>
</TD>
<TD class="cellBitfieldCol2">DMA_DONE_RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear DMA Done event for RX.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_IDLE">6</a>
</TD>
<TD class="cellBitfieldCol2">IDLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear SPI IDLE mode event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_TXEMPTY">5</a>
</TD>
<TD class="cellBitfieldCol2">TXEMPTY</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear Transmit FIFO Empty event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_TX">4</a>
</TD>
<TD class="cellBitfieldCol2">TX</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear Transmit FIFO event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RX">3</a>
</TD>
<TD class="cellBitfieldCol2">RX</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear Receive FIFO event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RTOUT">2</a>
</TD>
<TD class="cellBitfieldCol2">RTOUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear SPI Receive Time-Out event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_PER">1</a>
</TD>
<TD class="cellBitfieldCol2">PER</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear Parity error event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RXFIFO_OVF">0</a>
</TD>
<TD class="cellBitfieldCol2">RXFIFO_OVF</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear RXFIFO overflow event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear Interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="EVT_MODE"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:EVT_MODE</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00E0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A0E0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A0E0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Event mode register. It is used to select whether each line is disabled, in software mode (software clears the RIS) or in hardware mode (hardware clears the RIS)<BR>
Note: The recommendation is to use SPI in the software mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EVT_MODE_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EVT_MODE_INT0_CFG">1:0</a>
</TD>
<TD class="cellBitfieldCol2">INT0_CFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Event line mode select for event corresponding to IPSTANDARD.INT_EVENT0<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">The interrupt or event line is disabled.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SOFTWARE</TD>
<TD class="cellEnumTableCol3">The interrupt or event line is in software mode. Software must clear the RIS.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">HARDWARE</TD>
<TD class="cellEnumTableCol3">The interrupt or event line is in hardware mode. The hardware  automatically clears the RIS flag.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b01</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DESC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:DESC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A0FC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A0FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register identifies the peripheral and its exact version.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MODULEID">31:16</a>
</TD>
<TD class="cellBitfieldCol2">MODULEID</TD>
<TD class="cellBitfieldCol3" colspan="3">Module identification contains a unique peripheral identification number. The assignments are maintained in a central database for all of the platform modules to ensure uniqueness.</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0x1411</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_FEATUREVER">15:12</a>
</TD>
<TD class="cellBitfieldCol2">FEATUREVER</TD>
<TD class="cellBitfieldCol3" colspan="3">Feature set version for this module instance.</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_RESERVED8">11:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MAJREV">7:4</a>
</TD>
<TD class="cellBitfieldCol2">MAJREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Major revision of the IP</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MINREV">3:0</a>
</TD>
<TD class="cellBitfieldCol2">MINREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Minor revision of the IP</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CTL0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:CTL0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SPI Control Register 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_RESERVED15">31:15</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED15</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_CSCLR">14</a>
</TD>
<TD class="cellBitfieldCol2">CSCLR</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear shift register counter when CS gets inactive. This bit is relevant only in the slave mode, <A class="xref" href="#CTL1_MS">CTL1.MS</A> = 0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Disable automatic clear of shift register when CS gets inactive.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Enable automatic clear of shift register when CS gets inactive.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_RESERVED12">13:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_RESERVED10">11:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_SPH">9</a>
</TD>
<TD class="cellBitfieldCol2">SPH</TD>
<TD class="cellBitfieldCol3" colspan="3">CLKOUT phase (Motorola SPI frame format only)<BR>
This bit selects the clock edge that captures data and enables it to change state. It has the most impact on the first bit transmitted by either permitting or not permitting a clock transition before the first data capture edge.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">FIRST</TD>
<TD class="cellEnumTableCol3">Data is captured on the first clock edge transition.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SECOND</TD>
<TD class="cellEnumTableCol3">Data is captured on the second clock edge transition.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_SPO">8</a>
</TD>
<TD class="cellBitfieldCol2">SPO</TD>
<TD class="cellBitfieldCol3" colspan="3">CLKOUT polarity (Motorola SPI frame format only)<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">LOW</TD>
<TD class="cellEnumTableCol3">SPI produces a steady state LOW value on the CLKOUT when data is not being transferred.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">HIGH</TD>
<TD class="cellEnumTableCol3">SPI produces a steady state HIGH value on the CLKOUT when data is not being transferred.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_FRF">6:5</a>
</TD>
<TD class="cellBitfieldCol2">FRF</TD>
<TD class="cellBitfieldCol3" colspan="3">Frame format Select<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MOTOROLA_3WIRE</TD>
<TD class="cellEnumTableCol3">Motorola SPI frame format (3 wire mode)</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MOTOROLA_4WIRE</TD>
<TD class="cellEnumTableCol3">Motorola SPI frame format (4 wire mode)</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">TI_SYNC</TD>
<TD class="cellEnumTableCol3">TI synchronous serial frame format</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">MIRCOWIRE</TD>
<TD class="cellEnumTableCol3">National MICROWIRE frame format</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_DSS">4:0</a>
</TD>
<TD class="cellBitfieldCol2">DSS</TD>
<TD class="cellBitfieldCol3" colspan="3">Data Size Select.<BR>
Note: <BR>
Master mode: Values 0 - 2 are reserved and shall not be used. This will map to 4 bit mode. A value of 3h corresponds to 4-bit data (and so on).<BR>
Slave mode: DSS should be no less than 6 which means the minimum frame length is 7 bits.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DSS_4</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">DSS_5</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">DSS_6</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">DSS_7</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 7</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">DSS_8</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">DSS_9</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 9</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">DSS_10</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 10</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">DSS_11</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 11</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">DSS_12</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 12</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">DSS_13</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 13</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">DSS_14</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 14</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">DSS_15</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 15</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">DSS_16</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 16</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">DSS_17</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 17</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x11</TD>
<TD class="cellEnumTableCol2">DSS_18</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 18</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x12</TD>
<TD class="cellEnumTableCol2">DSS_19</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 19</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x13</TD>
<TD class="cellEnumTableCol2">DSS_20</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 20</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x14</TD>
<TD class="cellEnumTableCol2">DSS_21</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 21</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x15</TD>
<TD class="cellEnumTableCol2">DSS_22</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 22</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x16</TD>
<TD class="cellEnumTableCol2">DSS_23</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 23</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x17</TD>
<TD class="cellEnumTableCol2">DSS_24</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 24</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x18</TD>
<TD class="cellEnumTableCol2">DSS_25</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 25</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x19</TD>
<TD class="cellEnumTableCol2">DSS_26</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 26</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1A</TD>
<TD class="cellEnumTableCol2">DSS_27</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 27</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1B</TD>
<TD class="cellEnumTableCol2">DSS_28</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 28</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1C</TD>
<TD class="cellEnumTableCol2">DSS_29</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 29</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1D</TD>
<TD class="cellEnumTableCol2">DSS_30</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 30</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1E</TD>
<TD class="cellEnumTableCol2">DSS_31</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 31</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1F</TD>
<TD class="cellEnumTableCol2">DSS_32</TD>
<TD class="cellEnumTableCol3">Data Size Select bits: 32</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CTL1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:CTL1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SPI Control Register 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RESERVED30">31:30</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED30</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RXTIMEOUT">29:24</a>
</TD>
<TD class="cellBitfieldCol2">RXTIMEOUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Receive Timeout (only for Slave mode). This register defines the number of clock cycles after which the Receive Timeout interrupt is set.<BR>
A value of 0 disables this function.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Smallest value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3F</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Highest possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_REPEATTX">23:16</a>
</TD>
<TD class="cellBitfieldCol2">REPEATTX</TD>
<TD class="cellBitfieldCol3" colspan="3">Counter to repeat last transfer. A value of 0 disables this feature. After a non-zero value (X) is written to this register, SPI transfer can be started with writing a data into the TX Buffer. The data will be transferred X+1 times in total. The behavior is identical as if the data were be written into the TX Buffer that many times as defined by the value here additionally.<BR>
It can be used to clean a transfer or to pull a certain amount of data by a slave. This feature can be used only in the master mode.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">REPEATTX disable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RESERVED11">15:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_FIFORST">10</a>
</TD>
<TD class="cellBitfieldCol2">FIFORST</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit is used to reset transmit and receive FIFO pointers. The pointers are held at a reset value until this bit is cleared to zero.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear FIFO pointers reset trigger</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set FIFO pointers reset trigger</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RESERVED8">9:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_PBS">7</a>
</TD>
<TD class="cellBitfieldCol2">PBS</TD>
<TD class="cellBitfieldCol3" colspan="3">Parity Bit Select<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Bit 0 is used for Parity</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Bit 1 is used for Parity, Bit 0 is ignored</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_PES">6</a>
</TD>
<TD class="cellBitfieldCol2">PES</TD>
<TD class="cellBitfieldCol3" colspan="3">Even Parity Select<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Odd Parity mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Even Parity mode</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_PEN">5</a>
</TD>
<TD class="cellBitfieldCol2">PEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Parity enable<BR>
if enabled the last bit will be used as parity to evaluate the right transmission of the previous bits.<BR>
In case of a parity mismatch the parity error flag <A class="xref" href="#RIS_PER">RIS.PER</A> will be set.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Disable Parity function</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Enable Parity function</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_MSB">4</a>
</TD>
<TD class="cellBitfieldCol2">MSB</TD>
<TD class="cellBitfieldCol3" colspan="3">MSB first select. Controls the direction of the receive and transmit shift register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">LSB first</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">MSB first</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_SOD">3</a>
</TD>
<TD class="cellBitfieldCol2">SOD</TD>
<TD class="cellBitfieldCol3" colspan="3">Slave-mode: Data output disabled<BR>
This bit is relevant only in the slave mode, MS=0. In multiple-slave systems, it is possible for an SPI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto its serial output line. In such systems the RX lines from multiple slaves could be tied together. To operate in such systems, this bitfield can be set if the SPI slave is not supposed to drive the TX line.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">SPI can drive the MISO output via TX in slave mode.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">SPI cannot drive the MISO output via TX in slave mode.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_MS">2</a>
</TD>
<TD class="cellBitfieldCol2">MS</TD>
<TD class="cellBitfieldCol3" colspan="3">Master or slave mode select. This bit can be modified only when SPI is disabled, <A class="xref" href="#CTL1_ENABLE">CTL1.ENABLE</A> = 0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Select Slave Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Select Master Mode</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_LBM">1</a>
</TD>
<TD class="cellBitfieldCol2">LBM</TD>
<TD class="cellBitfieldCol3" colspan="3">Loop back mode<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Disable loopback mode. Normal serial port operation enabled.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Enable loopback mode.Output of transmit serial shifter is connected to input of receive serial shifter internally.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_ENABLE">0</a>
</TD>
<TD class="cellBitfieldCol2">ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">SPI enable<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Disable module function</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Enable module function</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CLKCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:CLKCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A108</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Clock prescaler and divider register. This register contains the settings for the Clock prescaler and divider settings.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKCTL_DSAMPLE">31:28</a>
</TD>
<TD class="cellBitfieldCol2">DSAMPLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Delayed sampling. In master mode the data on the input pin will be sampled after the defined clock cycles. Note: As an example, if the SPI transmit frequency is set to 12 MHz in the master mode, DSAMPLE should be set to a value of 2</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKCTL_RESERVED10">27:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKCTL_SCR">9:0</a>
</TD>
<TD class="cellBitfieldCol2">SCR</TD>
<TD class="cellBitfieldCol3" colspan="3">Serial clock divider:<BR>
This is used to generate the transmit and receive bit rate of the SPI.<BR>
The SPI bit rate is<BR>
(SPI&#39;s functional clock frequency)/((SCR+1)*2).<BR>
SCR is a value from 0-1023.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Smallest value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3FF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Highest possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IFLS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:IFLS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 010C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A10C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A10C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">The IFLS register is the interrupt FIFO level select register. This register can be used to define the levels at which the TX, RX FIFO interrupt flags are triggered. Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IFLS_RESERVED6">31:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IFLS_RXIFLSEL">5:3</a>
</TD>
<TD class="cellBitfieldCol2">RXIFLSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">SPI Receive Interrupt FIFO Level Select  The trigger points for the receive interrupt are as follows:<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">LVL_OFF</TD>
<TD class="cellEnumTableCol3">Reserved</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LVL_1_4</TD>
<TD class="cellEnumTableCol3">RX FIFO &#62;= 1/4 full</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">LVL_1_2</TD>
<TD class="cellEnumTableCol3">RX FIFO &#62;= 1/2 full (default)</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">LVL_3_4</TD>
<TD class="cellEnumTableCol3">RX FIFO &#62;= 3/4 full</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">LVL_RES4</TD>
<TD class="cellEnumTableCol3">Reserved</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">LVL_FULL</TD>
<TD class="cellEnumTableCol3">RX FIFO is full</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">LVL_RES6</TD>
<TD class="cellEnumTableCol3">Reserved</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">LEVEL_1</TD>
<TD class="cellEnumTableCol3">Trigger when RX FIFO contains &#62;= 1 byte</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b010</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IFLS_TXIFLSEL">2:0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFLSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">SPI Transmit Interrupt FIFO Level Select  The trigger points for the transmit interrupt are as follows:<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">LVL_OFF</TD>
<TD class="cellEnumTableCol3">Reserved</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LVL_3_4</TD>
<TD class="cellEnumTableCol3">TX FIFO &#60;= 3/4 empty</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">LVL_1_2</TD>
<TD class="cellEnumTableCol3">TX FIFO &#60;= 1/2 empty (default)</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">LVL_1_4</TD>
<TD class="cellEnumTableCol3">TX FIFO &#60;= 1/4 empty</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">LVL_RES4</TD>
<TD class="cellEnumTableCol3">Reserved</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">LVL_EMPTY</TD>
<TD class="cellEnumTableCol3">TX FIFO is empty</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">LVL_RES6</TD>
<TD class="cellEnumTableCol3">Reserved</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">LEVEL_1</TD>
<TD class="cellEnumTableCol3">Trigger when TX FIFO has &#62;= 1 byte free</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b010</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:STAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0110</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A110</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A110</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Status Register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STAT_RESERVED5">31:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STAT_BUSY">4</a>
</TD>
<TD class="cellBitfieldCol2">BUSY</TD>
<TD class="cellBitfieldCol3" colspan="3">Busy<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">IDLE</TD>
<TD class="cellEnumTableCol3">SPI is in idle mode.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">SPI is currently transmitting and/or receiving data, or transmit FIFO is not empty.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STAT_RNF">3</a>
</TD>
<TD class="cellBitfieldCol2">RNF</TD>
<TD class="cellBitfieldCol3" colspan="3">Receive FIFO not full<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">FULL</TD>
<TD class="cellEnumTableCol3">Receive FIFO is full.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">NOT_FULL</TD>
<TD class="cellEnumTableCol3">Receive FIFO is not full.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STAT_RFE">2</a>
</TD>
<TD class="cellBitfieldCol2">RFE</TD>
<TD class="cellBitfieldCol3" colspan="3">Receive FIFO empty.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOT_EMPTY</TD>
<TD class="cellEnumTableCol3">Receive FIFO is not empty.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EMPTY</TD>
<TD class="cellEnumTableCol3">Receive FIFO is empty.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STAT_TNF">1</a>
</TD>
<TD class="cellBitfieldCol2">TNF</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit FIFO not full<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">FULL</TD>
<TD class="cellEnumTableCol3">Transmit FIFO is full.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">NOT_FULL</TD>
<TD class="cellEnumTableCol3">Transmit FIFO is not full.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STAT_TFE">0</a>
</TD>
<TD class="cellBitfieldCol2">TFE</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit FIFO empty.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOT_EMPTY</TD>
<TD class="cellEnumTableCol3">Transmit FIFO is not empty.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EMPTY</TD>
<TD class="cellEnumTableCol3">Transmit FIFO is empty.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CLKDIV2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:CLKDIV2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0114</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A114</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A114</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register is used to specify a divide ratio of the SPI functional clock.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKDIV2_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKDIV2_RATIO">2:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects divide ratio of module clock<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV_BY_1</TD>
<TD class="cellEnumTableCol3">Do not divide clock source</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV_BY_2</TD>
<TD class="cellEnumTableCol3">Divide clock source by 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV_BY_3</TD>
<TD class="cellEnumTableCol3">Divide clock source by 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV_BY_4</TD>
<TD class="cellEnumTableCol3">Divide clock source by 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">DIV_BY_5</TD>
<TD class="cellEnumTableCol3">Divide clock source by 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">DIV_BY_6</TD>
<TD class="cellEnumTableCol3">Divide clock source by 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">DIV_BY_7</TD>
<TD class="cellEnumTableCol3">Divide clock source by 7</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">DIV_BY_8</TD>
<TD class="cellEnumTableCol3">Divide clock source by 8</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DMACR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:DMACR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0118</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A118</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A118</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">DMA Control Register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMACR_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMACR_TXDMAE">1</a>
</TD>
<TD class="cellBitfieldCol2">TXDMAE</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit FIFO DMA enable when set.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMACR_RXDMAE">0</a>
</TD>
<TD class="cellBitfieldCol2">RXDMAE</TD>
<TD class="cellBitfieldCol3" colspan="3">Receive FIFO DMA enable when set.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RXDATA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:RXDATA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0130</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A130</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A130</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RXDATA Register. Reading this register returns value in the RX FIFO pointed by the current FIFO read pointer. If the RX FIFO is empty, the last read value is returned. Writing has not effect and is ignored.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RXDATA_DATA">31:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">Received Data</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TXDATA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPI3</A>:TXDATA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0140</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 A140</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 A140</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">TXDATA Register. Writing into this register puts the data into the TX FIFO. Reading this register returns the last written value, pointed by the current FIFO write pointer.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TXDATA_DATA">31:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit Data</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
