set_global_assignment -name DEVICE EP4CE115F29I7
set_global_assignment -name SYSTEMVERILOG_FILE /home/quangnd12/Migen/fpga_lab/test.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/quangnd12/Migen/fpga_lab/build/top.v -library work
set_global_assignment -name top_level_entity top
set_location_assignment -comment "user_led:0" -to user_led0 Pin_H17
set_instance_assignment -name io_standard -comment "user_led:0" "LVCMOS33" -to user_led0
set_location_assignment -comment "clk50:0" -to clk50 Pin_Y2
set_instance_assignment -name io_standard -comment "clk50:0" "3.3-V LVTTL" -to clk50
set_global_assignment -name SDC_FILE top.sdc