INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_blk_mem_gen_0_0/sim/top_level_design_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_design_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_blk_mem_gen_0_1/sim/top_level_design_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_design_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/new/regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/Vivado/lab2-2/lab2-2.srcs/sources_1/new/myALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Desktop/rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Documents/Vivado/lab3-1/lab3-1.srcs/sources_1/new/tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Desktop/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/new/framebuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity framebuffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/Lab5-4b/Lab5-4b.srcs/sources_1/new/clock_div_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div_UART
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/Vivado/lab4-2/lab4-2.srcs/sources_1/new/pixel_pusher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pixel_pusher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_controls_0_0/sim/top_level_design_controls_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_controls_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_regs_0_0/sim/top_level_design_regs_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_regs_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_myALU_0_0/sim/top_level_design_myALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_myALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_uart_0_0/sim/top_level_design_uart_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_uart_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_framebuffer_0_0/sim/top_level_design_framebuffer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_framebuffer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_clock_div_UART_0_0/sim/top_level_design_clock_div_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_clock_div_UART_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_debounce_0_0/sim/top_level_design_debounce_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_debounce_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_clock_div_VGA_0_0/sim/top_level_design_clock_div_VGA_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_clock_div_VGA_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_pixel_pusher_0_0/sim/top_level_design_pixel_pusher_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_pixel_pusher_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/ip/top_level_design_vga_ctrl_0_0/sim/top_level_design_vga_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_vga_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.ip_user_files/bd/top_level_design/hdl/top_level_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.srcs/sources_1/bd/top_level_design/hdl/top_level_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_design_wrapper
