Version 4
SHEET 1 1644 680
WIRE -496 -128 -672 -128
WIRE -496 -112 -496 -128
WIRE -112 -112 -400 -112
WIRE 144 -48 96 -48
WIRE 720 -48 256 -48
WIRE 880 -48 816 -48
WIRE -672 -32 -672 -48
WIRE 144 -32 144 -48
WIRE -112 -16 -112 -112
WIRE -48 -16 -48 -80
WIRE -48 -16 -112 -16
WIRE -16 -16 -48 -16
WIRE 96 -16 96 -48
WIRE 96 -16 48 -16
WIRE 256 0 256 -48
WIRE 256 0 176 0
WIRE 560 0 480 0
WIRE -64 16 -128 16
WIRE -16 16 -64 16
WIRE 96 16 96 -16
WIRE 96 16 48 16
WIRE -496 48 -560 48
WIRE -240 48 -400 48
WIRE -16 48 -48 48
WIRE 128 48 48 48
WIRE 176 48 176 0
WIRE 176 48 128 48
WIRE 304 48 192 48
WIRE 560 48 560 0
WIRE 880 48 880 -48
WIRE 880 48 560 48
WIRE 192 80 192 48
WIRE 304 96 304 48
WIRE 480 96 480 80
WIRE 480 96 304 96
WIRE -128 128 -128 16
WIRE -128 128 -240 128
WIRE -48 128 -48 48
WIRE 16 128 -48 128
WIRE -64 144 -64 16
WIRE -64 144 -144 144
WIRE -560 208 -560 48
WIRE -256 208 -560 208
WIRE -144 208 -144 144
WIRE -64 208 -144 208
WIRE 192 208 192 160
WIRE 16 288 16 128
WIRE 16 288 -64 288
FLAG 144 -32 0
FLAG -672 -32 0
FLAG 192 208 0
FLAG -256 208 out
IOPIN -256 208 Out
FLAG 128 48 IN
FLAG 720 -16 0
FLAG 816 -16 0
FLAG -496 80 0
FLAG -400 80 0
FLAG -48 -144 0
FLAG -496 -80 0
FLAG -400 -80 0
SYMBOL MAX5048A 16 16 R0
SYMATTR InstName U1
SYMBOL voltage -672 -144 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL voltage 192 64 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 49 52 Left 2
SYMATTR Value PULSE(0 3 10nS 3nS 3nS 20nS 60nS 4)
SYMATTR InstName V2
SYMBOL tline 768 -32 R0
WINDOW 3 -126 -5 Top 2
SYMATTR Value Td=1ns Z0=50
SYMATTR InstName T1
SYMBOL res 464 -16 R0
SYMATTR InstName R1
SYMATTR Value 50
SYMBOL tline -448 64 R0
SYMATTR InstName T2
SYMATTR Value Td=0.1ns Z0=50
SYMBOL res -256 32 R0
SYMATTR InstName R2
SYMATTR Value 50
SYMBOL cap -64 -144 R0
SYMATTR InstName C1
SYMATTR Value 1µF
SYMBOL res -80 192 R0
SYMATTR InstName R3
SYMATTR Value 100
SYMBOL tline -448 -96 R0
SYMATTR InstName T3
SYMATTR Value Td=1ns Z0=50
TEXT 248 176 Left 2 !.tran 0 200nS 0nS 1nS
TEXT 128 -128 Left 2 ;coax between FPGA VHDC connector and the MAX5048. 8 inches of coax is about 1nS delay
TEXT 104 -96 Left 2 ;Need to mechanize between VHDC connector and the coax, add 75 ohm resistor unless already in FPGA schematic
TEXT 240 144 Left 2 ;models pulse from FPGA VDC connector, use pulse gen for bench test
TEXT -552 -184 Left 2 ;coax between 5v supply and MAX5048C
TEXT -560 -160 Left 2 ;note the 1uF caps holds local charge for fast pulse
TEXT -632 8 Left 2 ;output  to SPDT switch, into scope for bench test
