Item(by='senkora', descendants=None, kids=None, score=None, time=1603412265, title=None, item_type='comment', url=None, parent=24864725, text='I’m pretty sure x86 does have split L1i and L1d.<p>From Wikipedia (not the best source I know):<p>“L1 cache size unchanged at 32 KB (KiB) instruction and 32 KB (KiB) data cache per core.“<p><a href="https:&#x2F;&#x2F;en.m.wikipedia.org&#x2F;wiki&#x2F;Skylake_(microarchitecture)" rel="nofollow">https:&#x2F;&#x2F;en.m.wikipedia.org&#x2F;wiki&#x2F;Skylake_(microarchitecture)</a>')