/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [26:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[13] | in_data[37]) & (in_data[24] | in_data[82]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z[3] | celloutsig_0_0z) & (celloutsig_0_1z[1] | celloutsig_0_0z));
  assign celloutsig_0_4z = ~((in_data[21] | celloutsig_0_1z[1]) & (celloutsig_0_1z[0] | celloutsig_0_3z));
  assign celloutsig_1_0z = ~((in_data[174] | in_data[127]) & (in_data[157] | in_data[165]));
  assign celloutsig_1_5z = ~((in_data[147] | celloutsig_1_0z) & (celloutsig_1_3z[1] | celloutsig_1_3z[2]));
  assign celloutsig_1_9z = ~((in_data[100] | celloutsig_1_2z) & (celloutsig_1_3z[3] | in_data[181]));
  assign celloutsig_0_22z = ~((celloutsig_0_7z[2] | celloutsig_0_15z) & (_02_ | in_data[23]));
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 27'h0000000;
    else _03_ <= { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_15z };
  reg [6:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_0_6z[5:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _02_, _04_[5], _00_, _01_, _04_[2:0] } = _13_;
  assign celloutsig_1_10z = { celloutsig_1_4z[3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z } & in_data[123:106];
  assign celloutsig_1_11z = celloutsig_1_10z[12:4] & { celloutsig_1_4z[8:3], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_58z = | celloutsig_0_10z[6:1];
  assign celloutsig_1_2z = | { in_data[100:96], celloutsig_1_0z };
  assign celloutsig_1_7z = | celloutsig_1_6z[4:1];
  assign celloutsig_0_8z = | { in_data[22:18], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_15z = | { celloutsig_0_11z[10:1], celloutsig_0_3z };
  assign celloutsig_0_59z = celloutsig_0_0z & celloutsig_0_22z;
  assign celloutsig_1_1z = in_data[176] & in_data[117];
  assign celloutsig_0_5z = celloutsig_0_3z & celloutsig_0_0z;
  assign celloutsig_1_13z = celloutsig_1_1z & celloutsig_1_8z[1];
  assign celloutsig_1_15z = celloutsig_1_8z[1] & celloutsig_1_13z;
  assign celloutsig_0_10z = { in_data[13:5], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_5z } >> { celloutsig_0_9z[3:0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[69:66] <<< in_data[56:53];
  assign celloutsig_1_3z = { in_data[109:99], celloutsig_1_2z } - in_data[160:149];
  assign celloutsig_1_4z = { in_data[176:169], celloutsig_1_1z } - celloutsig_1_3z[11:3];
  assign celloutsig_1_6z = in_data[147:143] - { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_6z[3:1] - celloutsig_1_6z[4:2];
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } - { in_data[86:82], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_3z[4:0] - { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_10z[9:8], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_5z } - { _03_[18:12], celloutsig_1_13z };
  assign celloutsig_0_7z = in_data[30:27] - { celloutsig_0_6z[4:2], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_7z[1], celloutsig_0_7z } - { celloutsig_0_6z[4:3], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[33:21], celloutsig_0_5z, celloutsig_0_8z } - celloutsig_0_10z[15:1];
  assign { _04_[6], _04_[4:3] } = { _02_, _00_, _01_ };
  assign { out_data[132:128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
