# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/ip/ila/ila_sim_netlist.v" \
"../../../../ALU.srcs/sources_1/ip/answer_mem/sim/answer_mem.v" \
"../../../../ALU.srcs/sources_1/ip/testdata_mem/sim/testdata_mem.v" \
"../../../../ALU.srcs/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
