## 5.3. 逻辑门

**Logic gates** are the building blocks of the digital circuitry that implements arithmetic, control, and storage functionality in a digital computer. Designing complicated digital circuits involves employing a high degree of abstraction: a designer creates simple circuits that implement basic functionality from a small set of basic logic gates; these simple circuits, abstracted from their implementation, are used as the building blocks for creating more complicated circuits (simple circuits are combined together to create new circuits with more complicated functionality); these more complicated circuits may be further abstracted and used as a building block for creating even more complicated functionality; and so on to build complete processing, storage, and control components of a processor.

**逻辑门** 是数字电路的构建块，可在数字计算机中实现算术、控制和存储功能。设计复杂的数字电路需要采用高度的抽象：设计人员使用一小组基本逻辑门创建实现基本功能的简单电路；这些从其实现中抽象出来的简单电路被用作创建更复杂电路的构建块（简单电路组合在一起可以创建具有更复杂功能的新电路）；这些更复杂的电路可以进一步抽象并用作创建更复杂功能的构建块；依此类推，构建处理器的完整处理、存储和控制组件。


> [!NOTE] Transistors
> Logic gates are created from transistors that are etched into a semiconductor material (e.g. silicon chips). Transistors act as switches that control electrical flow through the chip. A transistor can switch its state between on or off (between a high or low voltage output). Its output state depends on its current state plus its input state (high or low voltage). Binary values are encoded with these high (1) and low (0) voltages, and logic gates are implemented by arrangements of a few transistors that perform switching actions on the inputs to produce the logic gate’s output. The number of transistors that can fit on an integrated circuit (a chip) is a rough measure of its power; with more transistors per chip, there are more building blocks to implement more functionality or storage.


> [!NOTE] 晶体管
> 逻辑门由蚀刻在半导体材料（例如硅片）上的晶体管构成。晶体管充当开关，控制流过芯片的电流。晶体管可以将其状态切换为开或关（高压或低压输出）。其输出状态取决于其当前状态和输入状态（高压或低压）。二进制值使用这些高电压 (1) 和低电压 (0) 进行编码，逻辑门通过排列几个晶体管来实现，这些晶体管对输入执行开关操作以产生逻辑门的输出。集成电路（芯片）上可容纳的晶体管数量是其功率的粗略衡量标准；每个芯片上的晶体管越多，就可以有更多的构建块来实现更多功能或存储。

### [](https://diveintosystems.org/book/C5-Arch/gates.html#_basic_logic_gates)5.3.1. 基本逻辑门

At the lowest level, all circuits are built from linking logic gates together. Logic gates implement boolean operations on boolean operands (0 or 1). **AND**, **OR**, and **NOT** form a complete set of logic gates from which any circuit can be constructed. A logic gate has one (NOT) or two (AND and OR) binary input values and produces a binary output value that is the bitwise logical operation on its input. For example, an input value of 0 to a NOT gate outputs 1 (1 is NOT(0)). A **truth table** for a logical operation lists the operation’s value for each permutation of inputs. [Table 1](https://diveintosystems.org/book/C5-Arch/gates.html#basiclogicops) shows the truth tables for the AND, OR, and NOT logic gates.

在最低层次上，所有电路都是由逻辑门连接在一起构成的。逻辑门对布尔操作数（0 或 1）执行布尔运算。**AND**、**OR** 和 **NOT** 形成一组完整的逻辑门，任何电路都可以由此构建。逻辑门有一个（NOT）或两个（AND 和 OR）二进制输入值，并产生一个二进制输出值，该输出值是对其输入的按位逻辑运算。例如，NOT 门的输入值 0 输出 1（1 为 NOT(0)）。逻辑运算的**真值表**列出了每个输入排列的运算值。[表 1](https://diveintosystems.org/book/C5-Arch/gates.html#basiclogicops) 显示了 AND、OR 和 NOT 逻辑门的真值表。

Table 1. Truth Tables for Basic Logic Operations.
表 1.基本逻辑运算的真值表。

|A|B|A AND B|A OR B|NOT A|
|---|---|---|---|---|
|0|0|0|0|1|
|0|1|0|1|1|
|1|0|0|1|0|
|1|1|1|1|0|

[Figure 1](https://diveintosystems.org/book/C5-Arch/gates.html#FIGandornot) shows how computer architects represent these gates in circuit drawings.

![AND, OR, and NOT logic gates.](https://diveintosystems.org/book/C5-Arch/_images/gates.png)

Figure 1. The AND, OR, and NOT logic gates for single-bit inputs produce a single-bit output.
[图 1](https://diveintosystems.org/book/C5-Arch/gates.html#FIGandornot) 展示了计算机架构师如何在电路图中表示这些门。

A multi-bit version of a logic gate (for _M_-bit input and output) is a very simple circuit constructed using _M_ one-bit logic gates. Individual bits of the _M_-bit input value are each input into a different one-bit gate that produces the corresponding output bit of the _M_-bit result. For example, [Figure 2](https://diveintosystems.org/book/C5-Arch/gates.html#FIG4bitand) shows a 4-bit AND circuit built from four 1-bit AND gates.
多位版本的逻辑门（用于 M 位输入和输出）是一种使用 M 个一位逻辑门构建的非常简单的电路。M 位输入值的各个位分别输入到不同的一位门中，该一位门产生 M 位结果的相应输出位。例如，[图 2](https://diveintosystems.org/book/C5-Arch/gates.html#FIG4bitand) 显示了由四个 1 位 AND 门构建的 4 位 AND 电路。

![4-bit AND gate built from 1-bit AND gates.](https://diveintosystems.org/book/C5-Arch/_images/4bitand.png)

Figure 2. A 4-bit AND circuit built from four 1-bit AND gates.
图 2. 由四个 1 位与门构成的 4 位与电路。

This type of very simple circuit, one that just expands input and output bit width for a logic gate, is often referred to as an _M_-bit gate for a particular value of _M_ specifying the input and output bit width (number of bits).
这种非常简单的电路，仅扩展逻辑门的输入和输出位宽，通常被称为 M 位门，其中特定的 M 值指定了输入和输出位宽（位数）。

### [](https://diveintosystems.org/book/C5-Arch/gates.html#_other_logic_gates)5.3.2. 其他逻辑门

Even though the set of logic gates consisting of AND, OR, and NOT is sufficient for implementing any circuit, there are other basic logic gates that are often used to construct digital circuits. These additional logic gates include NAND (the negation of A AND B), NOR (the negation of A OR B), and XOR (exclusive OR). Their truth tables are shown in [Table 2](https://diveintosystems.org/book/C5-Arch/gates.html#nandnorxorTT).
尽管由 AND、OR 和 NOT 组成的逻辑门组足以实现任何电路，但还有其他基本逻辑门经常用于构建数字电路。这些额外的逻辑门包括 NAND（A AND B 的否定）、NOR（A OR B 的否定）和 XOR（排他或）。它们的真值表如 [表 2](https://diveintosystems.org/book/C5-Arch/gates.html#nandnorxorTT) 所示。

Table 2. NAND, NOR, XOR truth tables.
表 2. NAND、NOR、XOR 真值表。

|A|B|A NAND B|A NOR B|A XOR B|
|---|---|---|---|---|
|0|0|1|1|0|
|0|1|1|0|1|
|1|0|1|0|1|
|1|1|0|0|0|

The NAND, NOR, and XOR gates appear in circuit drawings, as shown in [Figure 3](https://diveintosystems.org/book/C5-Arch/gates.html#Fignandnorxor).
NAND、NOR 和 XOR 门出现在电路图中，如 [图 3](https://diveintosystems.org/book/C5-Arch/gates.html#Fignandnorxor) 所示。

![XOR, NAND, and NOR logic gates.](https://diveintosystems.org/book/C5-Arch/_images/nandnorxor.png)

Figure 3. The NAND, NOR, and XOR logic gates.
图 3. NAND、NOR 和 XOR 逻辑门。

The circle on the end of the NAND and NOR gates represents negation or NOT. For example, the NOR gate looks like an OR gate with a circle on the end, representing the fact that NOR is the negation of OR.
NAND 门和 NOR 门末端的圆圈表示否定或 NOT。例如，NOR 门看起来像 OR 门，但末端有一个圆圈，表示 NOR 是 OR 的否定。


> [!NOTE] Minimal subsets of logic gates
> NAND, NOR, and XOR are not necessary for building circuits, but they are additional gates added to the set {AND, OR, NOT} that are commonly used in circuit design. Any of these gates can be implemented from transistors (the building block of logic 
> gates), or can be implemented from combinations of other gates.
> 
> Of the larger set {AND, OR, NOT, NAND, NOR, XOR}, there exist several minimal subsets of logic gates that alone are sufficient for building any circuit. For example, the subset {AND, NOT} is one minimal subset: (A OR B) is equivalent to NOT(NOT(A) AND NOT(B)). Rather than using a minimal subset of gates, we we use the set {AND, OR, NOT} because it is the easiest set to understand.
> 
> Because NAND, NOR, and XOR are not necessary, their functionality can be implemented by combining AND, OR, and NOT gates into circuits that implement NAND, NOR, and XOR functions. For example, NOR can be built using a NOT combined with an OR gate, `(A NOR B) ≡ NOT(A OR B)`), as shown in [Figure 4](https://diveintosystems.org/book/C5-Arch/gates.html#Fignorasnotor).
> 
> ![NOR built from OR and NOT gates: OR output is input to NOT gate](https://diveintosystems.org/book/C5-Arch/_images/nornotor.png)
> Figure 4. The NOR gate can be implemented using an OR and a NOT gate. The inputs, A and B, are first fed through an OR gate, and the OR gate’s output is input to a NOT gate (NOR is the NOT of OR).
> 
> Today’s integrated circuits chips are built using CMOS technology, which uses NAND as the basic building block of circuits on the chip. The NAND gate by itself makes up another minimal subset of complete logic gates.



> [!NOTE] 逻辑门的最小子集
> NAND、NOR 和 XOR 不是构建电路所必需的，但它们是添加到电路设计中常用的集合 {AND、OR、NOT} 的附加门。这些门中的任何一个都可以用晶体管（逻辑门的构建块）实现，也可以通过其他门的组合来实现。
> 
> 在较大的集合 {AND、OR、NOT、NAND、NOR、XOR} 中，存在几个逻辑门的最小子集，仅这些子集就足以构建任何电路。例如，子集 {AND、NOT} 是一个最小子集：(A OR B) 等同于 NOT(NOT(A) AND NOT(B))。我们使用集合 {AND、OR、NOT} 而不是使用门的最小子集，因为它是最容易理解的集合。
> 
> 由于 NAND、NOR 和 XOR 不是必需的，因此可以通过将 AND、OR 和 NOT 门组合成实现 NAND、NOR 和 XOR 功能的电路来实现它们的功能。例如，可以使用 NOT 与 OR 门组合来构建 NOR，即“(A NOR B) ≡ NOT(A OR B)”，如 [图 4](https://diveintosystems.org/book/C5-Arch/gates.html#Fignorasnotor) 所示。
> 
>  ![NOR built from OR and NOT gates: OR output is input to NOT gate](https://diveintosystems.org/book/C5-Arch/_images/nornotor.png)
>  图 4. NOR 门可以用 OR 门和非门来实现。输入 A 和 B 首先通过 OR 门，OR 门的输出输入到 NOT 门（NOR 是 OR 的 NOT）。
>  
>  当今的集成电路芯片采用 CMOS 技术制造，该技术使用 NAND 作为芯片上电路的基本构建块。NAND 门本身构成了完整逻辑门的另一个最小子集。
