
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.107175                       # Number of seconds simulated
sim_ticks                                107175372000                       # Number of ticks simulated
final_tick                               107175372000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1152959                       # Simulator instruction rate (inst/s)
host_op_rate                                  1225716                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2828837860                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657536                       # Number of bytes of host memory used
host_seconds                                    37.89                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           45568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13755808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13801376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        45568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1917440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1917440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           859738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              862586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        119840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             119840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             425172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          128348591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128773763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        425172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           425172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17890677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17890677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17890677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            425172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         128348591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146664441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      862586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121435                       # Number of write requests accepted
system.mem_ctrls.readBursts                    862586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               49160512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6044992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1827840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13801376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1942960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  94453                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 92851                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             75848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             70790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            147435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            69942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              165                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  107175371000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                862586                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               121435                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  768050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       109872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.061745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   300.446619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.326439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18827     17.14%     17.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26806     24.40%     41.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10771      9.80%     51.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9251      8.42%     59.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6194      5.64%     65.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5507      5.01%     70.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4434      4.04%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3935      3.58%     78.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24147     21.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       109872                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     464.082175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    402.628359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    246.687181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            56      3.38%      3.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          247     14.92%     18.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          369     22.30%     40.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          408     24.65%     65.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          267     16.13%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          142      8.58%     89.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           82      4.95%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           42      2.54%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      1.21%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.36%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.12%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.30%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.24%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1655                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.256798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.229563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              603     36.44%     36.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      1.51%     37.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1026     61.99%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1655                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8839656000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             23242149750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3840665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11507.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30257.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       458.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   660674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108915.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                388266060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                206353125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3044624520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              107954820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8471583120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7896109110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            188571840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     36073542120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3922817280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         24907740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            60325087875                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            562.863340                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          89366128000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     89011000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3583802000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     43158250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  10215250500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14136265500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  79107884750                       # Time in different power states
system.mem_ctrls_1.actEnergy                396262860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                210611115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2439845100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               41128380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8474041680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6384068400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            183113280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     38815700970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2878902720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         38305500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            59862014355                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            558.542632                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          92698551500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     89409250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3584872000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     78992500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7496775500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10802508000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  85122814750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        214350744                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  214350744                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            859226                       # number of replacements
system.cpu.dcache.tags.tagsinuse           509.650732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13303185                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            859738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.473534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2314756000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.650732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15022661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15022661                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      8304628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8304628                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4808097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4808097                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13112725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13112725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13112725                       # number of overall hits
system.cpu.dcache.overall_hits::total        13112725                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       805434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        805434                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        54304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54304                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       859738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         859738                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       859738                       # number of overall misses
system.cpu.dcache.overall_misses::total        859738                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  47650671000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47650671000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2307604500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2307604500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  49958275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49958275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  49958275500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49958275500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.088411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.088411                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011168                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061531                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59161.484367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59161.484367                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42494.190115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42494.190115                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58108.720913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58108.720913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58108.720913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58108.720913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       119840                       # number of writebacks
system.cpu.dcache.writebacks::total            119840                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       805434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       805434                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        54304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54304                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       859738                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       859738                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       859738                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       859738                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  46845237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  46845237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2253300500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2253300500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  49098537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49098537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  49098537500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49098537500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.088411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.088411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061531                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58161.484367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58161.484367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41494.190115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41494.190115                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57108.720913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57108.720913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57108.720913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57108.720913                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1615                       # number of replacements
system.cpu.icache.tags.tagsinuse          1104.233890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43811169                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15383.135183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1104.233890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.539177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.539177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.602051                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          87630882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         87630882                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     43811169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43811169                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      43811169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43811169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     43811169                       # number of overall hits
system.cpu.icache.overall_hits::total        43811169                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2848                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2848                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2848                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2848                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2848                       # number of overall misses
system.cpu.icache.overall_misses::total          2848                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    165293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165293000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    165293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165293000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    165293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165293000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58038.272472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58038.272472                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58038.272472                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58038.272472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58038.272472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58038.272472                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1615                       # number of writebacks
system.cpu.icache.writebacks::total              1615                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2848                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2848                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2848                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2848                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2848                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2848                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    162445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    162445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    162445000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162445000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57038.272472                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57038.272472                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57038.272472                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57038.272472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57038.272472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57038.272472                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1723427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       860848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          130                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 107175372000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             808282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       119840                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1615                       # Transaction distribution
system.membus.trans_dist::CleanEvict           739386                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54304                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54304                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        805434                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2578702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2586013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        71408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     15673248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15744656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            862586                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000159                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012602                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  862449     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     137      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              862586                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1850178500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6441250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1936196000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
