FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLOCK200_OUTH\I";
2"CLOCK100\I";
3"DATA_RDY\I";
4"VTT\G";
5"CLK100_OUTL\I";
6"CLK100_OUTH\I";
7"LE\I";
8"SR_CLK\I";
9"DATA\I";
10"UN$1$TUBIICLKS$I1$BCKPCLK";
11"CLOCK200_OUTL\I";
12"FOX200MHZ\I";
13"UN$1$TUBIICLKS$I1$DEFAULTCLK";
14"MISSEDCLOCK\I";
15"TUB_CLK_IN\I";
16"DEFAULT_SELECT\I";
%"TUBII_CLKS"
"1","(1875,825)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"CLOCK200_OUTL"11;
"CLOCK200_OUTH"1;
"TUB_CLK_IN"15;
"BCKP_CLK"
VHDL_MODE"OUT"10;
"DEFAULT_CLK"
VHDL_MODE"OUT"13;
"FOX200MHZ"12;
"DEFAULT_SELECT"
VHDL_MODE"IN"16;
%"TUBII_TIME"
"1","(3300,725)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"BCKP_CLK"10;
"DEFAULT_CLK"13;
"DATA_RDY"3;
"LE"7;
"DATA"9;
"SR_CLK"8;
"CLK100_OUTH"
VHDL_MODE"OUT"6;
"CLK100_OUTL"
VHDL_MODE"OUT"5;
"MISSEDCLOCK"14;
%"10H125"
"1","(5200,1500)","0","ecl","I3";
SECTION"1";
$LOCATION"U1"
CDS_LOCATION"U1"
$SEC"4"
CDS_SEC"4"
PACK_TYPE"PLCC"
CDS_LIB"ecl";
"A <SIZE-1..0>"
$PN"4"6;
"B <SIZE-1..0>* \B"
$PN"3"5;
"V"
$PN"2"0;
"Y <SIZE-1..0>"
$PN"5"2;
%"RSMD0805"
"1","(4500,1400)","1","resistors","I4";
;
$LOCATION"R24"
CDS_LOCATION"R24"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"4;
%"RSMD0805"
"1","(4400,1400)","1","resistors","I5";
;
$LOCATION"R23"
CDS_LOCATION"R23"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"4;
END.
