

#iverilog define.v instruction_memory.v data_mem.v decoder.v execute.v risc_v_rf.v RISC_V.v risc_v_microcontroller.v
iverilog define.v instruction_memory.v data_mem.v decoder.v execute.v risc_v_rf.v RISC_V.v risc_v_microcontroller.v ../testbench/*

