{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 18:56:44 2024 " "Info: Processing started: Sat Mar 02 18:56:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course_work EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course_work" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 978 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 90 " "Critical Warning: No exact pin location assignment(s) for 90 pins of 90 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[14\] " "Info: Pin registers_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[13\] " "Info: Pin registers_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[12\] " "Info: Pin registers_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[11\] " "Info: Pin registers_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[10\] " "Info: Pin registers_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[9\] " "Info: Pin registers_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[8\] " "Info: Pin registers_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[7\] " "Info: Pin registers_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[6\] " "Info: Pin registers_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[5\] " "Info: Pin registers_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[4\] " "Info: Pin registers_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[3\] " "Info: Pin registers_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[2\] " "Info: Pin registers_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[1\] " "Info: Pin registers_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[0\] " "Info: Pin registers_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 880 1008 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } { 280 16 144 296 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[3\] " "Info: Pin registers_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 504 664 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[2\] " "Info: Pin registers_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 504 664 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[1\] " "Info: Pin registers_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 504 664 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[0\] " "Info: Pin registers_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 504 664 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[11\] " "Info: Pin memory_addreass\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 306 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[10\] " "Info: Pin memory_addreass\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[9\] " "Info: Pin memory_addreass\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[8\] " "Info: Pin memory_addreass\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[7\] " "Info: Pin memory_addreass\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[6\] " "Info: Pin memory_addreass\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[5\] " "Info: Pin memory_addreass\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[4\] " "Info: Pin memory_addreass\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[3\] " "Info: Pin memory_addreass\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[2\] " "Info: Pin memory_addreass\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[1\] " "Info: Pin memory_addreass\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[0\] " "Info: Pin memory_addreass\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[14\] " "Info: Pin memory_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[13\] " "Info: Pin memory_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[12\] " "Info: Pin memory_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[11\] " "Info: Pin memory_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[10\] " "Info: Pin memory_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[9\] " "Info: Pin memory_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[8\] " "Info: Pin memory_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[7\] " "Info: Pin memory_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[6\] " "Info: Pin memory_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[5\] " "Info: Pin memory_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[4\] " "Info: Pin memory_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[3\] " "Info: Pin memory_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[2\] " "Info: Pin memory_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[1\] " "Info: Pin memory_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[0\] " "Info: Pin memory_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[11\] " "Info: Pin base\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[10\] " "Info: Pin base\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[9\] " "Info: Pin base\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[8\] " "Info: Pin base\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[7\] " "Info: Pin base\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[6\] " "Info: Pin base\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[5\] " "Info: Pin base\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[4\] " "Info: Pin base\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[3\] " "Info: Pin base\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[2\] " "Info: Pin base\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[1\] " "Info: Pin base\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[0\] " "Info: Pin base\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 304 968 1128 320 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[1\] " "Info: Pin registers_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 344 136 338 360 "registers_control\[1..0\]" "" } { 464 560 664 480 "registers_control\[0\]" "" } { 480 560 664 496 "registers_control\[1\]" "" } { 256 968 1128 272 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[0\] " "Info: Pin registers_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 344 136 338 360 "registers_control\[1..0\]" "" } { 464 560 664 480 "registers_control\[0\]" "" } { 480 560 664 496 "registers_control\[1\]" "" } { 256 968 1128 272 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[11\] " "Info: Pin index\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[10\] " "Info: Pin index\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[9\] " "Info: Pin index\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[8\] " "Info: Pin index\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[7\] " "Info: Pin index\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[6\] " "Info: Pin index\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[5\] " "Info: Pin index\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[4\] " "Info: Pin index\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[3\] " "Info: Pin index\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[2\] " "Info: Pin index\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[1\] " "Info: Pin index\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[0\] " "Info: Pin index\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 320 968 1128 336 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[1\] " "Info: Pin memory_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 240 136 337 256 "memory_control\[1..0\]" "" } { 224 968 1128 240 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[0\] " "Info: Pin memory_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 240 136 337 256 "memory_control\[1..0\]" "" } { 224 968 1128 240 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 224 608 664 240 "clk" "" } { 448 608 664 464 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[12\] " "Info: Pin memory_data_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[14\] " "Info: Pin memory_data_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[13\] " "Info: Pin memory_data_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[11\] " "Info: Pin memory_data_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[10\] " "Info: Pin memory_data_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[9\] " "Info: Pin memory_data_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[8\] " "Info: Pin memory_data_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[7\] " "Info: Pin memory_data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[6\] " "Info: Pin memory_data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[5\] " "Info: Pin memory_data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[4\] " "Info: Pin memory_data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[3\] " "Info: Pin memory_data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[2\] " "Info: Pin memory_data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[1\] " "Info: Pin memory_data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[0\] " "Info: Pin memory_data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } { 512 504 664 528 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 224 608 664 240 "clk" "" } { 448 608 664 464 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "89 unused 3.3V 15 74 0 " "Info: Number of I/O pins in group: 89 (unused VREF, 3.3V VCCIO, 15 input, 74 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.428 ns register register " "Info: Estimated most critical path is register to register delay of 5.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[11\] 1 REG LAB_X23_Y14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y14; Fanout = 5; REG Node = 'control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 0.505 ns control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode54w\[3\]~1 2 COMB LAB_X23_Y14 2 " "Info: 2: + IC(0.233 ns) + CELL(0.272 ns) = 0.505 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode54w\[3\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[11] control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~1 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_d9f.tdf" 62 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.053 ns) 1.279 ns control_block:inst\|inst10~0 3 COMB LAB_X23_Y15 53 " "Info: 3: + IC(0.721 ns) + CELL(0.053 ns) = 1.279 ns; Loc. = LAB_X23_Y15; Fanout = 53; COMB Node = 'control_block:inst\|inst10~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~1 control_block:inst|inst10~0 } "NODE_NAME" } } { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 600 872 936 712 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.272 ns) 2.078 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[0\]~12 4 COMB LAB_X22_Y15 133 " "Info: 4: + IC(0.527 ns) + CELL(0.272 ns) = 2.078 ns; Loc. = LAB_X22_Y15; Fanout = 133; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { control_block:inst|inst10~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[0]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.272 ns) 3.071 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~89 5 COMB LAB_X23_Y16 1 " "Info: 5: + IC(0.721 ns) + CELL(0.272 ns) = 3.071 ns; Loc. = LAB_X23_Y16; Fanout = 1; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~89'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[0]~12 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~89 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.154 ns) 3.794 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~91 6 COMB LAB_X21_Y16 2 " "Info: 6: + IC(0.569 ns) + CELL(0.154 ns) = 3.794 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~91'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~89 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~91 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.272 ns) 4.595 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~93 7 COMB LAB_X21_Y14 2 " "Info: 7: + IC(0.529 ns) + CELL(0.272 ns) = 4.595 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~91 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~93 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.155 ns) 5.428 ns control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[3\] 8 REG LAB_X23_Y14 4 " "Info: 8: + IC(0.678 ns) + CELL(0.155 ns) = 5.428 ns; Loc. = LAB_X23_Y14; Fanout = 4; REG Node = 'control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~93 control_block:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.450 ns ( 26.71 % ) " "Info: Total cell delay = 1.450 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.978 ns ( 73.29 % ) " "Info: Total interconnect delay = 3.978 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[11] control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~1 control_block:inst|inst10~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[0]~12 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~89 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~91 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~93 control_block:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Warning: Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[14\] 0 " "Info: Pin \"registers_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[13\] 0 " "Info: Pin \"registers_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[12\] 0 " "Info: Pin \"registers_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[11\] 0 " "Info: Pin \"registers_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[10\] 0 " "Info: Pin \"registers_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[9\] 0 " "Info: Pin \"registers_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[8\] 0 " "Info: Pin \"registers_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[7\] 0 " "Info: Pin \"registers_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[6\] 0 " "Info: Pin \"registers_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[5\] 0 " "Info: Pin \"registers_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[4\] 0 " "Info: Pin \"registers_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[3\] 0 " "Info: Pin \"registers_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[2\] 0 " "Info: Pin \"registers_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[1\] 0 " "Info: Pin \"registers_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[0\] 0 " "Info: Pin \"registers_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[3\] 0 " "Info: Pin \"registers_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[2\] 0 " "Info: Pin \"registers_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[1\] 0 " "Info: Pin \"registers_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[0\] 0 " "Info: Pin \"registers_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[11\] 0 " "Info: Pin \"memory_addreass\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[10\] 0 " "Info: Pin \"memory_addreass\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[9\] 0 " "Info: Pin \"memory_addreass\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[8\] 0 " "Info: Pin \"memory_addreass\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[7\] 0 " "Info: Pin \"memory_addreass\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[6\] 0 " "Info: Pin \"memory_addreass\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[5\] 0 " "Info: Pin \"memory_addreass\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[4\] 0 " "Info: Pin \"memory_addreass\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[3\] 0 " "Info: Pin \"memory_addreass\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[2\] 0 " "Info: Pin \"memory_addreass\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[1\] 0 " "Info: Pin \"memory_addreass\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[0\] 0 " "Info: Pin \"memory_addreass\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[14\] 0 " "Info: Pin \"memory_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[13\] 0 " "Info: Pin \"memory_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[12\] 0 " "Info: Pin \"memory_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[11\] 0 " "Info: Pin \"memory_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[10\] 0 " "Info: Pin \"memory_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[9\] 0 " "Info: Pin \"memory_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[8\] 0 " "Info: Pin \"memory_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[7\] 0 " "Info: Pin \"memory_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[6\] 0 " "Info: Pin \"memory_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[5\] 0 " "Info: Pin \"memory_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[4\] 0 " "Info: Pin \"memory_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[3\] 0 " "Info: Pin \"memory_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[2\] 0 " "Info: Pin \"memory_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[1\] 0 " "Info: Pin \"memory_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[0\] 0 " "Info: Pin \"memory_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[11\] 0 " "Info: Pin \"base\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[10\] 0 " "Info: Pin \"base\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[9\] 0 " "Info: Pin \"base\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[8\] 0 " "Info: Pin \"base\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[7\] 0 " "Info: Pin \"base\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[6\] 0 " "Info: Pin \"base\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[5\] 0 " "Info: Pin \"base\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[4\] 0 " "Info: Pin \"base\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[3\] 0 " "Info: Pin \"base\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[2\] 0 " "Info: Pin \"base\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[1\] 0 " "Info: Pin \"base\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[0\] 0 " "Info: Pin \"base\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[1\] 0 " "Info: Pin \"registers_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[0\] 0 " "Info: Pin \"registers_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[11\] 0 " "Info: Pin \"index\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[10\] 0 " "Info: Pin \"index\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[9\] 0 " "Info: Pin \"index\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[8\] 0 " "Info: Pin \"index\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[7\] 0 " "Info: Pin \"index\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[6\] 0 " "Info: Pin \"index\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[5\] 0 " "Info: Pin \"index\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[4\] 0 " "Info: Pin \"index\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[3\] 0 " "Info: Pin \"index\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[2\] 0 " "Info: Pin \"index\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[1\] 0 " "Info: Pin \"index\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[0\] 0 " "Info: Pin \"index\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[1\] 0 " "Info: Pin \"memory_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[0\] 0 " "Info: Pin \"memory_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 18:56:49 2024 " "Info: Processing ended: Sat Mar 02 18:56:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
