
TwoWheelerControl_F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005860  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  0800596c  0800596c  0001596c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b1c  08005b1c  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  08005b1c  08005b1c  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b1c  08005b1c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b1c  08005b1c  00015b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b20  08005b20  00015b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08005b24  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000574  200000d0  08005bf4  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000644  08005bf4  00020644  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119e1  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ea  00000000  00000000  00031ada  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00033fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f38  00000000  00000000  00034fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001944b  00000000  00000000  00035f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013995  00000000  00000000  0004f353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e310  00000000  00000000  00062ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f0ff8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b10  00000000  00000000  000f1048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d0 	.word	0x200000d0
 8000128:	00000000 	.word	0x00000000
 800012c:	08005954 	.word	0x08005954

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d4 	.word	0x200000d4
 8000148:	08005954 	.word	0x08005954

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	; 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	3a01      	subs	r2, #1
 8000a42:	bf28      	it	cs
 8000a44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a48:	d2ed      	bcs.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bf6:	2afd      	cmp	r2, #253	; 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	; 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	; 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	; 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__gesf2>:
 8000e44:	f04f 3cff 	mov.w	ip, #4294967295
 8000e48:	e006      	b.n	8000e58 <__cmpsf2+0x4>
 8000e4a:	bf00      	nop

08000e4c <__lesf2>:
 8000e4c:	f04f 0c01 	mov.w	ip, #1
 8000e50:	e002      	b.n	8000e58 <__cmpsf2+0x4>
 8000e52:	bf00      	nop

08000e54 <__cmpsf2>:
 8000e54:	f04f 0c01 	mov.w	ip, #1
 8000e58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e68:	bf18      	it	ne
 8000e6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e6e:	d011      	beq.n	8000e94 <__cmpsf2+0x40>
 8000e70:	b001      	add	sp, #4
 8000e72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e76:	bf18      	it	ne
 8000e78:	ea90 0f01 	teqne	r0, r1
 8000e7c:	bf58      	it	pl
 8000e7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e82:	bf88      	it	hi
 8000e84:	17c8      	asrhi	r0, r1, #31
 8000e86:	bf38      	it	cc
 8000e88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e8c:	bf18      	it	ne
 8000e8e:	f040 0001 	orrne.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e98:	d102      	bne.n	8000ea0 <__cmpsf2+0x4c>
 8000e9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e9e:	d105      	bne.n	8000eac <__cmpsf2+0x58>
 8000ea0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea4:	d1e4      	bne.n	8000e70 <__cmpsf2+0x1c>
 8000ea6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eaa:	d0e1      	beq.n	8000e70 <__cmpsf2+0x1c>
 8000eac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_cfrcmple>:
 8000eb4:	4684      	mov	ip, r0
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	4661      	mov	r1, ip
 8000eba:	e7ff      	b.n	8000ebc <__aeabi_cfcmpeq>

08000ebc <__aeabi_cfcmpeq>:
 8000ebc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ebe:	f7ff ffc9 	bl	8000e54 <__cmpsf2>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	bf48      	it	mi
 8000ec6:	f110 0f00 	cmnmi.w	r0, #0
 8000eca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ecc <__aeabi_fcmpeq>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff fff4 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ed4:	bf0c      	ite	eq
 8000ed6:	2001      	moveq	r0, #1
 8000ed8:	2000      	movne	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_fcmplt>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffea 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ee8:	bf34      	ite	cc
 8000eea:	2001      	movcc	r0, #1
 8000eec:	2000      	movcs	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmple>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffe0 	bl	8000ebc <__aeabi_cfcmpeq>
 8000efc:	bf94      	ite	ls
 8000efe:	2001      	movls	r0, #1
 8000f00:	2000      	movhi	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmpge>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffd2 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpgt>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffc8 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f24:	bf34      	ite	cc
 8000f26:	2001      	movcc	r0, #1
 8000f28:	2000      	movcs	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_f2uiz>:
 8000f30:	0042      	lsls	r2, r0, #1
 8000f32:	d20e      	bcs.n	8000f52 <__aeabi_f2uiz+0x22>
 8000f34:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f38:	d30b      	bcc.n	8000f52 <__aeabi_f2uiz+0x22>
 8000f3a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f3e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f42:	d409      	bmi.n	8000f58 <__aeabi_f2uiz+0x28>
 8000f44:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f4c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f50:	4770      	bx	lr
 8000f52:	f04f 0000 	mov.w	r0, #0
 8000f56:	4770      	bx	lr
 8000f58:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f5c:	d101      	bne.n	8000f62 <__aeabi_f2uiz+0x32>
 8000f5e:	0242      	lsls	r2, r0, #9
 8000f60:	d102      	bne.n	8000f68 <__aeabi_f2uiz+0x38>
 8000f62:	f04f 30ff 	mov.w	r0, #4294967295
 8000f66:	4770      	bx	lr
 8000f68:	f04f 0000 	mov.w	r0, #0
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <SendCatPattern>:
 */

#include "MessageSend.h"

void SendCatPattern(UART_HandleTypeDef *huart, uint8_t CMD[])
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  if(CMD[3] == 0x61 && CMD[4] == 0x74) // cat
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	3303      	adds	r3, #3
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b61      	cmp	r3, #97	; 0x61
 8000f82:	d108      	bne.n	8000f96 <SendCatPattern+0x26>
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	3304      	adds	r3, #4
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b74      	cmp	r3, #116	; 0x74
 8000f8c:	d103      	bne.n	8000f96 <SendCatPattern+0x26>
  {
    SendINFO(huart, "           \n"
 8000f8e:	4904      	ldr	r1, [pc, #16]	; (8000fa0 <SendCatPattern+0x30>)
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 fd4b 	bl	8001a2c <SendINFO>
                    "     ^~^   \n"
                    "    ('Y') )\n"
                    "    /   \\/\n"
                    "   (\\|||/) <hello, world!>\n");
  }
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	0800596c 	.word	0x0800596c

08000fa4 <SendAuthor_Lkl>:

void SendAuthor_Lkl(UART_HandleTypeDef *huart, uint8_t CMD[])
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  if(CMD[3] == 0x75 && CMD[4] == 0x74 && CMD[5] == 0x68 && CMD[6] == 0x6F && CMD[7] == 0x72) //Author : Lkl
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	3303      	adds	r3, #3
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b75      	cmp	r3, #117	; 0x75
 8000fb6:	d117      	bne.n	8000fe8 <SendAuthor_Lkl+0x44>
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	3304      	adds	r3, #4
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b74      	cmp	r3, #116	; 0x74
 8000fc0:	d112      	bne.n	8000fe8 <SendAuthor_Lkl+0x44>
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	3305      	adds	r3, #5
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b68      	cmp	r3, #104	; 0x68
 8000fca:	d10d      	bne.n	8000fe8 <SendAuthor_Lkl+0x44>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	3306      	adds	r3, #6
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	2b6f      	cmp	r3, #111	; 0x6f
 8000fd4:	d108      	bne.n	8000fe8 <SendAuthor_Lkl+0x44>
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	3307      	adds	r3, #7
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b72      	cmp	r3, #114	; 0x72
 8000fde:	d103      	bne.n	8000fe8 <SendAuthor_Lkl+0x44>
  {
    SendINFO(huart, "       <Author>       \n"
 8000fe0:	4903      	ldr	r1, [pc, #12]	; (8000ff0 <SendAuthor_Lkl+0x4c>)
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 fd22 	bl	8001a2c <SendINFO>
                    "   l       k       ll \n"
                    "   l       k   k    l \n"
                    "   l       k k      l \n"
                    "   lllll   k   k   lll\n");
  }
}
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	080059b8 	.word	0x080059b8

08000ff4 <PID_Init>:
#include "PID_Controller.h"

#define PID_Version  4U

void PID_Init(PID_t *PID, float Kp, float Ki, float Kd)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	603b      	str	r3, [r7, #0]
  PID->Kp = Kp;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	68ba      	ldr	r2, [r7, #8]
 8001006:	601a      	str	r2, [r3, #0]
  PID->Ki = Ki;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	605a      	str	r2, [r3, #4]
  PID->Kd = Kd;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	609a      	str	r2, [r3, #8]
  PID->PreviousError = PID->Integral = 0.0;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	629a      	str	r2, [r3, #40]	; 0x28
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	621a      	str	r2, [r3, #32]
}
 8001024:	bf00      	nop
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr

0800102e <PID_ParameterClear>:

void PID_ParameterClear(PID_t *PID)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  PID->PWM_Value = PID->PreviousError = PID->Integral = 0.0;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	629a      	str	r2, [r3, #40]	; 0x28
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	621a      	str	r2, [r3, #32]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6a1a      	ldr	r2, [r3, #32]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	619a      	str	r2, [r3, #24]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <CalculateSpeed>:

inline void CalculateSpeed(TIM_HandleTypeDef *htim, Encoder_t *Encoder)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  Encoder->Pulse = (int16_t)htim->Instance->CNT;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001068:	b21a      	sxth	r2, r3
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	801a      	strh	r2, [r3, #0]
  htim->Instance->CNT = 0;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2200      	movs	r2, #0
 8001074:	625a      	str	r2, [r3, #36]	; 0x24
  Encoder->Direction = __HAL_TIM_IS_TIM_COUNTING_DOWN(htim);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0310 	and.w	r3, r3, #16
 8001080:	2b10      	cmp	r3, #16
 8001082:	bf0c      	ite	eq
 8001084:	2301      	moveq	r3, #1
 8001086:	2300      	movne	r3, #0
 8001088:	b2da      	uxtb	r2, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f883 2020 	strb.w	r2, [r3, #32]

  Encoder->DeltaTime = (float)Gettime(Encoder->StartTime) / 1000.0f;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	4618      	mov	r0, r3
 8001096:	f000 fce9 	bl	8001a6c <Gettime>
 800109a:	4603      	mov	r3, r0
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fd29 	bl	8000af4 <__aeabi_ui2f>
 80010a2:	4603      	mov	r3, r0
 80010a4:	493f      	ldr	r1, [pc, #252]	; (80011a4 <CalculateSpeed+0x14c>)
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fe30 	bl	8000d0c <__aeabi_fdiv>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	609a      	str	r2, [r3, #8]
  Encoder->StartTime = HAL_GetTick();
 80010b4:	f001 fb4a 	bl	800274c <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	605a      	str	r2, [r3, #4]

  if ((Encoder->Pulse > 0 || Encoder->Pulse < 0) && Encoder->DeltaTime > 0.0f)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dc04      	bgt.n	80010d2 <CalculateSpeed+0x7a>
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	da5a      	bge.n	8001188 <CalculateSpeed+0x130>
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f04f 0100 	mov.w	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ff1e 	bl	8000f1c <__aeabi_fcmpgt>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d050      	beq.n	8001188 <CalculateSpeed+0x130>
  {
    Encoder->Pulse = abs(Encoder->Pulse);
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	bfb8      	it	lt
 80010f0:	425b      	neglt	r3, r3
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	801a      	strh	r2, [r3, #0]
    Encoder->CurrentRPM = ((float)Encoder->Pulse / Wheel_PPR) * (60.0f / Encoder->DeltaTime);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fcfb 	bl	8000afc <__aeabi_i2f>
 8001106:	4603      	mov	r3, r0
 8001108:	4927      	ldr	r1, [pc, #156]	; (80011a8 <CalculateSpeed+0x150>)
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fdfe 	bl	8000d0c <__aeabi_fdiv>
 8001110:	4603      	mov	r3, r0
 8001112:	461c      	mov	r4, r3
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	4619      	mov	r1, r3
 800111a:	4824      	ldr	r0, [pc, #144]	; (80011ac <CalculateSpeed+0x154>)
 800111c:	f7ff fdf6 	bl	8000d0c <__aeabi_fdiv>
 8001120:	4603      	mov	r3, r0
 8001122:	4619      	mov	r1, r3
 8001124:	4620      	mov	r0, r4
 8001126:	f7ff fd3d 	bl	8000ba4 <__aeabi_fmul>
 800112a:	4603      	mov	r3, r0
 800112c:	461a      	mov	r2, r3
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	60da      	str	r2, [r3, #12]
    Encoder->Speed_CM = (Encoder->CurrentRPM * Wheel_Circumference) / 60.0f;
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	491e      	ldr	r1, [pc, #120]	; (80011b0 <CalculateSpeed+0x158>)
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fd33 	bl	8000ba4 <__aeabi_fmul>
 800113e:	4603      	mov	r3, r0
 8001140:	491a      	ldr	r1, [pc, #104]	; (80011ac <CalculateSpeed+0x154>)
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fde2 	bl	8000d0c <__aeabi_fdiv>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	619a      	str	r2, [r3, #24]
    Encoder->DistanceTotal += ((float)Encoder->Pulse / Wheel_PPR) * Wheel_Circumference;
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	69dc      	ldr	r4, [r3, #28]
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff fcce 	bl	8000afc <__aeabi_i2f>
 8001160:	4603      	mov	r3, r0
 8001162:	4911      	ldr	r1, [pc, #68]	; (80011a8 <CalculateSpeed+0x150>)
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fdd1 	bl	8000d0c <__aeabi_fdiv>
 800116a:	4603      	mov	r3, r0
 800116c:	4910      	ldr	r1, [pc, #64]	; (80011b0 <CalculateSpeed+0x158>)
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fd18 	bl	8000ba4 <__aeabi_fmul>
 8001174:	4603      	mov	r3, r0
 8001176:	4619      	mov	r1, r3
 8001178:	4620      	mov	r0, r4
 800117a:	f7ff fc0b 	bl	8000994 <__addsf3>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	61da      	str	r2, [r3, #28]
 8001186:	e008      	b.n	800119a <CalculateSpeed+0x142>
  }else{
    Encoder->CurrentRPM = 0;
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	60da      	str	r2, [r3, #12]
    Encoder->Speed_CM = 0;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	f04f 0200 	mov.w	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  }
}
 8001198:	bf00      	nop
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
 80011a2:	bf00      	nop
 80011a4:	447a0000 	.word	0x447a0000
 80011a8:	43820000 	.word	0x43820000
 80011ac:	42700000 	.word	0x42700000
 80011b0:	41a863ae 	.word	0x41a863ae

080011b4 <PID_Compute>:
  }

#elif(PID_Version == 4)

  inline float PID_Compute(PID_t *PID, const Encoder_t Encoder)
  {
 80011b4:	b084      	sub	sp, #16
 80011b6:	b5b0      	push	{r4, r5, r7, lr}
 80011b8:	b084      	sub	sp, #16
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80011c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    PID->NewError = (Encoder.TargetRPM - Encoder.CurrentRPM);
 80011c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011ca:	4611      	mov	r1, r2
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fbdf 	bl	8000990 <__aeabi_fsub>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	61da      	str	r2, [r3, #28]

    const float Alpha = 0.9;
 80011da:	4b5a      	ldr	r3, [pc, #360]	; (8001344 <PID_Compute+0x190>)
 80011dc:	60fb      	str	r3, [r7, #12]
    PID->NewError = Alpha * PID->NewError + (1 - Alpha) * PID->ErrorNext;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	68f9      	ldr	r1, [r7, #12]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fcdd 	bl	8000ba4 <__aeabi_fmul>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461c      	mov	r4, r3
 80011ee:	68f9      	ldr	r1, [r7, #12]
 80011f0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80011f4:	f7ff fbcc 	bl	8000990 <__aeabi_fsub>
 80011f8:	4603      	mov	r3, r0
 80011fa:	461a      	mov	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001200:	4619      	mov	r1, r3
 8001202:	4610      	mov	r0, r2
 8001204:	f7ff fcce 	bl	8000ba4 <__aeabi_fmul>
 8001208:	4603      	mov	r3, r0
 800120a:	4619      	mov	r1, r3
 800120c:	4620      	mov	r0, r4
 800120e:	f7ff fbc1 	bl	8000994 <__addsf3>
 8001212:	4603      	mov	r3, r0
 8001214:	461a      	mov	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	61da      	str	r2, [r3, #28]

    if(fabsf(PID->NewError) < 5.0) PID->NewError = 0;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001222:	4949      	ldr	r1, [pc, #292]	; (8001348 <PID_Compute+0x194>)
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff fe5b 	bl	8000ee0 <__aeabi_fcmplt>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d003      	beq.n	8001238 <PID_Compute+0x84>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	61da      	str	r2, [r3, #28]

    PID->P = (PID->Kp * (PID->NewError - PID->ErrorNext));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681c      	ldr	r4, [r3, #0]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69da      	ldr	r2, [r3, #28]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001244:	4619      	mov	r1, r3
 8001246:	4610      	mov	r0, r2
 8001248:	f7ff fba2 	bl	8000990 <__aeabi_fsub>
 800124c:	4603      	mov	r3, r0
 800124e:	4619      	mov	r1, r3
 8001250:	4620      	mov	r0, r4
 8001252:	f7ff fca7 	bl	8000ba4 <__aeabi_fmul>
 8001256:	4603      	mov	r3, r0
 8001258:	461a      	mov	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	60da      	str	r2, [r3, #12]
    PID->I = (PID->Ki * PID->NewError);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685a      	ldr	r2, [r3, #4]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	4619      	mov	r1, r3
 8001268:	4610      	mov	r0, r2
 800126a:	f7ff fc9b 	bl	8000ba4 <__aeabi_fmul>
 800126e:	4603      	mov	r3, r0
 8001270:	461a      	mov	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	611a      	str	r2, [r3, #16]
    PID->D = (PID->Kd * (PID->NewError - 2 * PID->ErrorNext + PID->ErrorLast));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689c      	ldr	r4, [r3, #8]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	69dd      	ldr	r5, [r3, #28]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001282:	4619      	mov	r1, r3
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff fb85 	bl	8000994 <__addsf3>
 800128a:	4603      	mov	r3, r0
 800128c:	4619      	mov	r1, r3
 800128e:	4628      	mov	r0, r5
 8001290:	f7ff fb7e 	bl	8000990 <__aeabi_fsub>
 8001294:	4603      	mov	r3, r0
 8001296:	461a      	mov	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800129c:	4619      	mov	r1, r3
 800129e:	4610      	mov	r0, r2
 80012a0:	f7ff fb78 	bl	8000994 <__addsf3>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4619      	mov	r1, r3
 80012a8:	4620      	mov	r0, r4
 80012aa:	f7ff fc7b 	bl	8000ba4 <__aeabi_fmul>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	615a      	str	r2, [r3, #20]

    PID->PWM_Value += (PID->P + PID->I + PID->D);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	699c      	ldr	r4, [r3, #24]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	68da      	ldr	r2, [r3, #12]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	691b      	ldr	r3, [r3, #16]
 80012c2:	4619      	mov	r1, r3
 80012c4:	4610      	mov	r0, r2
 80012c6:	f7ff fb65 	bl	8000994 <__addsf3>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4619      	mov	r1, r3
 80012d4:	4610      	mov	r0, r2
 80012d6:	f7ff fb5d 	bl	8000994 <__addsf3>
 80012da:	4603      	mov	r3, r0
 80012dc:	4619      	mov	r1, r3
 80012de:	4620      	mov	r0, r4
 80012e0:	f7ff fb58 	bl	8000994 <__addsf3>
 80012e4:	4603      	mov	r3, r0
 80012e6:	461a      	mov	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	619a      	str	r2, [r3, #24]
    PID->ErrorLast = PID->ErrorNext;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	635a      	str	r2, [r3, #52]	; 0x34
    PID->ErrorNext = PID->NewError;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	69da      	ldr	r2, [r3, #28]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	639a      	str	r2, [r3, #56]	; 0x38

    // 

//    if(Encoder.TargetPWM + 100.0 < PID->PWM_Value) PID->PWM_Value = Encoder.TargetPWM + 100.0;

    if     (PID->PWM_Value <   0.0) PID->PWM_Value = 0.0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f04f 0100 	mov.w	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fdeb 	bl	8000ee0 <__aeabi_fcmplt>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d004      	beq.n	800131a <PID_Compute+0x166>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
 8001318:	e00b      	b.n	8001332 <PID_Compute+0x17e>
    else if(PID->PWM_Value > 40000) PID->PWM_Value = 40000;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	490b      	ldr	r1, [pc, #44]	; (800134c <PID_Compute+0x198>)
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fdfb 	bl	8000f1c <__aeabi_fcmpgt>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d002      	beq.n	8001332 <PID_Compute+0x17e>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a07      	ldr	r2, [pc, #28]	; (800134c <PID_Compute+0x198>)
 8001330:	619a      	str	r2, [r3, #24]

    return PID->PWM_Value;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	699b      	ldr	r3, [r3, #24]
  }
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001340:	b004      	add	sp, #16
 8001342:	4770      	bx	lr
 8001344:	3f666666 	.word	0x3f666666
 8001348:	40a00000 	.word	0x40a00000
 800134c:	471c4000 	.word	0x471c4000

08001350 <QueuePush>:
  DataQueue.Head = DataQueue.Tail = 0;
  DataState = DataLength = 0;
}

void QueuePush(QueueData Data)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	71fb      	strb	r3, [r7, #7]
  QueueSize Position = (DataQueue.Head + 1) % MAX_SIZE;
 800135a:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <QueuePush+0x48>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	3301      	adds	r3, #1
 8001360:	425a      	negs	r2, r3
 8001362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001366:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800136a:	bf58      	it	pl
 800136c:	4253      	negpl	r3, r2
 800136e:	81fb      	strh	r3, [r7, #14]
  if(Position != DataQueue.Tail)
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <QueuePush+0x48>)
 8001372:	885b      	ldrh	r3, [r3, #2]
 8001374:	89fa      	ldrh	r2, [r7, #14]
 8001376:	429a      	cmp	r2, r3
 8001378:	d009      	beq.n	800138e <QueuePush+0x3e>
  {
    DataQueue.Data[DataQueue.Head] = Data;
 800137a:	4b07      	ldr	r3, [pc, #28]	; (8001398 <QueuePush+0x48>)
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	461a      	mov	r2, r3
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <QueuePush+0x48>)
 8001382:	4413      	add	r3, r2
 8001384:	79fa      	ldrb	r2, [r7, #7]
 8001386:	711a      	strb	r2, [r3, #4]
    DataQueue.Head = Position;
 8001388:	4a03      	ldr	r2, [pc, #12]	; (8001398 <QueuePush+0x48>)
 800138a:	89fb      	ldrh	r3, [r7, #14]
 800138c:	8013      	strh	r3, [r2, #0]
  }
}
 800138e:	bf00      	nop
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr
 8001398:	200000ec 	.word	0x200000ec

0800139c <QueuePOP>:

static void QueuePOP(QueueData *Data)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  if(DataQueue.Tail != DataQueue.Head)
 80013a4:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <QueuePOP+0x48>)
 80013a6:	885a      	ldrh	r2, [r3, #2]
 80013a8:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <QueuePOP+0x48>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d014      	beq.n	80013da <QueuePOP+0x3e>
  {
    *Data = DataQueue.Data[DataQueue.Tail];
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <QueuePOP+0x48>)
 80013b2:	885b      	ldrh	r3, [r3, #2]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <QueuePOP+0x48>)
 80013b8:	4413      	add	r3, r2
 80013ba:	791a      	ldrb	r2, [r3, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	701a      	strb	r2, [r3, #0]
    DataQueue.Tail = (DataQueue.Tail + 1) % MAX_SIZE;
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <QueuePOP+0x48>)
 80013c2:	885b      	ldrh	r3, [r3, #2]
 80013c4:	3301      	adds	r3, #1
 80013c6:	425a      	negs	r2, r3
 80013c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80013d0:	bf58      	it	pl
 80013d2:	4253      	negpl	r3, r2
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	4b03      	ldr	r3, [pc, #12]	; (80013e4 <QueuePOP+0x48>)
 80013d8:	805a      	strh	r2, [r3, #2]
  }
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	200000ec 	.word	0x200000ec

080013e8 <QueueDataSize>:

static QueueSize QueueDataSize(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return ((DataQueue.Head + MAX_SIZE - DataQueue.Tail) % MAX_SIZE);
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <QueueDataSize+0x2c>)
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80013f4:	4a07      	ldr	r2, [pc, #28]	; (8001414 <QueueDataSize+0x2c>)
 80013f6:	8852      	ldrh	r2, [r2, #2]
 80013f8:	1a9b      	subs	r3, r3, r2
 80013fa:	425a      	negs	r2, r3
 80013fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001400:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001404:	bf58      	it	pl
 8001406:	4253      	negpl	r3, r2
 8001408:	b29b      	uxth	r3, r3
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	200000ec 	.word	0x200000ec

08001418 <QueueFindControlMessage>:
#endif

}

QueueSize QueueFindControlMessage(ControlMessage *ControlMsg, uint8_t BufferSize)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	70fb      	strb	r3, [r7, #3]
  QueueSize DataSize = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	81fb      	strh	r3, [r7, #14]
  QueueData Data     = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	737b      	strb	r3, [r7, #13]

//  uint32_t ESP32_HeadData = 0;

  while(QueueDataSize() > 0)
 800142c:	e035      	b.n	800149a <QueueFindControlMessage+0x82>
  {
    QueuePOP(&Data);
 800142e:	f107 030d 	add.w	r3, r7, #13
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff ffb2 	bl	800139c <QueuePOP>

    if(DataLength == 0 && Data != CMD_HEAD)
 8001438:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <QueueFindControlMessage+0x98>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d103      	bne.n	8001448 <QueueFindControlMessage+0x30>
 8001440:	7b7b      	ldrb	r3, [r7, #13]
 8001442:	2bf1      	cmp	r3, #241	; 0xf1
 8001444:	d000      	beq.n	8001448 <QueueFindControlMessage+0x30>
    {
//      ESP32_DataProcess(ControlMsg, &ESP32_HeadData, Data);
      continue;
 8001446:	e028      	b.n	800149a <QueueFindControlMessage+0x82>
    }

    if(DataLength < BufferSize)
 8001448:	78fb      	ldrb	r3, [r7, #3]
 800144a:	b29a      	uxth	r2, r3
 800144c:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <QueueFindControlMessage+0x98>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d90b      	bls.n	800146c <QueueFindControlMessage+0x54>
      ControlMsg->TmpData[DataLength++] = Data;
 8001454:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <QueueFindControlMessage+0x98>)
 8001456:	881b      	ldrh	r3, [r3, #0]
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	b291      	uxth	r1, r2
 800145c:	4a14      	ldr	r2, [pc, #80]	; (80014b0 <QueueFindControlMessage+0x98>)
 800145e:	8011      	strh	r1, [r2, #0]
 8001460:	4619      	mov	r1, r3
 8001462:	7b7a      	ldrb	r2, [r7, #13]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	440b      	add	r3, r1
 8001468:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    DataState = ((DataState << 8) | Data);
 800146c:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <QueueFindControlMessage+0x9c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	7b7a      	ldrb	r2, [r7, #13]
 8001474:	4313      	orrs	r3, r2
 8001476:	4a0f      	ldr	r2, [pc, #60]	; (80014b4 <QueueFindControlMessage+0x9c>)
 8001478:	6013      	str	r3, [r2, #0]

    if(DataState == CMD_TAIL)
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <QueueFindControlMessage+0x9c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a0e      	ldr	r2, [pc, #56]	; (80014b8 <QueueFindControlMessage+0xa0>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d10a      	bne.n	800149a <QueueFindControlMessage+0x82>
    {
      DataSize   = DataLength;
 8001484:	4b0a      	ldr	r3, [pc, #40]	; (80014b0 <QueueFindControlMessage+0x98>)
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	81fb      	strh	r3, [r7, #14]
      DataState  = 0;
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <QueueFindControlMessage+0x9c>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
      DataLength = 0;
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <QueueFindControlMessage+0x98>)
 8001492:	2200      	movs	r2, #0
 8001494:	801a      	strh	r2, [r3, #0]

      return DataSize;
 8001496:	89fb      	ldrh	r3, [r7, #14]
 8001498:	e005      	b.n	80014a6 <QueueFindControlMessage+0x8e>
  while(QueueDataSize() > 0)
 800149a:	f7ff ffa5 	bl	80013e8 <QueueDataSize>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1c4      	bne.n	800142e <QueueFindControlMessage+0x16>
    }
  }
  return 0;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200002f4 	.word	0x200002f4
 80014b4:	200002f0 	.word	0x200002f0
 80014b8:	f2f10d0a 	.word	0xf2f10d0a

080014bc <SendChar>:

void SendChar(UART_HandleTypeDef *huart, uint8_t t)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	70fb      	strb	r3, [r7, #3]
    HAL_UART_Transmit(huart, &t , sizeof(t) ,10);
 80014c8:	1cf9      	adds	r1, r7, #3
 80014ca:	230a      	movs	r3, #10
 80014cc:	2201      	movs	r2, #1
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f002 ffae 	bl	8004430 <HAL_UART_Transmit>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <SendStrings>:

void SendStrings(UART_HandleTypeDef *huart, uint8_t *str)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  while(*str)
 80014e6:	e008      	b.n	80014fa <SendStrings+0x1e>
  {
    SendChar(huart, (*str)&0xFF);
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ffe4 	bl	80014bc <SendChar>
    str++;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	603b      	str	r3, [r7, #0]
  while(*str)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f2      	bne.n	80014e8 <SendStrings+0xc>
  }
}
 8001502:	bf00      	nop
 8001504:	bf00      	nop
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <AT_CIPSEND>:

void AT_CIPSEND(UART_HandleTypeDef *huart, uint8_t Aisle, int SendSize)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	460b      	mov	r3, r1
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	72fb      	strb	r3, [r7, #11]
  char buffer[20] = {0};
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	f107 0318 	add.w	r3, r7, #24
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
  sprintf(buffer, "AT+CIPSEND=%c,%d\r\n", Aisle, SendSize);
 800152c:	7afa      	ldrb	r2, [r7, #11]
 800152e:	f107 0014 	add.w	r0, r7, #20
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4906      	ldr	r1, [pc, #24]	; (8001550 <AT_CIPSEND+0x44>)
 8001536:	f003 fd73 	bl	8005020 <siprintf>
  SendStrings(huart, (uint8_t *)buffer);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4619      	mov	r1, r3
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f7ff ffcb 	bl	80014dc <SendStrings>
}
 8001546:	bf00      	nop
 8001548:	3728      	adds	r7, #40	; 0x28
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	08005a2c 	.word	0x08005a2c

08001554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001558:	f001 f8a0 	bl	800269c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155c:	f000 f858 	bl	8001610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001560:	f000 fa16 	bl	8001990 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001564:	f000 f8c8 	bl	80016f8 <MX_TIM2_Init>
  MX_I2C2_Init();
 8001568:	f000 f898 	bl	800169c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800156c:	f000 f9e6 	bl	800193c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001570:	f000 f93c 	bl	80017ec <MX_TIM3_Init>
  MX_TIM4_Init();
 8001574:	f000 f98e 	bl	8001894 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  /*-------------------------------- UART Init ----------------------------------*/
  WIFI_Init();
 8001578:	f000 fa8e 	bl	8001a98 <WIFI_Init>
  ControlMsg.ESP32Info.Aisle = '0';
 800157c:	4b1b      	ldr	r3, [pc, #108]	; (80015ec <main+0x98>)
 800157e:	2230      	movs	r2, #48	; 0x30
 8001580:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  /*-------------------------- MOTOR controller Init ----------------------------*/
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_ALL);
 8001584:	213c      	movs	r1, #60	; 0x3c
 8001586:	481a      	ldr	r0, [pc, #104]	; (80015f0 <main+0x9c>)
 8001588:	f002 f9f6 	bl	8003978 <HAL_TIM_PWM_Start>
  TIM2->CR1 |= TIM_CR1_CEN;
 800158c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6013      	str	r3, [r2, #0]
  TIM2->CNT = 0;
 800159c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015a0:	2200      	movs	r2, #0
 80015a2:	625a      	str	r2, [r3, #36]	; 0x24
  TIM2->CCER |= (TIM_CCER_CC1E|TIM_CCER_CC2E|TIM_CCER_CC3E|TIM_CCER_CC4E);
 80015a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015ae:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80015b2:	f043 0311 	orr.w	r3, r3, #17
 80015b6:	6213      	str	r3, [r2, #32]

  /*--------------------------- MOTOR1 Encoder Init -----------------------------*/
  PID_Init(&MOTOR_PID[MOTOR1], 0.85, 0.90, 0.02);
 80015b8:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <main+0xa0>)
 80015ba:	4a0f      	ldr	r2, [pc, #60]	; (80015f8 <main+0xa4>)
 80015bc:	490f      	ldr	r1, [pc, #60]	; (80015fc <main+0xa8>)
 80015be:	4810      	ldr	r0, [pc, #64]	; (8001600 <main+0xac>)
 80015c0:	f7ff fd18 	bl	8000ff4 <PID_Init>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80015c4:	213c      	movs	r1, #60	; 0x3c
 80015c6:	480f      	ldr	r0, [pc, #60]	; (8001604 <main+0xb0>)
 80015c8:	f002 fb1a 	bl	8003c00 <HAL_TIM_Encoder_Start>

  /*--------------------------- MOTOR2 Encoder Init -----------------------------*/
  PID_Init(&MOTOR_PID[MOTOR2], 0.85, 0.90, 0.02);
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <main+0xa0>)
 80015ce:	4a0a      	ldr	r2, [pc, #40]	; (80015f8 <main+0xa4>)
 80015d0:	490a      	ldr	r1, [pc, #40]	; (80015fc <main+0xa8>)
 80015d2:	480d      	ldr	r0, [pc, #52]	; (8001608 <main+0xb4>)
 80015d4:	f7ff fd0e 	bl	8000ff4 <PID_Init>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80015d8:	213c      	movs	r1, #60	; 0x3c
 80015da:	480c      	ldr	r0, [pc, #48]	; (800160c <main+0xb8>)
 80015dc:	f002 fb10 	bl	8003c00 <HAL_TIM_Encoder_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /*------------- read WIFI data -------------*/
    MessageProcess();
 80015e0:	f000 fc66 	bl	8001eb0 <MessageProcess>
    /*-------------- MOTOR Control -------------*/
    MOTOR_Control();
 80015e4:	f000 fcd4 	bl	8001f90 <MOTOR_Control>
    MessageProcess();
 80015e8:	e7fa      	b.n	80015e0 <main+0x8c>
 80015ea:	bf00      	nop
 80015ec:	2000046c 	.word	0x2000046c
 80015f0:	2000034c 	.word	0x2000034c
 80015f4:	3ca3d70a 	.word	0x3ca3d70a
 80015f8:	3f666666 	.word	0x3f666666
 80015fc:	3f59999a 	.word	0x3f59999a
 8001600:	200005ac 	.word	0x200005ac
 8001604:	20000394 	.word	0x20000394
 8001608:	200005e8 	.word	0x200005e8
 800160c:	200003dc 	.word	0x200003dc

08001610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b090      	sub	sp, #64	; 0x40
 8001614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001616:	f107 0318 	add.w	r3, r7, #24
 800161a:	2228      	movs	r2, #40	; 0x28
 800161c:	2100      	movs	r1, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f003 fcf6 	bl	8005010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001624:	1d3b      	adds	r3, r7, #4
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
 800162c:	609a      	str	r2, [r3, #8]
 800162e:	60da      	str	r2, [r3, #12]
 8001630:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001632:	2301      	movs	r3, #1
 8001634:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001636:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800163a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800163c:	2300      	movs	r3, #0
 800163e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001640:	2301      	movs	r3, #1
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001644:	2302      	movs	r3, #2
 8001646:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001648:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800164c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800164e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001652:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001654:	f107 0318 	add.w	r3, r7, #24
 8001658:	4618      	mov	r0, r3
 800165a:	f001 fd2d 	bl	80030b8 <HAL_RCC_OscConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001664:	f000 fde8 	bl	8002238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001668:	230f      	movs	r3, #15
 800166a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800166c:	2302      	movs	r3, #2
 800166e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001678:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2101      	movs	r1, #1
 8001682:	4618      	mov	r0, r3
 8001684:	f001 ff9a 	bl	80035bc <HAL_RCC_ClockConfig>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800168e:	f000 fdd3 	bl	8002238 <Error_Handler>
  }
}
 8001692:	bf00      	nop
 8001694:	3740      	adds	r7, #64	; 0x40
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016a0:	4b12      	ldr	r3, [pc, #72]	; (80016ec <MX_I2C2_Init+0x50>)
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <MX_I2C2_Init+0x54>)
 80016a4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80016a6:	4b11      	ldr	r3, [pc, #68]	; (80016ec <MX_I2C2_Init+0x50>)
 80016a8:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <MX_I2C2_Init+0x58>)
 80016aa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016ac:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <MX_I2C2_Init+0x50>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <MX_I2C2_Init+0x50>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <MX_I2C2_Init+0x50>)
 80016ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016be:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016c0:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <MX_I2C2_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <MX_I2C2_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016cc:	4b07      	ldr	r3, [pc, #28]	; (80016ec <MX_I2C2_Init+0x50>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016d2:	4b06      	ldr	r3, [pc, #24]	; (80016ec <MX_I2C2_Init+0x50>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80016d8:	4804      	ldr	r0, [pc, #16]	; (80016ec <MX_I2C2_Init+0x50>)
 80016da:	f001 fba9 	bl	8002e30 <HAL_I2C_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80016e4:	f000 fda8 	bl	8002238 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200002f8 	.word	0x200002f8
 80016f0:	40005800 	.word	0x40005800
 80016f4:	000186a0 	.word	0x000186a0

080016f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	; 0x28
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fe:	f107 0320 	add.w	r3, r7, #32
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
 8001714:	611a      	str	r2, [r3, #16]
 8001716:	615a      	str	r2, [r3, #20]
 8001718:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800171a:	4b33      	ldr	r3, [pc, #204]	; (80017e8 <MX_TIM2_Init+0xf0>)
 800171c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001720:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001722:	4b31      	ldr	r3, [pc, #196]	; (80017e8 <MX_TIM2_Init+0xf0>)
 8001724:	2200      	movs	r2, #0
 8001726:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001728:	4b2f      	ldr	r3, [pc, #188]	; (80017e8 <MX_TIM2_Init+0xf0>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 48000;
 800172e:	4b2e      	ldr	r3, [pc, #184]	; (80017e8 <MX_TIM2_Init+0xf0>)
 8001730:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001734:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001736:	4b2c      	ldr	r3, [pc, #176]	; (80017e8 <MX_TIM2_Init+0xf0>)
 8001738:	2200      	movs	r2, #0
 800173a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173c:	4b2a      	ldr	r3, [pc, #168]	; (80017e8 <MX_TIM2_Init+0xf0>)
 800173e:	2200      	movs	r2, #0
 8001740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001742:	4829      	ldr	r0, [pc, #164]	; (80017e8 <MX_TIM2_Init+0xf0>)
 8001744:	f002 f8c8 	bl	80038d8 <HAL_TIM_PWM_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800174e:	f000 fd73 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001752:	2300      	movs	r3, #0
 8001754:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001756:	2300      	movs	r3, #0
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800175a:	f107 0320 	add.w	r3, r7, #32
 800175e:	4619      	mov	r1, r3
 8001760:	4821      	ldr	r0, [pc, #132]	; (80017e8 <MX_TIM2_Init+0xf0>)
 8001762:	f002 fdb7 	bl	80042d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800176c:	f000 fd64 	bl	8002238 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001770:	2360      	movs	r3, #96	; 0x60
 8001772:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001778:	2300      	movs	r3, #0
 800177a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001780:	1d3b      	adds	r3, r7, #4
 8001782:	2200      	movs	r2, #0
 8001784:	4619      	mov	r1, r3
 8001786:	4818      	ldr	r0, [pc, #96]	; (80017e8 <MX_TIM2_Init+0xf0>)
 8001788:	f002 fac8 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001792:	f000 fd51 	bl	8002238 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001796:	1d3b      	adds	r3, r7, #4
 8001798:	2204      	movs	r2, #4
 800179a:	4619      	mov	r1, r3
 800179c:	4812      	ldr	r0, [pc, #72]	; (80017e8 <MX_TIM2_Init+0xf0>)
 800179e:	f002 fabd 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80017a8:	f000 fd46 	bl	8002238 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017ac:	1d3b      	adds	r3, r7, #4
 80017ae:	2208      	movs	r2, #8
 80017b0:	4619      	mov	r1, r3
 80017b2:	480d      	ldr	r0, [pc, #52]	; (80017e8 <MX_TIM2_Init+0xf0>)
 80017b4:	f002 fab2 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80017be:	f000 fd3b 	bl	8002238 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	220c      	movs	r2, #12
 80017c6:	4619      	mov	r1, r3
 80017c8:	4807      	ldr	r0, [pc, #28]	; (80017e8 <MX_TIM2_Init+0xf0>)
 80017ca:	f002 faa7 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 80017d4:	f000 fd30 	bl	8002238 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017d8:	4803      	ldr	r0, [pc, #12]	; (80017e8 <MX_TIM2_Init+0xf0>)
 80017da:	f000 fe2d 	bl	8002438 <HAL_TIM_MspPostInit>

}
 80017de:	bf00      	nop
 80017e0:	3728      	adds	r7, #40	; 0x28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	2000034c 	.word	0x2000034c

080017ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08c      	sub	sp, #48	; 0x30
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	2224      	movs	r2, #36	; 0x24
 80017f8:	2100      	movs	r1, #0
 80017fa:	4618      	mov	r0, r3
 80017fc:	f003 fc08 	bl	8005010 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001808:	4b20      	ldr	r3, [pc, #128]	; (800188c <MX_TIM3_Init+0xa0>)
 800180a:	4a21      	ldr	r2, [pc, #132]	; (8001890 <MX_TIM3_Init+0xa4>)
 800180c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800180e:	4b1f      	ldr	r3, [pc, #124]	; (800188c <MX_TIM3_Init+0xa0>)
 8001810:	2200      	movs	r2, #0
 8001812:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001814:	4b1d      	ldr	r3, [pc, #116]	; (800188c <MX_TIM3_Init+0xa0>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800181a:	4b1c      	ldr	r3, [pc, #112]	; (800188c <MX_TIM3_Init+0xa0>)
 800181c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001820:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <MX_TIM3_Init+0xa0>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001828:	4b18      	ldr	r3, [pc, #96]	; (800188c <MX_TIM3_Init+0xa0>)
 800182a:	2200      	movs	r2, #0
 800182c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800182e:	2301      	movs	r3, #1
 8001830:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001832:	2300      	movs	r3, #0
 8001834:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001836:	2301      	movs	r3, #1
 8001838:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800183a:	2300      	movs	r3, #0
 800183c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001842:	2300      	movs	r3, #0
 8001844:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001846:	2301      	movs	r3, #1
 8001848:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800184a:	2300      	movs	r3, #0
 800184c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800184e:	2300      	movs	r3, #0
 8001850:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	4619      	mov	r1, r3
 8001858:	480c      	ldr	r0, [pc, #48]	; (800188c <MX_TIM3_Init+0xa0>)
 800185a:	f002 f92f 	bl	8003abc <HAL_TIM_Encoder_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001864:	f000 fce8 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001868:	2300      	movs	r3, #0
 800186a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	4619      	mov	r1, r3
 8001874:	4805      	ldr	r0, [pc, #20]	; (800188c <MX_TIM3_Init+0xa0>)
 8001876:	f002 fd2d 	bl	80042d4 <HAL_TIMEx_MasterConfigSynchronization>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001880:	f000 fcda 	bl	8002238 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	3730      	adds	r7, #48	; 0x30
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000394 	.word	0x20000394
 8001890:	40000400 	.word	0x40000400

08001894 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08c      	sub	sp, #48	; 0x30
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800189a:	f107 030c 	add.w	r3, r7, #12
 800189e:	2224      	movs	r2, #36	; 0x24
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 fbb4 	bl	8005010 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018b0:	4b20      	ldr	r3, [pc, #128]	; (8001934 <MX_TIM4_Init+0xa0>)
 80018b2:	4a21      	ldr	r2, [pc, #132]	; (8001938 <MX_TIM4_Init+0xa4>)
 80018b4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80018b6:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <MX_TIM4_Init+0xa0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018bc:	4b1d      	ldr	r3, [pc, #116]	; (8001934 <MX_TIM4_Init+0xa0>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018c2:	4b1c      	ldr	r3, [pc, #112]	; (8001934 <MX_TIM4_Init+0xa0>)
 80018c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018c8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <MX_TIM4_Init+0xa0>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d0:	4b18      	ldr	r3, [pc, #96]	; (8001934 <MX_TIM4_Init+0xa0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80018d6:	2301      	movs	r3, #1
 80018d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018de:	2301      	movs	r3, #1
 80018e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018ea:	2300      	movs	r3, #0
 80018ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018ee:	2301      	movs	r3, #1
 80018f0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018f2:	2300      	movs	r3, #0
 80018f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018fa:	f107 030c 	add.w	r3, r7, #12
 80018fe:	4619      	mov	r1, r3
 8001900:	480c      	ldr	r0, [pc, #48]	; (8001934 <MX_TIM4_Init+0xa0>)
 8001902:	f002 f8db 	bl	8003abc <HAL_TIM_Encoder_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800190c:	f000 fc94 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001910:	2300      	movs	r3, #0
 8001912:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001914:	2300      	movs	r3, #0
 8001916:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	; (8001934 <MX_TIM4_Init+0xa0>)
 800191e:	f002 fcd9 	bl	80042d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001928:	f000 fc86 	bl	8002238 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	3730      	adds	r7, #48	; 0x30
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	200003dc 	.word	0x200003dc
 8001938:	40000800 	.word	0x40000800

0800193c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001940:	4b11      	ldr	r3, [pc, #68]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 8001942:	4a12      	ldr	r2, [pc, #72]	; (800198c <MX_USART1_UART_Init+0x50>)
 8001944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001946:	4b10      	ldr	r3, [pc, #64]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 8001948:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800194c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800194e:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001954:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 8001956:	2200      	movs	r2, #0
 8001958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800195a:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001960:	4b09      	ldr	r3, [pc, #36]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 8001962:	220c      	movs	r2, #12
 8001964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001966:	4b08      	ldr	r3, [pc, #32]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 800196e:	2200      	movs	r2, #0
 8001970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001972:	4805      	ldr	r0, [pc, #20]	; (8001988 <MX_USART1_UART_Init+0x4c>)
 8001974:	f002 fd0c 	bl	8004390 <HAL_UART_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800197e:	f000 fc5b 	bl	8002238 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000424 	.word	0x20000424
 800198c:	40013800 	.word	0x40013800

08001990 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001996:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <MX_GPIO_Init+0x58>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	4a13      	ldr	r2, [pc, #76]	; (80019e8 <MX_GPIO_Init+0x58>)
 800199c:	f043 0320 	orr.w	r3, r3, #32
 80019a0:	6193      	str	r3, [r2, #24]
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <MX_GPIO_Init+0x58>)
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	f003 0320 	and.w	r3, r3, #32
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_GPIO_Init+0x58>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	4a0d      	ldr	r2, [pc, #52]	; (80019e8 <MX_GPIO_Init+0x58>)
 80019b4:	f043 0304 	orr.w	r3, r3, #4
 80019b8:	6193      	str	r3, [r2, #24]
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <MX_GPIO_Init+0x58>)
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <MX_GPIO_Init+0x58>)
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	4a07      	ldr	r2, [pc, #28]	; (80019e8 <MX_GPIO_Init+0x58>)
 80019cc:	f043 0308 	orr.w	r3, r3, #8
 80019d0:	6193      	str	r3, [r2, #24]
 80019d2:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <MX_GPIO_Init+0x58>)
 80019d4:	699b      	ldr	r3, [r3, #24]
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr
 80019e8:	40021000 	.word	0x40021000

080019ec <AT_SEND>:

/* USER CODE BEGIN 4 */
void AT_SEND(UART_HandleTypeDef *huart, uint8_t Aisle, int SendSize)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	460b      	mov	r3, r1
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	72fb      	strb	r3, [r7, #11]
  AT_CIPSEND(huart, ControlMsg.ESP32Info.Aisle, SendSize);
 80019fa:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <AT_SEND+0x3c>)
 80019fc:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4619      	mov	r1, r3
 8001a04:	68f8      	ldr	r0, [r7, #12]
 8001a06:	f7ff fd81 	bl	800150c <AT_CIPSEND>
  HAL_Delay(20);
 8001a0a:	2014      	movs	r0, #20
 8001a0c:	f000 fea8 	bl	8002760 <HAL_Delay>
  HAL_UART_Transmit(huart, (uint8_t *)ControlMsg.TXBuffer, SendSize, 10);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	230a      	movs	r3, #10
 8001a16:	4904      	ldr	r1, [pc, #16]	; (8001a28 <AT_SEND+0x3c>)
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	f002 fd09 	bl	8004430 <HAL_UART_Transmit>
}
 8001a1e:	bf00      	nop
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	2000046c 	.word	0x2000046c

08001a2c <SendINFO>:

void SendINFO(UART_HandleTypeDef *huart, const char *format, ...)
{
 8001a2c:	b40e      	push	{r1, r2, r3}
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b085      	sub	sp, #20
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  va_list args;
  int SendSize;

  va_start(args, format);
 8001a36:	f107 0320 	add.w	r3, r7, #32
 8001a3a:	60bb      	str	r3, [r7, #8]
  SendSize = vsprintf(ControlMsg.TXBuffer, format, args);
 8001a3c:	68ba      	ldr	r2, [r7, #8]
 8001a3e:	69f9      	ldr	r1, [r7, #28]
 8001a40:	4809      	ldr	r0, [pc, #36]	; (8001a68 <SendINFO+0x3c>)
 8001a42:	f003 fb23 	bl	800508c <vsiprintf>
 8001a46:	60f8      	str	r0, [r7, #12]
  va_end(args);

  AT_SEND(huart, ControlMsg.ESP32Info.Aisle, SendSize);
 8001a48:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <SendINFO+0x3c>)
 8001a4a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	4619      	mov	r1, r3
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ffca 	bl	80019ec <AT_SEND>
}
 8001a58:	bf00      	nop
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a62:	b003      	add	sp, #12
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	2000046c 	.word	0x2000046c

08001a6c <Gettime>:

uint32_t Gettime(uint32_t StartTime)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  uint32_t CurrentTime = HAL_GetTick();
 8001a74:	f000 fe6a 	bl	800274c <HAL_GetTick>
 8001a78:	60f8      	str	r0, [r7, #12]

  if(CurrentTime >= StartTime) return (CurrentTime - StartTime);
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d303      	bcc.n	8001a8a <Gettime+0x1e>
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	e002      	b.n	8001a90 <Gettime+0x24>
  else                         return (0xFFFFFFFF - StartTime + CurrentTime + 1);
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	1ad3      	subs	r3, r2, r3
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <WIFI_Init>:

static void WIFI_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  USART1->CR1 |= USART_CR1_RXNEIE;
 8001a9c:	4b1e      	ldr	r3, [pc, #120]	; (8001b18 <WIFI_Init+0x80>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	4a1d      	ldr	r2, [pc, #116]	; (8001b18 <WIFI_Init+0x80>)
 8001aa2:	f043 0320 	orr.w	r3, r3, #32
 8001aa6:	60d3      	str	r3, [r2, #12]

  HAL_Delay(5000);
 8001aa8:	f241 3088 	movw	r0, #5000	; 0x1388
 8001aac:	f000 fe58 	bl	8002760 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t *)AT,        sizeof(AT)        -1, 10); HAL_Delay(800);
 8001ab0:	230a      	movs	r3, #10
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	4919      	ldr	r1, [pc, #100]	; (8001b1c <WIFI_Init+0x84>)
 8001ab6:	481a      	ldr	r0, [pc, #104]	; (8001b20 <WIFI_Init+0x88>)
 8001ab8:	f002 fcba 	bl	8004430 <HAL_UART_Transmit>
 8001abc:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001ac0:	f000 fe4e 	bl	8002760 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t *)ATE,       sizeof(ATE)       -1, 10); HAL_Delay(800);
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	2206      	movs	r2, #6
 8001ac8:	4916      	ldr	r1, [pc, #88]	; (8001b24 <WIFI_Init+0x8c>)
 8001aca:	4815      	ldr	r0, [pc, #84]	; (8001b20 <WIFI_Init+0x88>)
 8001acc:	f002 fcb0 	bl	8004430 <HAL_UART_Transmit>
 8001ad0:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001ad4:	f000 fe44 	bl	8002760 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t *)CWMODE,    sizeof(CWMODE)    -1, 10); HAL_Delay(800);
 8001ad8:	230a      	movs	r3, #10
 8001ada:	220d      	movs	r2, #13
 8001adc:	4912      	ldr	r1, [pc, #72]	; (8001b28 <WIFI_Init+0x90>)
 8001ade:	4810      	ldr	r0, [pc, #64]	; (8001b20 <WIFI_Init+0x88>)
 8001ae0:	f002 fca6 	bl	8004430 <HAL_UART_Transmit>
 8001ae4:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001ae8:	f000 fe3a 	bl	8002760 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t *)CIPMUX,    sizeof(CIPMUX)    -1, 10); HAL_Delay(800);
 8001aec:	230a      	movs	r3, #10
 8001aee:	220d      	movs	r2, #13
 8001af0:	490e      	ldr	r1, [pc, #56]	; (8001b2c <WIFI_Init+0x94>)
 8001af2:	480b      	ldr	r0, [pc, #44]	; (8001b20 <WIFI_Init+0x88>)
 8001af4:	f002 fc9c 	bl	8004430 <HAL_UART_Transmit>
 8001af8:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001afc:	f000 fe30 	bl	8002760 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t *)CIPSERVER, sizeof(CIPSERVER) -1, 10); HAL_Delay(800);
 8001b00:	230a      	movs	r3, #10
 8001b02:	2215      	movs	r2, #21
 8001b04:	490a      	ldr	r1, [pc, #40]	; (8001b30 <WIFI_Init+0x98>)
 8001b06:	4806      	ldr	r0, [pc, #24]	; (8001b20 <WIFI_Init+0x88>)
 8001b08:	f002 fc92 	bl	8004430 <HAL_UART_Transmit>
 8001b0c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001b10:	f000 fe26 	bl	8002760 <HAL_Delay>
}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40013800 	.word	0x40013800
 8001b1c:	08005a40 	.word	0x08005a40
 8001b20:	20000424 	.word	0x20000424
 8001b24:	08005a48 	.word	0x08005a48
 8001b28:	08005a50 	.word	0x08005a50
 8001b2c:	08005a60 	.word	0x08005a60
 8001b30:	08005a70 	.word	0x08005a70

08001b34 <CalculateSpeedAngle>:
                         PID_t          PID[2],
                         ControlINFO_t *ControlINFO,
                         uint8_t        ControlParameters[],
                         const float    MAXRPM,
                         const double   Coefficient[2][6])
{
 8001b34:	b5b0      	push	{r4, r5, r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
 8001b40:	603b      	str	r3, [r7, #0]
#define use 1

  if(ControlParameters[3] == 0x11 && ControlParameters[8] == 0x12)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	3303      	adds	r3, #3
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	2b11      	cmp	r3, #17
 8001b4a:	f040 81aa 	bne.w	8001ea2 <CalculateSpeedAngle+0x36e>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	3308      	adds	r3, #8
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b12      	cmp	r3, #18
 8001b56:	f040 81a4 	bne.w	8001ea2 <CalculateSpeedAngle+0x36e>
  {
    uint8_t SpeedData[4] = { ControlParameters[7], ControlParameters[6], ControlParameters[5], ControlParameters[4] };
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	79db      	ldrb	r3, [r3, #7]
 8001b5e:	753b      	strb	r3, [r7, #20]
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	799b      	ldrb	r3, [r3, #6]
 8001b64:	757b      	strb	r3, [r7, #21]
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	795b      	ldrb	r3, [r3, #5]
 8001b6a:	75bb      	strb	r3, [r7, #22]
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	791b      	ldrb	r3, [r3, #4]
 8001b70:	75fb      	strb	r3, [r7, #23]
    memcpy(&ControlINFO->MotorSpeed, (void *)&SpeedData, 4);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	601a      	str	r2, [r3, #0]
    uint8_t AngleData[4] = { ControlParameters[12], ControlParameters[11], ControlParameters[10], ControlParameters[9] };
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	7b1b      	ldrb	r3, [r3, #12]
 8001b7c:	743b      	strb	r3, [r7, #16]
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	7adb      	ldrb	r3, [r3, #11]
 8001b82:	747b      	strb	r3, [r7, #17]
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	7a9b      	ldrb	r3, [r3, #10]
 8001b88:	74bb      	strb	r3, [r7, #18]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	7a5b      	ldrb	r3, [r3, #9]
 8001b8e:	74fb      	strb	r3, [r7, #19]
    memcpy(&ControlINFO->SteeringAngle, (void *)&AngleData, 4);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3304      	adds	r3, #4
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	601a      	str	r2, [r3, #0]

    ControlINFO->Action = Forward;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	721a      	strb	r2, [r3, #8]
    if(ControlINFO->SteeringAngle >  90.0 && ControlINFO->SteeringAngle <=  180.0)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	498d      	ldr	r1, [pc, #564]	; (8001dd8 <CalculateSpeedAngle+0x2a4>)
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff f9b9 	bl	8000f1c <__aeabi_fcmpgt>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d016      	beq.n	8001bde <CalculateSpeedAngle+0xaa>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	4989      	ldr	r1, [pc, #548]	; (8001ddc <CalculateSpeedAngle+0x2a8>)
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff f99c 	bl	8000ef4 <__aeabi_fcmple>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00d      	beq.n	8001bde <CalculateSpeedAngle+0xaa>
    {
      ControlINFO->SteeringAngle =  180.0 - ControlINFO->SteeringAngle;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4884      	ldr	r0, [pc, #528]	; (8001ddc <CalculateSpeedAngle+0x2a8>)
 8001bca:	f7fe fee1 	bl	8000990 <__aeabi_fsub>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	605a      	str	r2, [r3, #4]
      ControlINFO->Action = Backward;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2202      	movs	r2, #2
 8001bda:	721a      	strb	r2, [r3, #8]
 8001bdc:	e01e      	b.n	8001c1c <CalculateSpeedAngle+0xe8>
    }
    else if(ControlINFO->SteeringAngle < -90.0 && ControlINFO->SteeringAngle >= -180.0)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	497f      	ldr	r1, [pc, #508]	; (8001de0 <CalculateSpeedAngle+0x2ac>)
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff f97b 	bl	8000ee0 <__aeabi_fcmplt>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d015      	beq.n	8001c1c <CalculateSpeedAngle+0xe8>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	497b      	ldr	r1, [pc, #492]	; (8001de4 <CalculateSpeedAngle+0x2b0>)
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff f986 	bl	8000f08 <__aeabi_fcmpge>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00c      	beq.n	8001c1c <CalculateSpeedAngle+0xe8>
    {
      ControlINFO->SteeringAngle = -180.0 - ControlINFO->SteeringAngle;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	4619      	mov	r1, r3
 8001c08:	4876      	ldr	r0, [pc, #472]	; (8001de4 <CalculateSpeedAngle+0x2b0>)
 8001c0a:	f7fe fec1 	bl	8000990 <__aeabi_fsub>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	461a      	mov	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	605a      	str	r2, [r3, #4]
      ControlINFO->Action = Backward;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2202      	movs	r2, #2
 8001c1a:	721a      	strb	r2, [r3, #8]
    }

    if(  (ControlINFO->SteeringAngle >= -20.0 && ControlINFO->SteeringAngle <=  20.0)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	4971      	ldr	r1, [pc, #452]	; (8001de8 <CalculateSpeedAngle+0x2b4>)
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff f970 	bl	8000f08 <__aeabi_fcmpge>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d008      	beq.n	8001c40 <CalculateSpeedAngle+0x10c>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	496e      	ldr	r1, [pc, #440]	; (8001dec <CalculateSpeedAngle+0x2b8>)
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff f95d 	bl	8000ef4 <__aeabi_fcmple>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d123      	bne.n	8001c88 <CalculateSpeedAngle+0x154>
       ||(ControlINFO->SteeringAngle >=  70.0 && ControlINFO->SteeringAngle <=  90.0)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	496a      	ldr	r1, [pc, #424]	; (8001df0 <CalculateSpeedAngle+0x2bc>)
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff f95e 	bl	8000f08 <__aeabi_fcmpge>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d008      	beq.n	8001c64 <CalculateSpeedAngle+0x130>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	4960      	ldr	r1, [pc, #384]	; (8001dd8 <CalculateSpeedAngle+0x2a4>)
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff f94b 	bl	8000ef4 <__aeabi_fcmple>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d111      	bne.n	8001c88 <CalculateSpeedAngle+0x154>
       ||(ControlINFO->SteeringAngle <= -70.0 && ControlINFO->SteeringAngle >= -90.0))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	4962      	ldr	r1, [pc, #392]	; (8001df4 <CalculateSpeedAngle+0x2c0>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff f942 	bl	8000ef4 <__aeabi_fcmple>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d010      	beq.n	8001c98 <CalculateSpeedAngle+0x164>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4959      	ldr	r1, [pc, #356]	; (8001de0 <CalculateSpeedAngle+0x2ac>)
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff f943 	bl	8000f08 <__aeabi_fcmpge>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d007      	beq.n	8001c98 <CalculateSpeedAngle+0x164>
    {
      Encoder[MOTOR1].TargetRPM = MAXRPM;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c8c:	611a      	str	r2, [r3, #16]
      Encoder[MOTOR2].TargetRPM = MAXRPM;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	3324      	adds	r3, #36	; 0x24
 8001c92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c94:	611a      	str	r2, [r3, #16]
 8001c96:	e075      	b.n	8001d84 <CalculateSpeedAngle+0x250>
    }
    else if(ControlINFO->SteeringAngle > 20.0 && ControlINFO->SteeringAngle < 70.0)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4953      	ldr	r1, [pc, #332]	; (8001dec <CalculateSpeedAngle+0x2b8>)
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff f93c 	bl	8000f1c <__aeabi_fcmpgt>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d031      	beq.n	8001d0e <CalculateSpeedAngle+0x1da>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4950      	ldr	r1, [pc, #320]	; (8001df0 <CalculateSpeedAngle+0x2bc>)
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff f915 	bl	8000ee0 <__aeabi_fcmplt>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d028      	beq.n	8001d0e <CalculateSpeedAngle+0x1da>
    {
#if use
      Encoder[MOTOR1].TargetRPM = MAXRPM;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cc0:	611a      	str	r2, [r3, #16]
      Encoder[MOTOR2].TargetRPM = MAXRPM * ((90 - ControlINFO->SteeringAngle) / 90.0);
 8001cc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cc4:	f7fe fba6 	bl	8000414 <__aeabi_f2d>
 8001cc8:	4604      	mov	r4, r0
 8001cca:	460d      	mov	r5, r1
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4841      	ldr	r0, [pc, #260]	; (8001dd8 <CalculateSpeedAngle+0x2a4>)
 8001cd4:	f7fe fe5c 	bl	8000990 <__aeabi_fsub>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fb9a 	bl	8000414 <__aeabi_f2d>
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	4b44      	ldr	r3, [pc, #272]	; (8001df8 <CalculateSpeedAngle+0x2c4>)
 8001ce6:	f7fe fd17 	bl	8000718 <__aeabi_ddiv>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4620      	mov	r0, r4
 8001cf0:	4629      	mov	r1, r5
 8001cf2:	f7fe fbe7 	bl	80004c4 <__aeabi_dmul>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8001d04:	f7fe fdf0 	bl	80008e8 <__aeabi_d2f>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	6123      	str	r3, [r4, #16]
 8001d0c:	e03a      	b.n	8001d84 <CalculateSpeedAngle+0x250>
      Encoder[MOTOR2].TargetRPM = (MAXRPM / 2.0) * (1 - ControlINFO->SteeringAngle / 90.0);
      Encoder[MOTOR1].TargetRPM = 320000.0 / Encoder[MOTOR1].TargetRPM; // 400 * 800
      Encoder[MOTOR2].TargetRPM = 2.000000 * Encoder[MOTOR2].TargetRPM;
#endif
    }
    else if(ControlINFO->SteeringAngle < -20.0 && ControlINFO->SteeringAngle > -70.0)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	4935      	ldr	r1, [pc, #212]	; (8001de8 <CalculateSpeedAngle+0x2b4>)
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff f8e3 	bl	8000ee0 <__aeabi_fcmplt>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d031      	beq.n	8001d84 <CalculateSpeedAngle+0x250>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	4933      	ldr	r1, [pc, #204]	; (8001df4 <CalculateSpeedAngle+0x2c0>)
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff f8f8 	bl	8000f1c <__aeabi_fcmpgt>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d028      	beq.n	8001d84 <CalculateSpeedAngle+0x250>
    {
#if use
      Encoder[MOTOR1].TargetRPM = MAXRPM * ((90 - fabsf(ControlINFO->SteeringAngle)) / 90.0);
 8001d32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d34:	f7fe fb6e 	bl	8000414 <__aeabi_f2d>
 8001d38:	4604      	mov	r4, r0
 8001d3a:	460d      	mov	r5, r1
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d44:	4619      	mov	r1, r3
 8001d46:	4824      	ldr	r0, [pc, #144]	; (8001dd8 <CalculateSpeedAngle+0x2a4>)
 8001d48:	f7fe fe22 	bl	8000990 <__aeabi_fsub>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fb60 	bl	8000414 <__aeabi_f2d>
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	4b27      	ldr	r3, [pc, #156]	; (8001df8 <CalculateSpeedAngle+0x2c4>)
 8001d5a:	f7fe fcdd 	bl	8000718 <__aeabi_ddiv>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	4620      	mov	r0, r4
 8001d64:	4629      	mov	r1, r5
 8001d66:	f7fe fbad 	bl	80004c4 <__aeabi_dmul>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	4610      	mov	r0, r2
 8001d70:	4619      	mov	r1, r3
 8001d72:	f7fe fdb9 	bl	80008e8 <__aeabi_d2f>
 8001d76:	4602      	mov	r2, r0
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
      Encoder[MOTOR2].TargetRPM = MAXRPM;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	3324      	adds	r3, #36	; 0x24
 8001d80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d82:	611a      	str	r2, [r3, #16]
      Encoder[MOTOR1].TargetRPM = 2.000000 * Encoder[MOTOR1].TargetRPM; // 400 * 800
      Encoder[MOTOR2].TargetRPM = 320000.0 / Encoder[MOTOR2].TargetRPM;
#endif
    }

    if     (Encoder[MOTOR1].TargetRPM > MAXRPM) Encoder[MOTOR1].TargetRPM = MAXRPM;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	691b      	ldr	r3, [r3, #16]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d8c:	f7ff f8a8 	bl	8000ee0 <__aeabi_fcmplt>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <CalculateSpeedAngle+0x26a>
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d9a:	611a      	str	r2, [r3, #16]
 8001d9c:	e00d      	b.n	8001dba <CalculateSpeedAngle+0x286>
    else if(Encoder[MOTOR1].TargetRPM <      0) Encoder[MOTOR1].TargetRPM = 0;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	f04f 0100 	mov.w	r1, #0
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff f89a 	bl	8000ee0 <__aeabi_fcmplt>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <CalculateSpeedAngle+0x286>
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	611a      	str	r2, [r3, #16]
    if     (Encoder[MOTOR2].TargetRPM > MAXRPM) Encoder[MOTOR2].TargetRPM = MAXRPM;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	3324      	adds	r3, #36	; 0x24
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dc4:	f7ff f88c 	bl	8000ee0 <__aeabi_fcmplt>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d016      	beq.n	8001dfc <CalculateSpeedAngle+0x2c8>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	3324      	adds	r3, #36	; 0x24
 8001dd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001dd4:	611a      	str	r2, [r3, #16]
 8001dd6:	e021      	b.n	8001e1c <CalculateSpeedAngle+0x2e8>
 8001dd8:	42b40000 	.word	0x42b40000
 8001ddc:	43340000 	.word	0x43340000
 8001de0:	c2b40000 	.word	0xc2b40000
 8001de4:	c3340000 	.word	0xc3340000
 8001de8:	c1a00000 	.word	0xc1a00000
 8001dec:	41a00000 	.word	0x41a00000
 8001df0:	428c0000 	.word	0x428c0000
 8001df4:	c28c0000 	.word	0xc28c0000
 8001df8:	40568000 	.word	0x40568000
    else if(Encoder[MOTOR2].TargetRPM <      0) Encoder[MOTOR2].TargetRPM = 0;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	3324      	adds	r3, #36	; 0x24
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	f04f 0100 	mov.w	r1, #0
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff f86a 	bl	8000ee0 <__aeabi_fcmplt>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d004      	beq.n	8001e1c <CalculateSpeedAngle+0x2e8>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	3324      	adds	r3, #36	; 0x24
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	611a      	str	r2, [r3, #16]

    Encoder[MOTOR1].TargetRPM = Encoder[MOTOR1].TargetRPM * (ControlINFO->MotorSpeed / 100.0);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe faf7 	bl	8000414 <__aeabi_f2d>
 8001e26:	4604      	mov	r4, r0
 8001e28:	460d      	mov	r5, r1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe faf0 	bl	8000414 <__aeabi_f2d>
 8001e34:	f04f 0200 	mov.w	r2, #0
 8001e38:	4b1c      	ldr	r3, [pc, #112]	; (8001eac <CalculateSpeedAngle+0x378>)
 8001e3a:	f7fe fc6d 	bl	8000718 <__aeabi_ddiv>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4620      	mov	r0, r4
 8001e44:	4629      	mov	r1, r5
 8001e46:	f7fe fb3d 	bl	80004c4 <__aeabi_dmul>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4610      	mov	r0, r2
 8001e50:	4619      	mov	r1, r3
 8001e52:	f7fe fd49 	bl	80008e8 <__aeabi_d2f>
 8001e56:	4602      	mov	r2, r0
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	611a      	str	r2, [r3, #16]
    Encoder[MOTOR2].TargetRPM = Encoder[MOTOR2].TargetRPM * (ControlINFO->MotorSpeed / 100.0);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	3324      	adds	r3, #36	; 0x24
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fad6 	bl	8000414 <__aeabi_f2d>
 8001e68:	4604      	mov	r4, r0
 8001e6a:	460d      	mov	r5, r1
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe facf 	bl	8000414 <__aeabi_f2d>
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <CalculateSpeedAngle+0x378>)
 8001e7c:	f7fe fc4c 	bl	8000718 <__aeabi_ddiv>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4620      	mov	r0, r4
 8001e86:	4629      	mov	r1, r5
 8001e88:	f7fe fb1c 	bl	80004c4 <__aeabi_dmul>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	4610      	mov	r0, r2
 8001e92:	4619      	mov	r1, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8001e9a:	f7fe fd25 	bl	80008e8 <__aeabi_d2f>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	6123      	str	r3, [r4, #16]

//    Encoder[MOTOR1].TargetPWM = CalculateTargetPWM(Coefficient, ControlINFO->MotorSpeed);
  }
}
 8001ea2:	bf00      	nop
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40590000 	.word	0x40590000

08001eb0 <MessageProcess>:

static void MessageProcess(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af02      	add	r7, sp, #8
  if(Count.UART >= 100)
 8001eb6:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <MessageProcess+0xb0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2b63      	cmp	r3, #99	; 0x63
 8001ebc:	d94c      	bls.n	8001f58 <MessageProcess+0xa8>
  {
    Count.UART = 0;
 8001ebe:	4b28      	ldr	r3, [pc, #160]	; (8001f60 <MessageProcess+0xb0>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
    ControlMsg.MessageSize = QueueFindControlMessage(&ControlMsg, BUFFER_SIZE);
 8001ec4:	2114      	movs	r1, #20
 8001ec6:	4827      	ldr	r0, [pc, #156]	; (8001f64 <MessageProcess+0xb4>)
 8001ec8:	f7ff faa6 	bl	8001418 <QueueFindControlMessage>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	461a      	mov	r2, r3
 8001ed0:	4b24      	ldr	r3, [pc, #144]	; (8001f64 <MessageProcess+0xb4>)
 8001ed2:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa

    if(ControlMsg.MessageSize > 0 && ControlMsg.TmpData[0] == 0xF1)
 8001ed6:	4b23      	ldr	r3, [pc, #140]	; (8001f64 <MessageProcess+0xb4>)
 8001ed8:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	; 0xaa
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d03b      	beq.n	8001f58 <MessageProcess+0xa8>
 8001ee0:	4b20      	ldr	r3, [pc, #128]	; (8001f64 <MessageProcess+0xb4>)
 8001ee2:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8001ee6:	2bf1      	cmp	r3, #241	; 0xf1
 8001ee8:	d136      	bne.n	8001f58 <MessageProcess+0xa8>
    {
      switch(ControlMsg.TmpData[2])
 8001eea:	4b1e      	ldr	r3, [pc, #120]	; (8001f64 <MessageProcess+0xb4>)
 8001eec:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001ef0:	2b63      	cmp	r3, #99	; 0x63
 8001ef2:	d02c      	beq.n	8001f4e <MessageProcess+0x9e>
 8001ef4:	2b63      	cmp	r3, #99	; 0x63
 8001ef6:	dc30      	bgt.n	8001f5a <MessageProcess+0xaa>
 8001ef8:	2b41      	cmp	r3, #65	; 0x41
 8001efa:	d023      	beq.n	8001f44 <MessageProcess+0x94>
 8001efc:	2b41      	cmp	r3, #65	; 0x41
 8001efe:	dc2c      	bgt.n	8001f5a <MessageProcess+0xaa>
 8001f00:	2b40      	cmp	r3, #64	; 0x40
 8001f02:	d01a      	beq.n	8001f3a <MessageProcess+0x8a>
 8001f04:	2b40      	cmp	r3, #64	; 0x40
 8001f06:	dc28      	bgt.n	8001f5a <MessageProcess+0xaa>
 8001f08:	2b10      	cmp	r3, #16
 8001f0a:	d002      	beq.n	8001f12 <MessageProcess+0x62>
 8001f0c:	2b30      	cmp	r3, #48	; 0x30
 8001f0e:	d00b      	beq.n	8001f28 <MessageProcess+0x78>
        case 0x41: SendAuthor_Lkl(&huart1, ControlMsg.TmpData); break;
        case 0x63: SendCatPattern(&huart1, ControlMsg.TmpData); break;
      }
    }
  }
}
 8001f10:	e023      	b.n	8001f5a <MessageProcess+0xaa>
          CalculateSpeedAngle(Encoder, MOTOR_PID, &ControlINFO, ControlMsg.TmpData, 400.0f, Coefficient);
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <MessageProcess+0xb8>)
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <MessageProcess+0xbc>)
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <MessageProcess+0xc0>)
 8001f1c:	4a15      	ldr	r2, [pc, #84]	; (8001f74 <MessageProcess+0xc4>)
 8001f1e:	4916      	ldr	r1, [pc, #88]	; (8001f78 <MessageProcess+0xc8>)
 8001f20:	4816      	ldr	r0, [pc, #88]	; (8001f7c <MessageProcess+0xcc>)
 8001f22:	f7ff fe07 	bl	8001b34 <CalculateSpeedAngle>
          break;
 8001f26:	e018      	b.n	8001f5a <MessageProcess+0xaa>
          PWM_LimitCal.CalState[MOTOR1] = STARTCAL;
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <MessageProcess+0xd0>)
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          SendINFO(&huart1, "Start Calibration Coefficient point\n");
 8001f30:	4914      	ldr	r1, [pc, #80]	; (8001f84 <MessageProcess+0xd4>)
 8001f32:	4815      	ldr	r0, [pc, #84]	; (8001f88 <MessageProcess+0xd8>)
 8001f34:	f7ff fd7a 	bl	8001a2c <SendINFO>
          break;
 8001f38:	e00f      	b.n	8001f5a <MessageProcess+0xaa>
          SendINFO(&huart1, "test ok\n");
 8001f3a:	4914      	ldr	r1, [pc, #80]	; (8001f8c <MessageProcess+0xdc>)
 8001f3c:	4812      	ldr	r0, [pc, #72]	; (8001f88 <MessageProcess+0xd8>)
 8001f3e:	f7ff fd75 	bl	8001a2c <SendINFO>
          break;
 8001f42:	e00a      	b.n	8001f5a <MessageProcess+0xaa>
        case 0x41: SendAuthor_Lkl(&huart1, ControlMsg.TmpData); break;
 8001f44:	490a      	ldr	r1, [pc, #40]	; (8001f70 <MessageProcess+0xc0>)
 8001f46:	4810      	ldr	r0, [pc, #64]	; (8001f88 <MessageProcess+0xd8>)
 8001f48:	f7ff f82c 	bl	8000fa4 <SendAuthor_Lkl>
 8001f4c:	e005      	b.n	8001f5a <MessageProcess+0xaa>
        case 0x63: SendCatPattern(&huart1, ControlMsg.TmpData); break;
 8001f4e:	4908      	ldr	r1, [pc, #32]	; (8001f70 <MessageProcess+0xc0>)
 8001f50:	480d      	ldr	r0, [pc, #52]	; (8001f88 <MessageProcess+0xd8>)
 8001f52:	f7ff f80d 	bl	8000f70 <SendCatPattern>
 8001f56:	e000      	b.n	8001f5a <MessageProcess+0xaa>
    }
 8001f58:	bf00      	nop
}
 8001f5a:	bf00      	nop
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20000624 	.word	0x20000624
 8001f64:	2000046c 	.word	0x2000046c
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	43c80000 	.word	0x43c80000
 8001f70:	20000502 	.word	0x20000502
 8001f74:	20000558 	.word	0x20000558
 8001f78:	200005ac 	.word	0x200005ac
 8001f7c:	20000564 	.word	0x20000564
 8001f80:	20000520 	.word	0x20000520
 8001f84:	08005a88 	.word	0x08005a88
 8001f88:	20000424 	.word	0x20000424
 8001f8c:	08005ab0 	.word	0x08005ab0

08001f90 <MOTOR_Control>:

static void MOTOR_Control(void)
{
 8001f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f92:	b087      	sub	sp, #28
 8001f94:	af06      	add	r7, sp, #24
  if(Count.PID_Ctrl >= 25 && ((ControlMsg.TmpData[2] == 0x10 && ControlINFO.MotorSpeed != 0.0) || PWM_LimitCal.CalState[MOTOR1] != NONECTRL))
 8001f96:	4b9e      	ldr	r3, [pc, #632]	; (8002210 <MOTOR_Control+0x280>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b18      	cmp	r3, #24
 8001f9c:	f240 8115 	bls.w	80021ca <MOTOR_Control+0x23a>
 8001fa0:	4b9c      	ldr	r3, [pc, #624]	; (8002214 <MOTOR_Control+0x284>)
 8001fa2:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001fa6:	2b10      	cmp	r3, #16
 8001fa8:	d109      	bne.n	8001fbe <MOTOR_Control+0x2e>
 8001faa:	4b9b      	ldr	r3, [pc, #620]	; (8002218 <MOTOR_Control+0x288>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f04f 0100 	mov.w	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7fe ff8a 	bl	8000ecc <__aeabi_fcmpeq>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d005      	beq.n	8001fca <MOTOR_Control+0x3a>
 8001fbe:	4b97      	ldr	r3, [pc, #604]	; (800221c <MOTOR_Control+0x28c>)
 8001fc0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 8100 	beq.w	80021ca <MOTOR_Control+0x23a>
  {
    Count.PID_Ctrl = 0;
 8001fca:	4b91      	ldr	r3, [pc, #580]	; (8002210 <MOTOR_Control+0x280>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	605a      	str	r2, [r3, #4]
    CalculateSpeed(&htim3, &Encoder[MOTOR1]);
 8001fd0:	4993      	ldr	r1, [pc, #588]	; (8002220 <MOTOR_Control+0x290>)
 8001fd2:	4894      	ldr	r0, [pc, #592]	; (8002224 <MOTOR_Control+0x294>)
 8001fd4:	f7ff f840 	bl	8001058 <CalculateSpeed>
    CalculateSpeed(&htim4, &Encoder[MOTOR2]);
 8001fd8:	4993      	ldr	r1, [pc, #588]	; (8002228 <MOTOR_Control+0x298>)
 8001fda:	4894      	ldr	r0, [pc, #592]	; (800222c <MOTOR_Control+0x29c>)
 8001fdc:	f7ff f83c 	bl	8001058 <CalculateSpeed>

    switch(ControlINFO.Action)
 8001fe0:	4b8d      	ldr	r3, [pc, #564]	; (8002218 <MOTOR_Control+0x288>)
 8001fe2:	7a1b      	ldrb	r3, [r3, #8]
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	2b03      	cmp	r3, #3
 8001fe8:	f200 80ec 	bhi.w	80021c4 <MOTOR_Control+0x234>
 8001fec:	a201      	add	r2, pc, #4	; (adr r2, 8001ff4 <MOTOR_Control+0x64>)
 8001fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff2:	bf00      	nop
 8001ff4:	08002005 	.word	0x08002005
 8001ff8:	08002075 	.word	0x08002075
 8001ffc:	080020e5 	.word	0x080020e5
 8002000:	08002155 	.word	0x08002155
    {
      case Forward:
        TIM2->CCR1 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR1], Encoder[MOTOR1]); TIM2->CCR2 = 0;
 8002004:	4e86      	ldr	r6, [pc, #536]	; (8002220 <MOTOR_Control+0x290>)
 8002006:	466d      	mov	r5, sp
 8002008:	f106 040c 	add.w	r4, r6, #12
 800200c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800200e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002010:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002014:	e885 0003 	stmia.w	r5, {r0, r1}
 8002018:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800201c:	4884      	ldr	r0, [pc, #528]	; (8002230 <MOTOR_Control+0x2a0>)
 800201e:	f7ff f8c9 	bl	80011b4 <PID_Compute>
 8002022:	4603      	mov	r3, r0
 8002024:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002028:	4618      	mov	r0, r3
 800202a:	f7fe ff81 	bl	8000f30 <__aeabi_f2uiz>
 800202e:	4603      	mov	r3, r0
 8002030:	6363      	str	r3, [r4, #52]	; 0x34
 8002032:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002036:	2200      	movs	r2, #0
 8002038:	639a      	str	r2, [r3, #56]	; 0x38
        TIM2->CCR3 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR2], Encoder[MOTOR2]); TIM2->CCR4 = 0;
 800203a:	4e79      	ldr	r6, [pc, #484]	; (8002220 <MOTOR_Control+0x290>)
 800203c:	466d      	mov	r5, sp
 800203e:	f106 0430 	add.w	r4, r6, #48	; 0x30
 8002042:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002044:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002046:	e894 0003 	ldmia.w	r4, {r0, r1}
 800204a:	e885 0003 	stmia.w	r5, {r0, r1}
 800204e:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8002052:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002054:	4877      	ldr	r0, [pc, #476]	; (8002234 <MOTOR_Control+0x2a4>)
 8002056:	f7ff f8ad 	bl	80011b4 <PID_Compute>
 800205a:	4603      	mov	r3, r0
 800205c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002060:	4618      	mov	r0, r3
 8002062:	f7fe ff65 	bl	8000f30 <__aeabi_f2uiz>
 8002066:	4603      	mov	r3, r0
 8002068:	63e3      	str	r3, [r4, #60]	; 0x3c
 800206a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800206e:	2200      	movs	r2, #0
 8002070:	641a      	str	r2, [r3, #64]	; 0x40
        break;
 8002072:	e0a8      	b.n	80021c6 <MOTOR_Control+0x236>

      case Backward:
        TIM2->CCR2 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR1], Encoder[MOTOR1]); TIM2->CCR1 = 0;
 8002074:	4e6a      	ldr	r6, [pc, #424]	; (8002220 <MOTOR_Control+0x290>)
 8002076:	466d      	mov	r5, sp
 8002078:	f106 040c 	add.w	r4, r6, #12
 800207c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800207e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002080:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002084:	e885 0003 	stmia.w	r5, {r0, r1}
 8002088:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800208c:	4868      	ldr	r0, [pc, #416]	; (8002230 <MOTOR_Control+0x2a0>)
 800208e:	f7ff f891 	bl	80011b4 <PID_Compute>
 8002092:	4603      	mov	r3, r0
 8002094:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002098:	4618      	mov	r0, r3
 800209a:	f7fe ff49 	bl	8000f30 <__aeabi_f2uiz>
 800209e:	4603      	mov	r3, r0
 80020a0:	63a3      	str	r3, [r4, #56]	; 0x38
 80020a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020a6:	2200      	movs	r2, #0
 80020a8:	635a      	str	r2, [r3, #52]	; 0x34
        TIM2->CCR4 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR2], Encoder[MOTOR2]); TIM2->CCR3 = 0;
 80020aa:	4e5d      	ldr	r6, [pc, #372]	; (8002220 <MOTOR_Control+0x290>)
 80020ac:	466d      	mov	r5, sp
 80020ae:	f106 0430 	add.w	r4, r6, #48	; 0x30
 80020b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020ba:	e885 0003 	stmia.w	r5, {r0, r1}
 80020be:	f106 0324 	add.w	r3, r6, #36	; 0x24
 80020c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020c4:	485b      	ldr	r0, [pc, #364]	; (8002234 <MOTOR_Control+0x2a4>)
 80020c6:	f7ff f875 	bl	80011b4 <PID_Compute>
 80020ca:	4603      	mov	r3, r0
 80020cc:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe ff2d 	bl	8000f30 <__aeabi_f2uiz>
 80020d6:	4603      	mov	r3, r0
 80020d8:	6423      	str	r3, [r4, #64]	; 0x40
 80020da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020de:	2200      	movs	r2, #0
 80020e0:	63da      	str	r2, [r3, #60]	; 0x3c
        break;
 80020e2:	e070      	b.n	80021c6 <MOTOR_Control+0x236>

      case Clockwise:
        TIM2->CCR1 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR1], Encoder[MOTOR1]); TIM2->CCR2 = 0;
 80020e4:	4e4e      	ldr	r6, [pc, #312]	; (8002220 <MOTOR_Control+0x290>)
 80020e6:	466d      	mov	r5, sp
 80020e8:	f106 040c 	add.w	r4, r6, #12
 80020ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80020f8:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80020fc:	484c      	ldr	r0, [pc, #304]	; (8002230 <MOTOR_Control+0x2a0>)
 80020fe:	f7ff f859 	bl	80011b4 <PID_Compute>
 8002102:	4603      	mov	r3, r0
 8002104:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe ff11 	bl	8000f30 <__aeabi_f2uiz>
 800210e:	4603      	mov	r3, r0
 8002110:	6363      	str	r3, [r4, #52]	; 0x34
 8002112:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002116:	2200      	movs	r2, #0
 8002118:	639a      	str	r2, [r3, #56]	; 0x38
        TIM2->CCR4 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR2], Encoder[MOTOR2]); TIM2->CCR3 = 0;
 800211a:	4e41      	ldr	r6, [pc, #260]	; (8002220 <MOTOR_Control+0x290>)
 800211c:	466d      	mov	r5, sp
 800211e:	f106 0430 	add.w	r4, r6, #48	; 0x30
 8002122:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002124:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002126:	e894 0003 	ldmia.w	r4, {r0, r1}
 800212a:	e885 0003 	stmia.w	r5, {r0, r1}
 800212e:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8002132:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002134:	483f      	ldr	r0, [pc, #252]	; (8002234 <MOTOR_Control+0x2a4>)
 8002136:	f7ff f83d 	bl	80011b4 <PID_Compute>
 800213a:	4603      	mov	r3, r0
 800213c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe fef5 	bl	8000f30 <__aeabi_f2uiz>
 8002146:	4603      	mov	r3, r0
 8002148:	6423      	str	r3, [r4, #64]	; 0x40
 800214a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800214e:	2200      	movs	r2, #0
 8002150:	63da      	str	r2, [r3, #60]	; 0x3c
        break;
 8002152:	e038      	b.n	80021c6 <MOTOR_Control+0x236>

      case Anticlockwise:
        TIM2->CCR2 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR1], Encoder[MOTOR1]); TIM2->CCR1 = 0;
 8002154:	4e32      	ldr	r6, [pc, #200]	; (8002220 <MOTOR_Control+0x290>)
 8002156:	466d      	mov	r5, sp
 8002158:	f106 040c 	add.w	r4, r6, #12
 800215c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800215e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002160:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002164:	e885 0003 	stmia.w	r5, {r0, r1}
 8002168:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800216c:	4830      	ldr	r0, [pc, #192]	; (8002230 <MOTOR_Control+0x2a0>)
 800216e:	f7ff f821 	bl	80011b4 <PID_Compute>
 8002172:	4603      	mov	r3, r0
 8002174:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe fed9 	bl	8000f30 <__aeabi_f2uiz>
 800217e:	4603      	mov	r3, r0
 8002180:	63a3      	str	r3, [r4, #56]	; 0x38
 8002182:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002186:	2200      	movs	r2, #0
 8002188:	635a      	str	r2, [r3, #52]	; 0x34
        TIM2->CCR3 = (uint32_t)PID_Compute(&MOTOR_PID[MOTOR2], Encoder[MOTOR2]); TIM2->CCR4 = 0;
 800218a:	4e25      	ldr	r6, [pc, #148]	; (8002220 <MOTOR_Control+0x290>)
 800218c:	466d      	mov	r5, sp
 800218e:	f106 0430 	add.w	r4, r6, #48	; 0x30
 8002192:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002194:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002196:	e894 0003 	ldmia.w	r4, {r0, r1}
 800219a:	e885 0003 	stmia.w	r5, {r0, r1}
 800219e:	f106 0324 	add.w	r3, r6, #36	; 0x24
 80021a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021a4:	4823      	ldr	r0, [pc, #140]	; (8002234 <MOTOR_Control+0x2a4>)
 80021a6:	f7ff f805 	bl	80011b4 <PID_Compute>
 80021aa:	4603      	mov	r3, r0
 80021ac:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe febd 	bl	8000f30 <__aeabi_f2uiz>
 80021b6:	4603      	mov	r3, r0
 80021b8:	63e3      	str	r3, [r4, #60]	; 0x3c
 80021ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021be:	2200      	movs	r2, #0
 80021c0:	641a      	str	r2, [r3, #64]	; 0x40
        break;
 80021c2:	e000      	b.n	80021c6 <MOTOR_Control+0x236>

      default: break;
 80021c4:	bf00      	nop
    switch(ControlINFO.Action)
 80021c6:	bf00      	nop
  else if(ControlINFO.MotorSpeed == 0.0)
  {
    PID_ParameterClear(&MOTOR_PID[MOTOR1]); TIM2->CCR1 = TIM2->CCR2 = 0;
    PID_ParameterClear(&MOTOR_PID[MOTOR2]); TIM2->CCR3 = TIM2->CCR4 = 0;
  }
}
 80021c8:	e01e      	b.n	8002208 <MOTOR_Control+0x278>
  else if(ControlINFO.MotorSpeed == 0.0)
 80021ca:	4b13      	ldr	r3, [pc, #76]	; (8002218 <MOTOR_Control+0x288>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f04f 0100 	mov.w	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe fe7a 	bl	8000ecc <__aeabi_fcmpeq>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d100      	bne.n	80021e0 <MOTOR_Control+0x250>
}
 80021de:	e013      	b.n	8002208 <MOTOR_Control+0x278>
    PID_ParameterClear(&MOTOR_PID[MOTOR1]); TIM2->CCR1 = TIM2->CCR2 = 0;
 80021e0:	4813      	ldr	r0, [pc, #76]	; (8002230 <MOTOR_Control+0x2a0>)
 80021e2:	f7fe ff24 	bl	800102e <PID_ParameterClear>
 80021e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021ea:	2300      	movs	r3, #0
 80021ec:	6393      	str	r3, [r2, #56]	; 0x38
 80021ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021f2:	6353      	str	r3, [r2, #52]	; 0x34
    PID_ParameterClear(&MOTOR_PID[MOTOR2]); TIM2->CCR3 = TIM2->CCR4 = 0;
 80021f4:	480f      	ldr	r0, [pc, #60]	; (8002234 <MOTOR_Control+0x2a4>)
 80021f6:	f7fe ff1a 	bl	800102e <PID_ParameterClear>
 80021fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021fe:	2300      	movs	r3, #0
 8002200:	6413      	str	r3, [r2, #64]	; 0x40
 8002202:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002206:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002208:	bf00      	nop
 800220a:	3704      	adds	r7, #4
 800220c:	46bd      	mov	sp, r7
 800220e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002210:	20000624 	.word	0x20000624
 8002214:	2000046c 	.word	0x2000046c
 8002218:	20000558 	.word	0x20000558
 800221c:	20000520 	.word	0x20000520
 8002220:	20000564 	.word	0x20000564
 8002224:	20000394 	.word	0x20000394
 8002228:	20000588 	.word	0x20000588
 800222c:	200003dc 	.word	0x200003dc
 8002230:	200005ac 	.word	0x200005ac
 8002234:	200005e8 	.word	0x200005e8

08002238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800223c:	b672      	cpsid	i
}
 800223e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002240:	e7fe      	b.n	8002240 <Error_Handler+0x8>
	...

08002244 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <HAL_MspInit+0x5c>)
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	4a14      	ldr	r2, [pc, #80]	; (80022a0 <HAL_MspInit+0x5c>)
 8002250:	f043 0301 	orr.w	r3, r3, #1
 8002254:	6193      	str	r3, [r2, #24]
 8002256:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <HAL_MspInit+0x5c>)
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002262:	4b0f      	ldr	r3, [pc, #60]	; (80022a0 <HAL_MspInit+0x5c>)
 8002264:	69db      	ldr	r3, [r3, #28]
 8002266:	4a0e      	ldr	r2, [pc, #56]	; (80022a0 <HAL_MspInit+0x5c>)
 8002268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800226c:	61d3      	str	r3, [r2, #28]
 800226e:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <HAL_MspInit+0x5c>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002276:	607b      	str	r3, [r7, #4]
 8002278:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <HAL_MspInit+0x60>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	4a04      	ldr	r2, [pc, #16]	; (80022a4 <HAL_MspInit+0x60>)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40010000 	.word	0x40010000

080022a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b088      	sub	sp, #32
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 0310 	add.w	r3, r7, #16
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a16      	ldr	r2, [pc, #88]	; (800231c <HAL_I2C_MspInit+0x74>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d124      	bne.n	8002312 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c8:	4b15      	ldr	r3, [pc, #84]	; (8002320 <HAL_I2C_MspInit+0x78>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	4a14      	ldr	r2, [pc, #80]	; (8002320 <HAL_I2C_MspInit+0x78>)
 80022ce:	f043 0308 	orr.w	r3, r3, #8
 80022d2:	6193      	str	r3, [r2, #24]
 80022d4:	4b12      	ldr	r3, [pc, #72]	; (8002320 <HAL_I2C_MspInit+0x78>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f003 0308 	and.w	r3, r3, #8
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80022e0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80022e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022e6:	2312      	movs	r3, #18
 80022e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ea:	2303      	movs	r3, #3
 80022ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ee:	f107 0310 	add.w	r3, r7, #16
 80022f2:	4619      	mov	r1, r3
 80022f4:	480b      	ldr	r0, [pc, #44]	; (8002324 <HAL_I2C_MspInit+0x7c>)
 80022f6:	f000 fc17 	bl	8002b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80022fa:	4b09      	ldr	r3, [pc, #36]	; (8002320 <HAL_I2C_MspInit+0x78>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	4a08      	ldr	r2, [pc, #32]	; (8002320 <HAL_I2C_MspInit+0x78>)
 8002300:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002304:	61d3      	str	r3, [r2, #28]
 8002306:	4b06      	ldr	r3, [pc, #24]	; (8002320 <HAL_I2C_MspInit+0x78>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002312:	bf00      	nop
 8002314:	3720      	adds	r7, #32
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40005800 	.word	0x40005800
 8002320:	40021000 	.word	0x40021000
 8002324:	40010c00 	.word	0x40010c00

08002328 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002338:	d10b      	bne.n	8002352 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800233a:	4b08      	ldr	r3, [pc, #32]	; (800235c <HAL_TIM_PWM_MspInit+0x34>)
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	4a07      	ldr	r2, [pc, #28]	; (800235c <HAL_TIM_PWM_MspInit+0x34>)
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	61d3      	str	r3, [r2, #28]
 8002346:	4b05      	ldr	r3, [pc, #20]	; (800235c <HAL_TIM_PWM_MspInit+0x34>)
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002352:	bf00      	nop
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	bc80      	pop	{r7}
 800235a:	4770      	bx	lr
 800235c:	40021000 	.word	0x40021000

08002360 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	; 0x28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 0318 	add.w	r3, r7, #24
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a2a      	ldr	r2, [pc, #168]	; (8002424 <HAL_TIM_Encoder_MspInit+0xc4>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d124      	bne.n	80023ca <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002380:	4b29      	ldr	r3, [pc, #164]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	4a28      	ldr	r2, [pc, #160]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002386:	f043 0302 	orr.w	r3, r3, #2
 800238a:	61d3      	str	r3, [r2, #28]
 800238c:	4b26      	ldr	r3, [pc, #152]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 800238e:	69db      	ldr	r3, [r3, #28]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002398:	4b23      	ldr	r3, [pc, #140]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	4a22      	ldr	r2, [pc, #136]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 800239e:	f043 0304 	orr.w	r3, r3, #4
 80023a2:	6193      	str	r3, [r2, #24]
 80023a4:	4b20      	ldr	r3, [pc, #128]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b0:	23c0      	movs	r3, #192	; 0xc0
 80023b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023bc:	f107 0318 	add.w	r3, r7, #24
 80023c0:	4619      	mov	r1, r3
 80023c2:	481a      	ldr	r0, [pc, #104]	; (800242c <HAL_TIM_Encoder_MspInit+0xcc>)
 80023c4:	f000 fbb0 	bl	8002b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023c8:	e028      	b.n	800241c <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a18      	ldr	r2, [pc, #96]	; (8002430 <HAL_TIM_Encoder_MspInit+0xd0>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d123      	bne.n	800241c <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023d4:	4b14      	ldr	r3, [pc, #80]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	4a13      	ldr	r2, [pc, #76]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023da:	f043 0304 	orr.w	r3, r3, #4
 80023de:	61d3      	str	r3, [r2, #28]
 80023e0:	4b11      	ldr	r3, [pc, #68]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023e2:	69db      	ldr	r3, [r3, #28]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ec:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	4a0d      	ldr	r2, [pc, #52]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023f2:	f043 0308 	orr.w	r3, r3, #8
 80023f6:	6193      	str	r3, [r2, #24]
 80023f8:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	f003 0308 	and.w	r3, r3, #8
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002404:	23c0      	movs	r3, #192	; 0xc0
 8002406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002408:	2300      	movs	r3, #0
 800240a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002410:	f107 0318 	add.w	r3, r7, #24
 8002414:	4619      	mov	r1, r3
 8002416:	4807      	ldr	r0, [pc, #28]	; (8002434 <HAL_TIM_Encoder_MspInit+0xd4>)
 8002418:	f000 fb86 	bl	8002b28 <HAL_GPIO_Init>
}
 800241c:	bf00      	nop
 800241e:	3728      	adds	r7, #40	; 0x28
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40000400 	.word	0x40000400
 8002428:	40021000 	.word	0x40021000
 800242c:	40010800 	.word	0x40010800
 8002430:	40000800 	.word	0x40000800
 8002434:	40010c00 	.word	0x40010c00

08002438 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002440:	f107 0310 	add.w	r3, r7, #16
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002456:	d117      	bne.n	8002488 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002458:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <HAL_TIM_MspPostInit+0x58>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	4a0c      	ldr	r2, [pc, #48]	; (8002490 <HAL_TIM_MspPostInit+0x58>)
 800245e:	f043 0304 	orr.w	r3, r3, #4
 8002462:	6193      	str	r3, [r2, #24]
 8002464:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <HAL_TIM_MspPostInit+0x58>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002470:	230f      	movs	r3, #15
 8002472:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002474:	2302      	movs	r3, #2
 8002476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002478:	2302      	movs	r3, #2
 800247a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800247c:	f107 0310 	add.w	r3, r7, #16
 8002480:	4619      	mov	r1, r3
 8002482:	4804      	ldr	r0, [pc, #16]	; (8002494 <HAL_TIM_MspPostInit+0x5c>)
 8002484:	f000 fb50 	bl	8002b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002488:	bf00      	nop
 800248a:	3720      	adds	r7, #32
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40021000 	.word	0x40021000
 8002494:	40010800 	.word	0x40010800

08002498 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b088      	sub	sp, #32
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 0310 	add.w	r3, r7, #16
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a20      	ldr	r2, [pc, #128]	; (8002534 <HAL_UART_MspInit+0x9c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d139      	bne.n	800252c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024b8:	4b1f      	ldr	r3, [pc, #124]	; (8002538 <HAL_UART_MspInit+0xa0>)
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	4a1e      	ldr	r2, [pc, #120]	; (8002538 <HAL_UART_MspInit+0xa0>)
 80024be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024c2:	6193      	str	r3, [r2, #24]
 80024c4:	4b1c      	ldr	r3, [pc, #112]	; (8002538 <HAL_UART_MspInit+0xa0>)
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d0:	4b19      	ldr	r3, [pc, #100]	; (8002538 <HAL_UART_MspInit+0xa0>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	4a18      	ldr	r2, [pc, #96]	; (8002538 <HAL_UART_MspInit+0xa0>)
 80024d6:	f043 0304 	orr.w	r3, r3, #4
 80024da:	6193      	str	r3, [r2, #24]
 80024dc:	4b16      	ldr	r3, [pc, #88]	; (8002538 <HAL_UART_MspInit+0xa0>)
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	60bb      	str	r3, [r7, #8]
 80024e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ee:	2302      	movs	r3, #2
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024f2:	2303      	movs	r3, #3
 80024f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f6:	f107 0310 	add.w	r3, r7, #16
 80024fa:	4619      	mov	r1, r3
 80024fc:	480f      	ldr	r0, [pc, #60]	; (800253c <HAL_UART_MspInit+0xa4>)
 80024fe:	f000 fb13 	bl	8002b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002502:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002506:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002510:	f107 0310 	add.w	r3, r7, #16
 8002514:	4619      	mov	r1, r3
 8002516:	4809      	ldr	r0, [pc, #36]	; (800253c <HAL_UART_MspInit+0xa4>)
 8002518:	f000 fb06 	bl	8002b28 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800251c:	2200      	movs	r2, #0
 800251e:	2100      	movs	r1, #0
 8002520:	2025      	movs	r0, #37	; 0x25
 8002522:	f000 fa18 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002526:	2025      	movs	r0, #37	; 0x25
 8002528:	f000 fa31 	bl	800298e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800252c:	bf00      	nop
 800252e:	3720      	adds	r7, #32
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40013800 	.word	0x40013800
 8002538:	40021000 	.word	0x40021000
 800253c:	40010800 	.word	0x40010800

08002540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002544:	e7fe      	b.n	8002544 <NMI_Handler+0x4>

08002546 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002546:	b480      	push	{r7}
 8002548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800254a:	e7fe      	b.n	800254a <HardFault_Handler+0x4>

0800254c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <MemManage_Handler+0x4>

08002552 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002556:	e7fe      	b.n	8002556 <BusFault_Handler+0x4>

08002558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800255c:	e7fe      	b.n	800255c <UsageFault_Handler+0x4>

0800255e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr

0800256a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
	...

08002584 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  Count.PID_Ctrl++;
 8002588:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <SysTick_Handler+0x20>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	3301      	adds	r3, #1
 800258e:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <SysTick_Handler+0x20>)
 8002590:	6053      	str	r3, [r2, #4]
  Count.UART++;
 8002592:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <SysTick_Handler+0x20>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	3301      	adds	r3, #1
 8002598:	4a02      	ldr	r2, [pc, #8]	; (80025a4 <SysTick_Handler+0x20>)
 800259a:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800259c:	f000 f8c4 	bl	8002728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000624 	.word	0x20000624

080025a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  if(USART1->SR & USART_SR_RXNE)
 80025ac:	4b08      	ldr	r3, [pc, #32]	; (80025d0 <USART1_IRQHandler+0x28>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0320 	and.w	r3, r3, #32
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <USART1_IRQHandler+0x1c>
    QueuePush((uint8_t)USART1->DR);
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <USART1_IRQHandler+0x28>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fe fec6 	bl	8001350 <QueuePush>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025c4:	4803      	ldr	r0, [pc, #12]	; (80025d4 <USART1_IRQHandler+0x2c>)
 80025c6:	f001 ffbf 	bl	8004548 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40013800 	.word	0x40013800
 80025d4:	20000424 	.word	0x20000424

080025d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e0:	4a14      	ldr	r2, [pc, #80]	; (8002634 <_sbrk+0x5c>)
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <_sbrk+0x60>)
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025ec:	4b13      	ldr	r3, [pc, #76]	; (800263c <_sbrk+0x64>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d102      	bne.n	80025fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f4:	4b11      	ldr	r3, [pc, #68]	; (800263c <_sbrk+0x64>)
 80025f6:	4a12      	ldr	r2, [pc, #72]	; (8002640 <_sbrk+0x68>)
 80025f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <_sbrk+0x64>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	429a      	cmp	r2, r3
 8002606:	d207      	bcs.n	8002618 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002608:	f002 fcd8 	bl	8004fbc <__errno>
 800260c:	4603      	mov	r3, r0
 800260e:	220c      	movs	r2, #12
 8002610:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002612:	f04f 33ff 	mov.w	r3, #4294967295
 8002616:	e009      	b.n	800262c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002618:	4b08      	ldr	r3, [pc, #32]	; (800263c <_sbrk+0x64>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800261e:	4b07      	ldr	r3, [pc, #28]	; (800263c <_sbrk+0x64>)
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4413      	add	r3, r2
 8002626:	4a05      	ldr	r2, [pc, #20]	; (800263c <_sbrk+0x64>)
 8002628:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800262a:	68fb      	ldr	r3, [r7, #12]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20005000 	.word	0x20005000
 8002638:	00000400 	.word	0x00000400
 800263c:	2000062c 	.word	0x2000062c
 8002640:	20000648 	.word	0x20000648

08002644 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002650:	f7ff fff8 	bl	8002644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002654:	480b      	ldr	r0, [pc, #44]	; (8002684 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002656:	490c      	ldr	r1, [pc, #48]	; (8002688 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002658:	4a0c      	ldr	r2, [pc, #48]	; (800268c <LoopFillZerobss+0x16>)
  movs r3, #0
 800265a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800265c:	e002      	b.n	8002664 <LoopCopyDataInit>

0800265e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800265e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002662:	3304      	adds	r3, #4

08002664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002668:	d3f9      	bcc.n	800265e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800266a:	4a09      	ldr	r2, [pc, #36]	; (8002690 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800266c:	4c09      	ldr	r4, [pc, #36]	; (8002694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800266e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002670:	e001      	b.n	8002676 <LoopFillZerobss>

08002672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002674:	3204      	adds	r2, #4

08002676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002678:	d3fb      	bcc.n	8002672 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800267a:	f002 fca5 	bl	8004fc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800267e:	f7fe ff69 	bl	8001554 <main>
  bx lr
 8002682:	4770      	bx	lr
  ldr r0, =_sdata
 8002684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002688:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 800268c:	08005b24 	.word	0x08005b24
  ldr r2, =_sbss
 8002690:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8002694:	20000644 	.word	0x20000644

08002698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002698:	e7fe      	b.n	8002698 <ADC1_2_IRQHandler>
	...

0800269c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026a0:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <HAL_Init+0x28>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a07      	ldr	r2, [pc, #28]	; (80026c4 <HAL_Init+0x28>)
 80026a6:	f043 0310 	orr.w	r3, r3, #16
 80026aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026ac:	2003      	movs	r0, #3
 80026ae:	f000 f947 	bl	8002940 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026b2:	200f      	movs	r0, #15
 80026b4:	f000 f808 	bl	80026c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026b8:	f7ff fdc4 	bl	8002244 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40022000 	.word	0x40022000

080026c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026d0:	4b12      	ldr	r3, [pc, #72]	; (800271c <HAL_InitTick+0x54>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b12      	ldr	r3, [pc, #72]	; (8002720 <HAL_InitTick+0x58>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026de:	fbb3 f3f1 	udiv	r3, r3, r1
 80026e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f95f 	bl	80029aa <HAL_SYSTICK_Config>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e00e      	b.n	8002714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b0f      	cmp	r3, #15
 80026fa:	d80a      	bhi.n	8002712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026fc:	2200      	movs	r2, #0
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	f04f 30ff 	mov.w	r0, #4294967295
 8002704:	f000 f927 	bl	8002956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002708:	4a06      	ldr	r2, [pc, #24]	; (8002724 <HAL_InitTick+0x5c>)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	e000      	b.n	8002714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20000060 	.word	0x20000060
 8002720:	20000068 	.word	0x20000068
 8002724:	20000064 	.word	0x20000064

08002728 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800272c:	4b05      	ldr	r3, [pc, #20]	; (8002744 <HAL_IncTick+0x1c>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	461a      	mov	r2, r3
 8002732:	4b05      	ldr	r3, [pc, #20]	; (8002748 <HAL_IncTick+0x20>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4413      	add	r3, r2
 8002738:	4a03      	ldr	r2, [pc, #12]	; (8002748 <HAL_IncTick+0x20>)
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr
 8002744:	20000068 	.word	0x20000068
 8002748:	20000630 	.word	0x20000630

0800274c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return uwTick;
 8002750:	4b02      	ldr	r3, [pc, #8]	; (800275c <HAL_GetTick+0x10>)
 8002752:	681b      	ldr	r3, [r3, #0]
}
 8002754:	4618      	mov	r0, r3
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr
 800275c:	20000630 	.word	0x20000630

08002760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002768:	f7ff fff0 	bl	800274c <HAL_GetTick>
 800276c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002778:	d005      	beq.n	8002786 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800277a:	4b0a      	ldr	r3, [pc, #40]	; (80027a4 <HAL_Delay+0x44>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4413      	add	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002786:	bf00      	nop
 8002788:	f7ff ffe0 	bl	800274c <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	429a      	cmp	r2, r3
 8002796:	d8f7      	bhi.n	8002788 <HAL_Delay+0x28>
  {
  }
}
 8002798:	bf00      	nop
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000068 	.word	0x20000068

080027a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b8:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027c4:	4013      	ands	r3, r2
 80027c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027da:	4a04      	ldr	r2, [pc, #16]	; (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	60d3      	str	r3, [r2, #12]
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f4:	4b04      	ldr	r3, [pc, #16]	; (8002808 <__NVIC_GetPriorityGrouping+0x18>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	f003 0307 	and.w	r3, r3, #7
}
 80027fe:	4618      	mov	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	2b00      	cmp	r3, #0
 800281c:	db0b      	blt.n	8002836 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800281e:	79fb      	ldrb	r3, [r7, #7]
 8002820:	f003 021f 	and.w	r2, r3, #31
 8002824:	4906      	ldr	r1, [pc, #24]	; (8002840 <__NVIC_EnableIRQ+0x34>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2001      	movs	r0, #1
 800282e:	fa00 f202 	lsl.w	r2, r0, r2
 8002832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr
 8002840:	e000e100 	.word	0xe000e100

08002844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	6039      	str	r1, [r7, #0]
 800284e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002854:	2b00      	cmp	r3, #0
 8002856:	db0a      	blt.n	800286e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	b2da      	uxtb	r2, r3
 800285c:	490c      	ldr	r1, [pc, #48]	; (8002890 <__NVIC_SetPriority+0x4c>)
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	0112      	lsls	r2, r2, #4
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	440b      	add	r3, r1
 8002868:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800286c:	e00a      	b.n	8002884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	b2da      	uxtb	r2, r3
 8002872:	4908      	ldr	r1, [pc, #32]	; (8002894 <__NVIC_SetPriority+0x50>)
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	f003 030f 	and.w	r3, r3, #15
 800287a:	3b04      	subs	r3, #4
 800287c:	0112      	lsls	r2, r2, #4
 800287e:	b2d2      	uxtb	r2, r2
 8002880:	440b      	add	r3, r1
 8002882:	761a      	strb	r2, [r3, #24]
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	bc80      	pop	{r7}
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	e000e100 	.word	0xe000e100
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002898:	b480      	push	{r7}
 800289a:	b089      	sub	sp, #36	; 0x24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f1c3 0307 	rsb	r3, r3, #7
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	bf28      	it	cs
 80028b6:	2304      	movcs	r3, #4
 80028b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	3304      	adds	r3, #4
 80028be:	2b06      	cmp	r3, #6
 80028c0:	d902      	bls.n	80028c8 <NVIC_EncodePriority+0x30>
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3b03      	subs	r3, #3
 80028c6:	e000      	b.n	80028ca <NVIC_EncodePriority+0x32>
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028cc:	f04f 32ff 	mov.w	r2, #4294967295
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43da      	mvns	r2, r3
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	401a      	ands	r2, r3
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e0:	f04f 31ff 	mov.w	r1, #4294967295
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ea:	43d9      	mvns	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f0:	4313      	orrs	r3, r2
         );
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3724      	adds	r7, #36	; 0x24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3b01      	subs	r3, #1
 8002908:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800290c:	d301      	bcc.n	8002912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800290e:	2301      	movs	r3, #1
 8002910:	e00f      	b.n	8002932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002912:	4a0a      	ldr	r2, [pc, #40]	; (800293c <SysTick_Config+0x40>)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3b01      	subs	r3, #1
 8002918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800291a:	210f      	movs	r1, #15
 800291c:	f04f 30ff 	mov.w	r0, #4294967295
 8002920:	f7ff ff90 	bl	8002844 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002924:	4b05      	ldr	r3, [pc, #20]	; (800293c <SysTick_Config+0x40>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800292a:	4b04      	ldr	r3, [pc, #16]	; (800293c <SysTick_Config+0x40>)
 800292c:	2207      	movs	r2, #7
 800292e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	e000e010 	.word	0xe000e010

08002940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7ff ff2d 	bl	80027a8 <__NVIC_SetPriorityGrouping>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002956:	b580      	push	{r7, lr}
 8002958:	b086      	sub	sp, #24
 800295a:	af00      	add	r7, sp, #0
 800295c:	4603      	mov	r3, r0
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	607a      	str	r2, [r7, #4]
 8002962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002968:	f7ff ff42 	bl	80027f0 <__NVIC_GetPriorityGrouping>
 800296c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	68b9      	ldr	r1, [r7, #8]
 8002972:	6978      	ldr	r0, [r7, #20]
 8002974:	f7ff ff90 	bl	8002898 <NVIC_EncodePriority>
 8002978:	4602      	mov	r2, r0
 800297a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800297e:	4611      	mov	r1, r2
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff ff5f 	bl	8002844 <__NVIC_SetPriority>
}
 8002986:	bf00      	nop
 8002988:	3718      	adds	r7, #24
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	4603      	mov	r3, r0
 8002996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff ff35 	bl	800280c <__NVIC_EnableIRQ>
}
 80029a2:	bf00      	nop
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b082      	sub	sp, #8
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7ff ffa2 	bl	80028fc <SysTick_Config>
 80029b8:	4603      	mov	r3, r0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b085      	sub	sp, #20
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d008      	beq.n	80029ec <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2204      	movs	r2, #4
 80029de:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e020      	b.n	8002a2e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f022 020e 	bic.w	r2, r2, #14
 80029fa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0201 	bic.w	r2, r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a14:	2101      	movs	r1, #1
 8002a16:	fa01 f202 	lsl.w	r2, r1, r2
 8002a1a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3714      	adds	r7, #20
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr

08002a38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d005      	beq.n	8002a5c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2204      	movs	r2, #4
 8002a54:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	73fb      	strb	r3, [r7, #15]
 8002a5a:	e051      	b.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 020e 	bic.w	r2, r2, #14
 8002a6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 0201 	bic.w	r2, r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a22      	ldr	r2, [pc, #136]	; (8002b0c <HAL_DMA_Abort_IT+0xd4>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d029      	beq.n	8002ada <HAL_DMA_Abort_IT+0xa2>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a21      	ldr	r2, [pc, #132]	; (8002b10 <HAL_DMA_Abort_IT+0xd8>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d022      	beq.n	8002ad6 <HAL_DMA_Abort_IT+0x9e>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a1f      	ldr	r2, [pc, #124]	; (8002b14 <HAL_DMA_Abort_IT+0xdc>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d01a      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x98>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a1e      	ldr	r2, [pc, #120]	; (8002b18 <HAL_DMA_Abort_IT+0xe0>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d012      	beq.n	8002aca <HAL_DMA_Abort_IT+0x92>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a1c      	ldr	r2, [pc, #112]	; (8002b1c <HAL_DMA_Abort_IT+0xe4>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d00a      	beq.n	8002ac4 <HAL_DMA_Abort_IT+0x8c>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a1b      	ldr	r2, [pc, #108]	; (8002b20 <HAL_DMA_Abort_IT+0xe8>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d102      	bne.n	8002abe <HAL_DMA_Abort_IT+0x86>
 8002ab8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002abc:	e00e      	b.n	8002adc <HAL_DMA_Abort_IT+0xa4>
 8002abe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ac2:	e00b      	b.n	8002adc <HAL_DMA_Abort_IT+0xa4>
 8002ac4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ac8:	e008      	b.n	8002adc <HAL_DMA_Abort_IT+0xa4>
 8002aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ace:	e005      	b.n	8002adc <HAL_DMA_Abort_IT+0xa4>
 8002ad0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ad4:	e002      	b.n	8002adc <HAL_DMA_Abort_IT+0xa4>
 8002ad6:	2310      	movs	r3, #16
 8002ad8:	e000      	b.n	8002adc <HAL_DMA_Abort_IT+0xa4>
 8002ada:	2301      	movs	r3, #1
 8002adc:	4a11      	ldr	r2, [pc, #68]	; (8002b24 <HAL_DMA_Abort_IT+0xec>)
 8002ade:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d003      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	4798      	blx	r3
    } 
  }
  return status;
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40020008 	.word	0x40020008
 8002b10:	4002001c 	.word	0x4002001c
 8002b14:	40020030 	.word	0x40020030
 8002b18:	40020044 	.word	0x40020044
 8002b1c:	40020058 	.word	0x40020058
 8002b20:	4002006c 	.word	0x4002006c
 8002b24:	40020000 	.word	0x40020000

08002b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b08b      	sub	sp, #44	; 0x2c
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b32:	2300      	movs	r3, #0
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b36:	2300      	movs	r3, #0
 8002b38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b3a:	e169      	b.n	8002e10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	f040 8158 	bne.w	8002e0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	4a9a      	ldr	r2, [pc, #616]	; (8002dc8 <HAL_GPIO_Init+0x2a0>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d05e      	beq.n	8002c22 <HAL_GPIO_Init+0xfa>
 8002b64:	4a98      	ldr	r2, [pc, #608]	; (8002dc8 <HAL_GPIO_Init+0x2a0>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d875      	bhi.n	8002c56 <HAL_GPIO_Init+0x12e>
 8002b6a:	4a98      	ldr	r2, [pc, #608]	; (8002dcc <HAL_GPIO_Init+0x2a4>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d058      	beq.n	8002c22 <HAL_GPIO_Init+0xfa>
 8002b70:	4a96      	ldr	r2, [pc, #600]	; (8002dcc <HAL_GPIO_Init+0x2a4>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d86f      	bhi.n	8002c56 <HAL_GPIO_Init+0x12e>
 8002b76:	4a96      	ldr	r2, [pc, #600]	; (8002dd0 <HAL_GPIO_Init+0x2a8>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d052      	beq.n	8002c22 <HAL_GPIO_Init+0xfa>
 8002b7c:	4a94      	ldr	r2, [pc, #592]	; (8002dd0 <HAL_GPIO_Init+0x2a8>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d869      	bhi.n	8002c56 <HAL_GPIO_Init+0x12e>
 8002b82:	4a94      	ldr	r2, [pc, #592]	; (8002dd4 <HAL_GPIO_Init+0x2ac>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d04c      	beq.n	8002c22 <HAL_GPIO_Init+0xfa>
 8002b88:	4a92      	ldr	r2, [pc, #584]	; (8002dd4 <HAL_GPIO_Init+0x2ac>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d863      	bhi.n	8002c56 <HAL_GPIO_Init+0x12e>
 8002b8e:	4a92      	ldr	r2, [pc, #584]	; (8002dd8 <HAL_GPIO_Init+0x2b0>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d046      	beq.n	8002c22 <HAL_GPIO_Init+0xfa>
 8002b94:	4a90      	ldr	r2, [pc, #576]	; (8002dd8 <HAL_GPIO_Init+0x2b0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d85d      	bhi.n	8002c56 <HAL_GPIO_Init+0x12e>
 8002b9a:	2b12      	cmp	r3, #18
 8002b9c:	d82a      	bhi.n	8002bf4 <HAL_GPIO_Init+0xcc>
 8002b9e:	2b12      	cmp	r3, #18
 8002ba0:	d859      	bhi.n	8002c56 <HAL_GPIO_Init+0x12e>
 8002ba2:	a201      	add	r2, pc, #4	; (adr r2, 8002ba8 <HAL_GPIO_Init+0x80>)
 8002ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba8:	08002c23 	.word	0x08002c23
 8002bac:	08002bfd 	.word	0x08002bfd
 8002bb0:	08002c0f 	.word	0x08002c0f
 8002bb4:	08002c51 	.word	0x08002c51
 8002bb8:	08002c57 	.word	0x08002c57
 8002bbc:	08002c57 	.word	0x08002c57
 8002bc0:	08002c57 	.word	0x08002c57
 8002bc4:	08002c57 	.word	0x08002c57
 8002bc8:	08002c57 	.word	0x08002c57
 8002bcc:	08002c57 	.word	0x08002c57
 8002bd0:	08002c57 	.word	0x08002c57
 8002bd4:	08002c57 	.word	0x08002c57
 8002bd8:	08002c57 	.word	0x08002c57
 8002bdc:	08002c57 	.word	0x08002c57
 8002be0:	08002c57 	.word	0x08002c57
 8002be4:	08002c57 	.word	0x08002c57
 8002be8:	08002c57 	.word	0x08002c57
 8002bec:	08002c05 	.word	0x08002c05
 8002bf0:	08002c19 	.word	0x08002c19
 8002bf4:	4a79      	ldr	r2, [pc, #484]	; (8002ddc <HAL_GPIO_Init+0x2b4>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d013      	beq.n	8002c22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002bfa:	e02c      	b.n	8002c56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	623b      	str	r3, [r7, #32]
          break;
 8002c02:	e029      	b.n	8002c58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	3304      	adds	r3, #4
 8002c0a:	623b      	str	r3, [r7, #32]
          break;
 8002c0c:	e024      	b.n	8002c58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	3308      	adds	r3, #8
 8002c14:	623b      	str	r3, [r7, #32]
          break;
 8002c16:	e01f      	b.n	8002c58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	330c      	adds	r3, #12
 8002c1e:	623b      	str	r3, [r7, #32]
          break;
 8002c20:	e01a      	b.n	8002c58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d102      	bne.n	8002c30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c2a:	2304      	movs	r3, #4
 8002c2c:	623b      	str	r3, [r7, #32]
          break;
 8002c2e:	e013      	b.n	8002c58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d105      	bne.n	8002c44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c38:	2308      	movs	r3, #8
 8002c3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69fa      	ldr	r2, [r7, #28]
 8002c40:	611a      	str	r2, [r3, #16]
          break;
 8002c42:	e009      	b.n	8002c58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c44:	2308      	movs	r3, #8
 8002c46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69fa      	ldr	r2, [r7, #28]
 8002c4c:	615a      	str	r2, [r3, #20]
          break;
 8002c4e:	e003      	b.n	8002c58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c50:	2300      	movs	r3, #0
 8002c52:	623b      	str	r3, [r7, #32]
          break;
 8002c54:	e000      	b.n	8002c58 <HAL_GPIO_Init+0x130>
          break;
 8002c56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	2bff      	cmp	r3, #255	; 0xff
 8002c5c:	d801      	bhi.n	8002c62 <HAL_GPIO_Init+0x13a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	e001      	b.n	8002c66 <HAL_GPIO_Init+0x13e>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	3304      	adds	r3, #4
 8002c66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	2bff      	cmp	r3, #255	; 0xff
 8002c6c:	d802      	bhi.n	8002c74 <HAL_GPIO_Init+0x14c>
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	e002      	b.n	8002c7a <HAL_GPIO_Init+0x152>
 8002c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c76:	3b08      	subs	r3, #8
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	210f      	movs	r1, #15
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	fa01 f303 	lsl.w	r3, r1, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	401a      	ands	r2, r3
 8002c8c:	6a39      	ldr	r1, [r7, #32]
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	fa01 f303 	lsl.w	r3, r1, r3
 8002c94:	431a      	orrs	r2, r3
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 80b1 	beq.w	8002e0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ca8:	4b4d      	ldr	r3, [pc, #308]	; (8002de0 <HAL_GPIO_Init+0x2b8>)
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	4a4c      	ldr	r2, [pc, #304]	; (8002de0 <HAL_GPIO_Init+0x2b8>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6193      	str	r3, [r2, #24]
 8002cb4:	4b4a      	ldr	r3, [pc, #296]	; (8002de0 <HAL_GPIO_Init+0x2b8>)
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cc0:	4a48      	ldr	r2, [pc, #288]	; (8002de4 <HAL_GPIO_Init+0x2bc>)
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ccc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	220f      	movs	r2, #15
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a40      	ldr	r2, [pc, #256]	; (8002de8 <HAL_GPIO_Init+0x2c0>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d013      	beq.n	8002d14 <HAL_GPIO_Init+0x1ec>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a3f      	ldr	r2, [pc, #252]	; (8002dec <HAL_GPIO_Init+0x2c4>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d00d      	beq.n	8002d10 <HAL_GPIO_Init+0x1e8>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a3e      	ldr	r2, [pc, #248]	; (8002df0 <HAL_GPIO_Init+0x2c8>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d007      	beq.n	8002d0c <HAL_GPIO_Init+0x1e4>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a3d      	ldr	r2, [pc, #244]	; (8002df4 <HAL_GPIO_Init+0x2cc>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d101      	bne.n	8002d08 <HAL_GPIO_Init+0x1e0>
 8002d04:	2303      	movs	r3, #3
 8002d06:	e006      	b.n	8002d16 <HAL_GPIO_Init+0x1ee>
 8002d08:	2304      	movs	r3, #4
 8002d0a:	e004      	b.n	8002d16 <HAL_GPIO_Init+0x1ee>
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	e002      	b.n	8002d16 <HAL_GPIO_Init+0x1ee>
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <HAL_GPIO_Init+0x1ee>
 8002d14:	2300      	movs	r3, #0
 8002d16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d18:	f002 0203 	and.w	r2, r2, #3
 8002d1c:	0092      	lsls	r2, r2, #2
 8002d1e:	4093      	lsls	r3, r2
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d26:	492f      	ldr	r1, [pc, #188]	; (8002de4 <HAL_GPIO_Init+0x2bc>)
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	089b      	lsrs	r3, r3, #2
 8002d2c:	3302      	adds	r3, #2
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d006      	beq.n	8002d4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d40:	4b2d      	ldr	r3, [pc, #180]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	492c      	ldr	r1, [pc, #176]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	608b      	str	r3, [r1, #8]
 8002d4c:	e006      	b.n	8002d5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d4e:	4b2a      	ldr	r3, [pc, #168]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	4928      	ldr	r1, [pc, #160]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d58:	4013      	ands	r3, r2
 8002d5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d006      	beq.n	8002d76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d68:	4b23      	ldr	r3, [pc, #140]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d6a:	68da      	ldr	r2, [r3, #12]
 8002d6c:	4922      	ldr	r1, [pc, #136]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60cb      	str	r3, [r1, #12]
 8002d74:	e006      	b.n	8002d84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d76:	4b20      	ldr	r3, [pc, #128]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	491e      	ldr	r1, [pc, #120]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d006      	beq.n	8002d9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d90:	4b19      	ldr	r3, [pc, #100]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	4918      	ldr	r1, [pc, #96]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	604b      	str	r3, [r1, #4]
 8002d9c:	e006      	b.n	8002dac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d9e:	4b16      	ldr	r3, [pc, #88]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	4914      	ldr	r1, [pc, #80]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d021      	beq.n	8002dfc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002db8:	4b0f      	ldr	r3, [pc, #60]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	490e      	ldr	r1, [pc, #56]	; (8002df8 <HAL_GPIO_Init+0x2d0>)
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	600b      	str	r3, [r1, #0]
 8002dc4:	e021      	b.n	8002e0a <HAL_GPIO_Init+0x2e2>
 8002dc6:	bf00      	nop
 8002dc8:	10320000 	.word	0x10320000
 8002dcc:	10310000 	.word	0x10310000
 8002dd0:	10220000 	.word	0x10220000
 8002dd4:	10210000 	.word	0x10210000
 8002dd8:	10120000 	.word	0x10120000
 8002ddc:	10110000 	.word	0x10110000
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40010000 	.word	0x40010000
 8002de8:	40010800 	.word	0x40010800
 8002dec:	40010c00 	.word	0x40010c00
 8002df0:	40011000 	.word	0x40011000
 8002df4:	40011400 	.word	0x40011400
 8002df8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <HAL_GPIO_Init+0x304>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	43db      	mvns	r3, r3
 8002e04:	4909      	ldr	r1, [pc, #36]	; (8002e2c <HAL_GPIO_Init+0x304>)
 8002e06:	4013      	ands	r3, r2
 8002e08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f47f ae8e 	bne.w	8002b3c <HAL_GPIO_Init+0x14>
  }
}
 8002e20:	bf00      	nop
 8002e22:	bf00      	nop
 8002e24:	372c      	adds	r7, #44	; 0x2c
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr
 8002e2c:	40010400 	.word	0x40010400

08002e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e12b      	b.n	800309a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d106      	bne.n	8002e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff fa26 	bl	80022a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2224      	movs	r2, #36	; 0x24
 8002e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0201 	bic.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e94:	f000 fcda 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 8002e98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	4a81      	ldr	r2, [pc, #516]	; (80030a4 <HAL_I2C_Init+0x274>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d807      	bhi.n	8002eb4 <HAL_I2C_Init+0x84>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4a80      	ldr	r2, [pc, #512]	; (80030a8 <HAL_I2C_Init+0x278>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	bf94      	ite	ls
 8002eac:	2301      	movls	r3, #1
 8002eae:	2300      	movhi	r3, #0
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	e006      	b.n	8002ec2 <HAL_I2C_Init+0x92>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4a7d      	ldr	r2, [pc, #500]	; (80030ac <HAL_I2C_Init+0x27c>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	bf94      	ite	ls
 8002ebc:	2301      	movls	r3, #1
 8002ebe:	2300      	movhi	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e0e7      	b.n	800309a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4a78      	ldr	r2, [pc, #480]	; (80030b0 <HAL_I2C_Init+0x280>)
 8002ece:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed2:	0c9b      	lsrs	r3, r3, #18
 8002ed4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6a1b      	ldr	r3, [r3, #32]
 8002ef0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	4a6a      	ldr	r2, [pc, #424]	; (80030a4 <HAL_I2C_Init+0x274>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d802      	bhi.n	8002f04 <HAL_I2C_Init+0xd4>
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	3301      	adds	r3, #1
 8002f02:	e009      	b.n	8002f18 <HAL_I2C_Init+0xe8>
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f0a:	fb02 f303 	mul.w	r3, r2, r3
 8002f0e:	4a69      	ldr	r2, [pc, #420]	; (80030b4 <HAL_I2C_Init+0x284>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	099b      	lsrs	r3, r3, #6
 8002f16:	3301      	adds	r3, #1
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	430b      	orrs	r3, r1
 8002f1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	495c      	ldr	r1, [pc, #368]	; (80030a4 <HAL_I2C_Init+0x274>)
 8002f34:	428b      	cmp	r3, r1
 8002f36:	d819      	bhi.n	8002f6c <HAL_I2C_Init+0x13c>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1e59      	subs	r1, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f46:	1c59      	adds	r1, r3, #1
 8002f48:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f4c:	400b      	ands	r3, r1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00a      	beq.n	8002f68 <HAL_I2C_Init+0x138>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1e59      	subs	r1, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f60:	3301      	adds	r3, #1
 8002f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f66:	e051      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002f68:	2304      	movs	r3, #4
 8002f6a:	e04f      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d111      	bne.n	8002f98 <HAL_I2C_Init+0x168>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	1e58      	subs	r0, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6859      	ldr	r1, [r3, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	440b      	add	r3, r1
 8002f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f86:	3301      	adds	r3, #1
 8002f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	e012      	b.n	8002fbe <HAL_I2C_Init+0x18e>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1e58      	subs	r0, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6859      	ldr	r1, [r3, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	0099      	lsls	r1, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fae:	3301      	adds	r3, #1
 8002fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Init+0x196>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e022      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10e      	bne.n	8002fec <HAL_I2C_Init+0x1bc>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1e58      	subs	r0, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6859      	ldr	r1, [r3, #4]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	440b      	add	r3, r1
 8002fdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fea:	e00f      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	1e58      	subs	r0, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6859      	ldr	r1, [r3, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	0099      	lsls	r1, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003002:	3301      	adds	r3, #1
 8003004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003008:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	6809      	ldr	r1, [r1, #0]
 8003010:	4313      	orrs	r3, r2
 8003012:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69da      	ldr	r2, [r3, #28]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800303a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6911      	ldr	r1, [r2, #16]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	68d2      	ldr	r2, [r2, #12]
 8003046:	4311      	orrs	r1, r2
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	430b      	orrs	r3, r1
 800304e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695a      	ldr	r2, [r3, #20]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0201 	orr.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2220      	movs	r2, #32
 8003086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	000186a0 	.word	0x000186a0
 80030a8:	001e847f 	.word	0x001e847f
 80030ac:	003d08ff 	.word	0x003d08ff
 80030b0:	431bde83 	.word	0x431bde83
 80030b4:	10624dd3 	.word	0x10624dd3

080030b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e272      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 8087 	beq.w	80031e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030d8:	4b92      	ldr	r3, [pc, #584]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 030c 	and.w	r3, r3, #12
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d00c      	beq.n	80030fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030e4:	4b8f      	ldr	r3, [pc, #572]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f003 030c 	and.w	r3, r3, #12
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d112      	bne.n	8003116 <HAL_RCC_OscConfig+0x5e>
 80030f0:	4b8c      	ldr	r3, [pc, #560]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030fc:	d10b      	bne.n	8003116 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fe:	4b89      	ldr	r3, [pc, #548]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d06c      	beq.n	80031e4 <HAL_RCC_OscConfig+0x12c>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d168      	bne.n	80031e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e24c      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800311e:	d106      	bne.n	800312e <HAL_RCC_OscConfig+0x76>
 8003120:	4b80      	ldr	r3, [pc, #512]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a7f      	ldr	r2, [pc, #508]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003126:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800312a:	6013      	str	r3, [r2, #0]
 800312c:	e02e      	b.n	800318c <HAL_RCC_OscConfig+0xd4>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10c      	bne.n	8003150 <HAL_RCC_OscConfig+0x98>
 8003136:	4b7b      	ldr	r3, [pc, #492]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a7a      	ldr	r2, [pc, #488]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800313c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	4b78      	ldr	r3, [pc, #480]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a77      	ldr	r2, [pc, #476]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003148:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	e01d      	b.n	800318c <HAL_RCC_OscConfig+0xd4>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003158:	d10c      	bne.n	8003174 <HAL_RCC_OscConfig+0xbc>
 800315a:	4b72      	ldr	r3, [pc, #456]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a71      	ldr	r2, [pc, #452]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003160:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	4b6f      	ldr	r3, [pc, #444]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a6e      	ldr	r2, [pc, #440]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800316c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003170:	6013      	str	r3, [r2, #0]
 8003172:	e00b      	b.n	800318c <HAL_RCC_OscConfig+0xd4>
 8003174:	4b6b      	ldr	r3, [pc, #428]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a6a      	ldr	r2, [pc, #424]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800317a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800317e:	6013      	str	r3, [r2, #0]
 8003180:	4b68      	ldr	r3, [pc, #416]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a67      	ldr	r2, [pc, #412]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003186:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800318a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d013      	beq.n	80031bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003194:	f7ff fada 	bl	800274c <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800319c:	f7ff fad6 	bl	800274c <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b64      	cmp	r3, #100	; 0x64
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e200      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ae:	4b5d      	ldr	r3, [pc, #372]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f0      	beq.n	800319c <HAL_RCC_OscConfig+0xe4>
 80031ba:	e014      	b.n	80031e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031bc:	f7ff fac6 	bl	800274c <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c4:	f7ff fac2 	bl	800274c <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b64      	cmp	r3, #100	; 0x64
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e1ec      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031d6:	4b53      	ldr	r3, [pc, #332]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x10c>
 80031e2:	e000      	b.n	80031e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d063      	beq.n	80032ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031f2:	4b4c      	ldr	r3, [pc, #304]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00b      	beq.n	8003216 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031fe:	4b49      	ldr	r3, [pc, #292]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b08      	cmp	r3, #8
 8003208:	d11c      	bne.n	8003244 <HAL_RCC_OscConfig+0x18c>
 800320a:	4b46      	ldr	r3, [pc, #280]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d116      	bne.n	8003244 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	4b43      	ldr	r3, [pc, #268]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d005      	beq.n	800322e <HAL_RCC_OscConfig+0x176>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d001      	beq.n	800322e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e1c0      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800322e:	4b3d      	ldr	r3, [pc, #244]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	4939      	ldr	r1, [pc, #228]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800323e:	4313      	orrs	r3, r2
 8003240:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003242:	e03a      	b.n	80032ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d020      	beq.n	800328e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800324c:	4b36      	ldr	r3, [pc, #216]	; (8003328 <HAL_RCC_OscConfig+0x270>)
 800324e:	2201      	movs	r2, #1
 8003250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003252:	f7ff fa7b 	bl	800274c <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325a:	f7ff fa77 	bl	800274c <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e1a1      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800326c:	4b2d      	ldr	r3, [pc, #180]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0f0      	beq.n	800325a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003278:	4b2a      	ldr	r3, [pc, #168]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	00db      	lsls	r3, r3, #3
 8003286:	4927      	ldr	r1, [pc, #156]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003288:	4313      	orrs	r3, r2
 800328a:	600b      	str	r3, [r1, #0]
 800328c:	e015      	b.n	80032ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800328e:	4b26      	ldr	r3, [pc, #152]	; (8003328 <HAL_RCC_OscConfig+0x270>)
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003294:	f7ff fa5a 	bl	800274c <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800329c:	f7ff fa56 	bl	800274c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e180      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ae:	4b1d      	ldr	r3, [pc, #116]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0308 	and.w	r3, r3, #8
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d03a      	beq.n	800333c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d019      	beq.n	8003302 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ce:	4b17      	ldr	r3, [pc, #92]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80032d0:	2201      	movs	r2, #1
 80032d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d4:	f7ff fa3a 	bl	800274c <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032dc:	f7ff fa36 	bl	800274c <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e160      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ee:	4b0d      	ldr	r3, [pc, #52]	; (8003324 <HAL_RCC_OscConfig+0x26c>)
 80032f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0f0      	beq.n	80032dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032fa:	2001      	movs	r0, #1
 80032fc:	f000 face 	bl	800389c <RCC_Delay>
 8003300:	e01c      	b.n	800333c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003302:	4b0a      	ldr	r3, [pc, #40]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003308:	f7ff fa20 	bl	800274c <HAL_GetTick>
 800330c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800330e:	e00f      	b.n	8003330 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003310:	f7ff fa1c 	bl	800274c <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d908      	bls.n	8003330 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e146      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
 8003322:	bf00      	nop
 8003324:	40021000 	.word	0x40021000
 8003328:	42420000 	.word	0x42420000
 800332c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003330:	4b92      	ldr	r3, [pc, #584]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1e9      	bne.n	8003310 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 80a6 	beq.w	8003496 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334e:	4b8b      	ldr	r3, [pc, #556]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10d      	bne.n	8003376 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800335a:	4b88      	ldr	r3, [pc, #544]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	4a87      	ldr	r2, [pc, #540]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003364:	61d3      	str	r3, [r2, #28]
 8003366:	4b85      	ldr	r3, [pc, #532]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336e:	60bb      	str	r3, [r7, #8]
 8003370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003372:	2301      	movs	r3, #1
 8003374:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003376:	4b82      	ldr	r3, [pc, #520]	; (8003580 <HAL_RCC_OscConfig+0x4c8>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d118      	bne.n	80033b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003382:	4b7f      	ldr	r3, [pc, #508]	; (8003580 <HAL_RCC_OscConfig+0x4c8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a7e      	ldr	r2, [pc, #504]	; (8003580 <HAL_RCC_OscConfig+0x4c8>)
 8003388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338e:	f7ff f9dd 	bl	800274c <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003396:	f7ff f9d9 	bl	800274c <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b64      	cmp	r3, #100	; 0x64
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e103      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a8:	4b75      	ldr	r3, [pc, #468]	; (8003580 <HAL_RCC_OscConfig+0x4c8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d106      	bne.n	80033ca <HAL_RCC_OscConfig+0x312>
 80033bc:	4b6f      	ldr	r3, [pc, #444]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	4a6e      	ldr	r2, [pc, #440]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	f043 0301 	orr.w	r3, r3, #1
 80033c6:	6213      	str	r3, [r2, #32]
 80033c8:	e02d      	b.n	8003426 <HAL_RCC_OscConfig+0x36e>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10c      	bne.n	80033ec <HAL_RCC_OscConfig+0x334>
 80033d2:	4b6a      	ldr	r3, [pc, #424]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	4a69      	ldr	r2, [pc, #420]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	f023 0301 	bic.w	r3, r3, #1
 80033dc:	6213      	str	r3, [r2, #32]
 80033de:	4b67      	ldr	r3, [pc, #412]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	4a66      	ldr	r2, [pc, #408]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	f023 0304 	bic.w	r3, r3, #4
 80033e8:	6213      	str	r3, [r2, #32]
 80033ea:	e01c      	b.n	8003426 <HAL_RCC_OscConfig+0x36e>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d10c      	bne.n	800340e <HAL_RCC_OscConfig+0x356>
 80033f4:	4b61      	ldr	r3, [pc, #388]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	4a60      	ldr	r2, [pc, #384]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033fa:	f043 0304 	orr.w	r3, r3, #4
 80033fe:	6213      	str	r3, [r2, #32]
 8003400:	4b5e      	ldr	r3, [pc, #376]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	4a5d      	ldr	r2, [pc, #372]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	6213      	str	r3, [r2, #32]
 800340c:	e00b      	b.n	8003426 <HAL_RCC_OscConfig+0x36e>
 800340e:	4b5b      	ldr	r3, [pc, #364]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	4a5a      	ldr	r2, [pc, #360]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003414:	f023 0301 	bic.w	r3, r3, #1
 8003418:	6213      	str	r3, [r2, #32]
 800341a:	4b58      	ldr	r3, [pc, #352]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	4a57      	ldr	r2, [pc, #348]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003420:	f023 0304 	bic.w	r3, r3, #4
 8003424:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d015      	beq.n	800345a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7ff f98d 	bl	800274c <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003434:	e00a      	b.n	800344c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003436:	f7ff f989 	bl	800274c <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	f241 3288 	movw	r2, #5000	; 0x1388
 8003444:	4293      	cmp	r3, r2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e0b1      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800344c:	4b4b      	ldr	r3, [pc, #300]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0ee      	beq.n	8003436 <HAL_RCC_OscConfig+0x37e>
 8003458:	e014      	b.n	8003484 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345a:	f7ff f977 	bl	800274c <HAL_GetTick>
 800345e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003460:	e00a      	b.n	8003478 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003462:	f7ff f973 	bl	800274c <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003470:	4293      	cmp	r3, r2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e09b      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003478:	4b40      	ldr	r3, [pc, #256]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 800347a:	6a1b      	ldr	r3, [r3, #32]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1ee      	bne.n	8003462 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003484:	7dfb      	ldrb	r3, [r7, #23]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d105      	bne.n	8003496 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800348a:	4b3c      	ldr	r3, [pc, #240]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	4a3b      	ldr	r2, [pc, #236]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003494:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 8087 	beq.w	80035ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034a0:	4b36      	ldr	r3, [pc, #216]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 030c 	and.w	r3, r3, #12
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d061      	beq.n	8003570 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d146      	bne.n	8003542 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034b4:	4b33      	ldr	r3, [pc, #204]	; (8003584 <HAL_RCC_OscConfig+0x4cc>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ba:	f7ff f947 	bl	800274c <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c2:	f7ff f943 	bl	800274c <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e06d      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d4:	4b29      	ldr	r3, [pc, #164]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f0      	bne.n	80034c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034e8:	d108      	bne.n	80034fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ea:	4b24      	ldr	r3, [pc, #144]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	4921      	ldr	r1, [pc, #132]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034fc:	4b1f      	ldr	r3, [pc, #124]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a19      	ldr	r1, [r3, #32]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	430b      	orrs	r3, r1
 800350e:	491b      	ldr	r1, [pc, #108]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003510:	4313      	orrs	r3, r2
 8003512:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003514:	4b1b      	ldr	r3, [pc, #108]	; (8003584 <HAL_RCC_OscConfig+0x4cc>)
 8003516:	2201      	movs	r2, #1
 8003518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351a:	f7ff f917 	bl	800274c <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003522:	f7ff f913 	bl	800274c <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e03d      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003534:	4b11      	ldr	r3, [pc, #68]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f0      	beq.n	8003522 <HAL_RCC_OscConfig+0x46a>
 8003540:	e035      	b.n	80035ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003542:	4b10      	ldr	r3, [pc, #64]	; (8003584 <HAL_RCC_OscConfig+0x4cc>)
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003548:	f7ff f900 	bl	800274c <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003550:	f7ff f8fc 	bl	800274c <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e026      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003562:	4b06      	ldr	r3, [pc, #24]	; (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x498>
 800356e:	e01e      	b.n	80035ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d107      	bne.n	8003588 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e019      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
 800357c:	40021000 	.word	0x40021000
 8003580:	40007000 	.word	0x40007000
 8003584:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003588:	4b0b      	ldr	r3, [pc, #44]	; (80035b8 <HAL_RCC_OscConfig+0x500>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	429a      	cmp	r2, r3
 800359a:	d106      	bne.n	80035aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d001      	beq.n	80035ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e000      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40021000 	.word	0x40021000

080035bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e0d0      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d0:	4b6a      	ldr	r3, [pc, #424]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0307 	and.w	r3, r3, #7
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d910      	bls.n	8003600 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035de:	4b67      	ldr	r3, [pc, #412]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f023 0207 	bic.w	r2, r3, #7
 80035e6:	4965      	ldr	r1, [pc, #404]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ee:	4b63      	ldr	r3, [pc, #396]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d001      	beq.n	8003600 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e0b8      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d020      	beq.n	800364e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003618:	4b59      	ldr	r3, [pc, #356]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4a58      	ldr	r2, [pc, #352]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003622:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003630:	4b53      	ldr	r3, [pc, #332]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	4a52      	ldr	r2, [pc, #328]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800363a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800363c:	4b50      	ldr	r3, [pc, #320]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	494d      	ldr	r1, [pc, #308]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800364a:	4313      	orrs	r3, r2
 800364c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d040      	beq.n	80036dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d107      	bne.n	8003672 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003662:	4b47      	ldr	r3, [pc, #284]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d115      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e07f      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d107      	bne.n	800368a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367a:	4b41      	ldr	r3, [pc, #260]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d109      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e073      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368a:	4b3d      	ldr	r3, [pc, #244]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e06b      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369a:	4b39      	ldr	r3, [pc, #228]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f023 0203 	bic.w	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	4936      	ldr	r1, [pc, #216]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036ac:	f7ff f84e 	bl	800274c <HAL_GetTick>
 80036b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b2:	e00a      	b.n	80036ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b4:	f7ff f84a 	bl	800274c <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e053      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ca:	4b2d      	ldr	r3, [pc, #180]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f003 020c 	and.w	r2, r3, #12
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	429a      	cmp	r2, r3
 80036da:	d1eb      	bne.n	80036b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036dc:	4b27      	ldr	r3, [pc, #156]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d210      	bcs.n	800370c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ea:	4b24      	ldr	r3, [pc, #144]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 0207 	bic.w	r2, r3, #7
 80036f2:	4922      	ldr	r1, [pc, #136]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fa:	4b20      	ldr	r3, [pc, #128]	; (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d001      	beq.n	800370c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e032      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0304 	and.w	r3, r3, #4
 8003714:	2b00      	cmp	r3, #0
 8003716:	d008      	beq.n	800372a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003718:	4b19      	ldr	r3, [pc, #100]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	4916      	ldr	r1, [pc, #88]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	4313      	orrs	r3, r2
 8003728:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0308 	and.w	r3, r3, #8
 8003732:	2b00      	cmp	r3, #0
 8003734:	d009      	beq.n	800374a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003736:	4b12      	ldr	r3, [pc, #72]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	490e      	ldr	r1, [pc, #56]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003746:	4313      	orrs	r3, r2
 8003748:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800374a:	f000 f821 	bl	8003790 <HAL_RCC_GetSysClockFreq>
 800374e:	4602      	mov	r2, r0
 8003750:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	490a      	ldr	r1, [pc, #40]	; (8003784 <HAL_RCC_ClockConfig+0x1c8>)
 800375c:	5ccb      	ldrb	r3, [r1, r3]
 800375e:	fa22 f303 	lsr.w	r3, r2, r3
 8003762:	4a09      	ldr	r2, [pc, #36]	; (8003788 <HAL_RCC_ClockConfig+0x1cc>)
 8003764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003766:	4b09      	ldr	r3, [pc, #36]	; (800378c <HAL_RCC_ClockConfig+0x1d0>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	f7fe ffac 	bl	80026c8 <HAL_InitTick>

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40022000 	.word	0x40022000
 8003780:	40021000 	.word	0x40021000
 8003784:	08005abc 	.word	0x08005abc
 8003788:	20000060 	.word	0x20000060
 800378c:	20000064 	.word	0x20000064

08003790 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	2300      	movs	r3, #0
 800379c:	60bb      	str	r3, [r7, #8]
 800379e:	2300      	movs	r3, #0
 80037a0:	617b      	str	r3, [r7, #20]
 80037a2:	2300      	movs	r3, #0
 80037a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037aa:	4b1e      	ldr	r3, [pc, #120]	; (8003824 <HAL_RCC_GetSysClockFreq+0x94>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 030c 	and.w	r3, r3, #12
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d002      	beq.n	80037c0 <HAL_RCC_GetSysClockFreq+0x30>
 80037ba:	2b08      	cmp	r3, #8
 80037bc:	d003      	beq.n	80037c6 <HAL_RCC_GetSysClockFreq+0x36>
 80037be:	e027      	b.n	8003810 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <HAL_RCC_GetSysClockFreq+0x98>)
 80037c2:	613b      	str	r3, [r7, #16]
      break;
 80037c4:	e027      	b.n	8003816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	0c9b      	lsrs	r3, r3, #18
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	4a17      	ldr	r2, [pc, #92]	; (800382c <HAL_RCC_GetSysClockFreq+0x9c>)
 80037d0:	5cd3      	ldrb	r3, [r2, r3]
 80037d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d010      	beq.n	8003800 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037de:	4b11      	ldr	r3, [pc, #68]	; (8003824 <HAL_RCC_GetSysClockFreq+0x94>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	0c5b      	lsrs	r3, r3, #17
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	4a11      	ldr	r2, [pc, #68]	; (8003830 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037ea:	5cd3      	ldrb	r3, [r2, r3]
 80037ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a0d      	ldr	r2, [pc, #52]	; (8003828 <HAL_RCC_GetSysClockFreq+0x98>)
 80037f2:	fb03 f202 	mul.w	r2, r3, r2
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	e004      	b.n	800380a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a0c      	ldr	r2, [pc, #48]	; (8003834 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003804:	fb02 f303 	mul.w	r3, r2, r3
 8003808:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	613b      	str	r3, [r7, #16]
      break;
 800380e:	e002      	b.n	8003816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003810:	4b05      	ldr	r3, [pc, #20]	; (8003828 <HAL_RCC_GetSysClockFreq+0x98>)
 8003812:	613b      	str	r3, [r7, #16]
      break;
 8003814:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003816:	693b      	ldr	r3, [r7, #16]
}
 8003818:	4618      	mov	r0, r3
 800381a:	371c      	adds	r7, #28
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40021000 	.word	0x40021000
 8003828:	007a1200 	.word	0x007a1200
 800382c:	08005ad4 	.word	0x08005ad4
 8003830:	08005ae4 	.word	0x08005ae4
 8003834:	003d0900 	.word	0x003d0900

08003838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800383c:	4b02      	ldr	r3, [pc, #8]	; (8003848 <HAL_RCC_GetHCLKFreq+0x10>)
 800383e:	681b      	ldr	r3, [r3, #0]
}
 8003840:	4618      	mov	r0, r3
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr
 8003848:	20000060 	.word	0x20000060

0800384c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003850:	f7ff fff2 	bl	8003838 <HAL_RCC_GetHCLKFreq>
 8003854:	4602      	mov	r2, r0
 8003856:	4b05      	ldr	r3, [pc, #20]	; (800386c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	0a1b      	lsrs	r3, r3, #8
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	4903      	ldr	r1, [pc, #12]	; (8003870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003862:	5ccb      	ldrb	r3, [r1, r3]
 8003864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003868:	4618      	mov	r0, r3
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40021000 	.word	0x40021000
 8003870:	08005acc 	.word	0x08005acc

08003874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003878:	f7ff ffde 	bl	8003838 <HAL_RCC_GetHCLKFreq>
 800387c:	4602      	mov	r2, r0
 800387e:	4b05      	ldr	r3, [pc, #20]	; (8003894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	0adb      	lsrs	r3, r3, #11
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	4903      	ldr	r1, [pc, #12]	; (8003898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800388a:	5ccb      	ldrb	r3, [r1, r3]
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003890:	4618      	mov	r0, r3
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40021000 	.word	0x40021000
 8003898:	08005acc 	.word	0x08005acc

0800389c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038a4:	4b0a      	ldr	r3, [pc, #40]	; (80038d0 <RCC_Delay+0x34>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a0a      	ldr	r2, [pc, #40]	; (80038d4 <RCC_Delay+0x38>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	0a5b      	lsrs	r3, r3, #9
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038b8:	bf00      	nop
  }
  while (Delay --);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	1e5a      	subs	r2, r3, #1
 80038be:	60fa      	str	r2, [r7, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f9      	bne.n	80038b8 <RCC_Delay+0x1c>
}
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr
 80038d0:	20000060 	.word	0x20000060
 80038d4:	10624dd3 	.word	0x10624dd3

080038d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e041      	b.n	800396e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d106      	bne.n	8003904 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7fe fd12 	bl	8002328 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	3304      	adds	r3, #4
 8003914:	4619      	mov	r1, r3
 8003916:	4610      	mov	r0, r2
 8003918:	f000 fac2 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
	...

08003978 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d109      	bne.n	800399c <HAL_TIM_PWM_Start+0x24>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b01      	cmp	r3, #1
 8003992:	bf14      	ite	ne
 8003994:	2301      	movne	r3, #1
 8003996:	2300      	moveq	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	e022      	b.n	80039e2 <HAL_TIM_PWM_Start+0x6a>
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	2b04      	cmp	r3, #4
 80039a0:	d109      	bne.n	80039b6 <HAL_TIM_PWM_Start+0x3e>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	bf14      	ite	ne
 80039ae:	2301      	movne	r3, #1
 80039b0:	2300      	moveq	r3, #0
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	e015      	b.n	80039e2 <HAL_TIM_PWM_Start+0x6a>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	2b08      	cmp	r3, #8
 80039ba:	d109      	bne.n	80039d0 <HAL_TIM_PWM_Start+0x58>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	bf14      	ite	ne
 80039c8:	2301      	movne	r3, #1
 80039ca:	2300      	moveq	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	e008      	b.n	80039e2 <HAL_TIM_PWM_Start+0x6a>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	bf14      	ite	ne
 80039dc:	2301      	movne	r3, #1
 80039de:	2300      	moveq	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e05e      	b.n	8003aa8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d104      	bne.n	80039fa <HAL_TIM_PWM_Start+0x82>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039f8:	e013      	b.n	8003a22 <HAL_TIM_PWM_Start+0xaa>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d104      	bne.n	8003a0a <HAL_TIM_PWM_Start+0x92>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a08:	e00b      	b.n	8003a22 <HAL_TIM_PWM_Start+0xaa>
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d104      	bne.n	8003a1a <HAL_TIM_PWM_Start+0xa2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a18:	e003      	b.n	8003a22 <HAL_TIM_PWM_Start+0xaa>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2201      	movs	r2, #1
 8003a28:	6839      	ldr	r1, [r7, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 fc2e 	bl	800428c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1e      	ldr	r2, [pc, #120]	; (8003ab0 <HAL_TIM_PWM_Start+0x138>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d107      	bne.n	8003a4a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a48:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a18      	ldr	r2, [pc, #96]	; (8003ab0 <HAL_TIM_PWM_Start+0x138>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d00e      	beq.n	8003a72 <HAL_TIM_PWM_Start+0xfa>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a5c:	d009      	beq.n	8003a72 <HAL_TIM_PWM_Start+0xfa>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <HAL_TIM_PWM_Start+0x13c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d004      	beq.n	8003a72 <HAL_TIM_PWM_Start+0xfa>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a12      	ldr	r2, [pc, #72]	; (8003ab8 <HAL_TIM_PWM_Start+0x140>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d111      	bne.n	8003a96 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2b06      	cmp	r3, #6
 8003a82:	d010      	beq.n	8003aa6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f042 0201 	orr.w	r2, r2, #1
 8003a92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a94:	e007      	b.n	8003aa6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f042 0201 	orr.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	40012c00 	.word	0x40012c00
 8003ab4:	40000400 	.word	0x40000400
 8003ab8:	40000800 	.word	0x40000800

08003abc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e093      	b.n	8003bf8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d106      	bne.n	8003aea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7fe fc3b 	bl	8002360 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2202      	movs	r2, #2
 8003aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b00:	f023 0307 	bic.w	r3, r3, #7
 8003b04:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	4619      	mov	r1, r3
 8003b10:	4610      	mov	r0, r2
 8003b12:	f000 f9c5 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b3e:	f023 0303 	bic.w	r3, r3, #3
 8003b42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	021b      	lsls	r3, r3, #8
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003b5c:	f023 030c 	bic.w	r3, r3, #12
 8003b60:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	021b      	lsls	r3, r3, #8
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	011a      	lsls	r2, r3, #4
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	031b      	lsls	r3, r3, #12
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003b9a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	011b      	lsls	r3, r3, #4
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3718      	adds	r7, #24
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c10:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c18:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003c20:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003c28:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d110      	bne.n	8003c52 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d102      	bne.n	8003c3c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c36:	7b7b      	ldrb	r3, [r7, #13]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d001      	beq.n	8003c40 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e069      	b.n	8003d14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2202      	movs	r2, #2
 8003c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c50:	e031      	b.n	8003cb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d110      	bne.n	8003c7a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c58:	7bbb      	ldrb	r3, [r7, #14]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d102      	bne.n	8003c64 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c5e:	7b3b      	ldrb	r3, [r7, #12]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d001      	beq.n	8003c68 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e055      	b.n	8003d14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2202      	movs	r2, #2
 8003c74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c78:	e01d      	b.n	8003cb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c7a:	7bfb      	ldrb	r3, [r7, #15]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d108      	bne.n	8003c92 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c80:	7bbb      	ldrb	r3, [r7, #14]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d105      	bne.n	8003c92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c86:	7b7b      	ldrb	r3, [r7, #13]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d102      	bne.n	8003c92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c8c:	7b3b      	ldrb	r3, [r7, #12]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d001      	beq.n	8003c96 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e03e      	b.n	8003d14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2202      	movs	r2, #2
 8003c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2202      	movs	r2, #2
 8003caa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_TIM_Encoder_Start+0xc4>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	d008      	beq.n	8003cd4 <HAL_TIM_Encoder_Start+0xd4>
 8003cc2:	e00f      	b.n	8003ce4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	2100      	movs	r1, #0
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 fadd 	bl	800428c <TIM_CCxChannelCmd>
      break;
 8003cd2:	e016      	b.n	8003d02 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	2104      	movs	r1, #4
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 fad5 	bl	800428c <TIM_CCxChannelCmd>
      break;
 8003ce2:	e00e      	b.n	8003d02 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	2100      	movs	r1, #0
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 facd 	bl	800428c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	2104      	movs	r1, #4
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fac6 	bl	800428c <TIM_CCxChannelCmd>
      break;
 8003d00:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f042 0201 	orr.w	r2, r2, #1
 8003d10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d101      	bne.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d36:	2302      	movs	r3, #2
 8003d38:	e0ae      	b.n	8003e98 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b0c      	cmp	r3, #12
 8003d46:	f200 809f 	bhi.w	8003e88 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003d4a:	a201      	add	r2, pc, #4	; (adr r2, 8003d50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d50:	08003d85 	.word	0x08003d85
 8003d54:	08003e89 	.word	0x08003e89
 8003d58:	08003e89 	.word	0x08003e89
 8003d5c:	08003e89 	.word	0x08003e89
 8003d60:	08003dc5 	.word	0x08003dc5
 8003d64:	08003e89 	.word	0x08003e89
 8003d68:	08003e89 	.word	0x08003e89
 8003d6c:	08003e89 	.word	0x08003e89
 8003d70:	08003e07 	.word	0x08003e07
 8003d74:	08003e89 	.word	0x08003e89
 8003d78:	08003e89 	.word	0x08003e89
 8003d7c:	08003e89 	.word	0x08003e89
 8003d80:	08003e47 	.word	0x08003e47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68b9      	ldr	r1, [r7, #8]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 f8f6 	bl	8003f7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	699a      	ldr	r2, [r3, #24]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f042 0208 	orr.w	r2, r2, #8
 8003d9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	699a      	ldr	r2, [r3, #24]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f022 0204 	bic.w	r2, r2, #4
 8003dae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6999      	ldr	r1, [r3, #24]
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	691a      	ldr	r2, [r3, #16]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	619a      	str	r2, [r3, #24]
      break;
 8003dc2:	e064      	b.n	8003e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68b9      	ldr	r1, [r7, #8]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 f93c 	bl	8004048 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	699a      	ldr	r2, [r3, #24]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	699a      	ldr	r2, [r3, #24]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6999      	ldr	r1, [r3, #24]
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	021a      	lsls	r2, r3, #8
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	619a      	str	r2, [r3, #24]
      break;
 8003e04:	e043      	b.n	8003e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68b9      	ldr	r1, [r7, #8]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f000 f985 	bl	800411c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	69da      	ldr	r2, [r3, #28]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0208 	orr.w	r2, r2, #8
 8003e20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	69da      	ldr	r2, [r3, #28]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 0204 	bic.w	r2, r2, #4
 8003e30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	69d9      	ldr	r1, [r3, #28]
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	691a      	ldr	r2, [r3, #16]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	61da      	str	r2, [r3, #28]
      break;
 8003e44:	e023      	b.n	8003e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68b9      	ldr	r1, [r7, #8]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f000 f9cf 	bl	80041f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	69da      	ldr	r2, [r3, #28]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	69da      	ldr	r2, [r3, #28]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	69d9      	ldr	r1, [r3, #28]
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	021a      	lsls	r2, r3, #8
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	61da      	str	r2, [r3, #28]
      break;
 8003e86:	e002      	b.n	8003e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e96:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a2f      	ldr	r2, [pc, #188]	; (8003f70 <TIM_Base_SetConfig+0xd0>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00b      	beq.n	8003ed0 <TIM_Base_SetConfig+0x30>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ebe:	d007      	beq.n	8003ed0 <TIM_Base_SetConfig+0x30>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a2c      	ldr	r2, [pc, #176]	; (8003f74 <TIM_Base_SetConfig+0xd4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d003      	beq.n	8003ed0 <TIM_Base_SetConfig+0x30>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a2b      	ldr	r2, [pc, #172]	; (8003f78 <TIM_Base_SetConfig+0xd8>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d108      	bne.n	8003ee2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a22      	ldr	r2, [pc, #136]	; (8003f70 <TIM_Base_SetConfig+0xd0>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00b      	beq.n	8003f02 <TIM_Base_SetConfig+0x62>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef0:	d007      	beq.n	8003f02 <TIM_Base_SetConfig+0x62>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a1f      	ldr	r2, [pc, #124]	; (8003f74 <TIM_Base_SetConfig+0xd4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d003      	beq.n	8003f02 <TIM_Base_SetConfig+0x62>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a1e      	ldr	r2, [pc, #120]	; (8003f78 <TIM_Base_SetConfig+0xd8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d108      	bne.n	8003f14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a0d      	ldr	r2, [pc, #52]	; (8003f70 <TIM_Base_SetConfig+0xd0>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d103      	bne.n	8003f48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	691a      	ldr	r2, [r3, #16]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d005      	beq.n	8003f66 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	f023 0201 	bic.w	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	611a      	str	r2, [r3, #16]
  }
}
 8003f66:	bf00      	nop
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr
 8003f70:	40012c00 	.word	0x40012c00
 8003f74:	40000400 	.word	0x40000400
 8003f78:	40000800 	.word	0x40000800

08003f7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b087      	sub	sp, #28
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	f023 0201 	bic.w	r2, r3, #1
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f023 0303 	bic.w	r3, r3, #3
 8003fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f023 0302 	bic.w	r3, r3, #2
 8003fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	697a      	ldr	r2, [r7, #20]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a1c      	ldr	r2, [pc, #112]	; (8004044 <TIM_OC1_SetConfig+0xc8>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d10c      	bne.n	8003ff2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f023 0308 	bic.w	r3, r3, #8
 8003fde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f023 0304 	bic.w	r3, r3, #4
 8003ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a13      	ldr	r2, [pc, #76]	; (8004044 <TIM_OC1_SetConfig+0xc8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d111      	bne.n	800401e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	4313      	orrs	r3, r2
 8004012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4313      	orrs	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	621a      	str	r2, [r3, #32]
}
 8004038:	bf00      	nop
 800403a:	371c      	adds	r7, #28
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40012c00 	.word	0x40012c00

08004048 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004048:	b480      	push	{r7}
 800404a:	b087      	sub	sp, #28
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	f023 0210 	bic.w	r2, r3, #16
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800407e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	021b      	lsls	r3, r3, #8
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	4313      	orrs	r3, r2
 800408a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f023 0320 	bic.w	r3, r3, #32
 8004092:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	4313      	orrs	r3, r2
 800409e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a1d      	ldr	r2, [pc, #116]	; (8004118 <TIM_OC2_SetConfig+0xd0>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d10d      	bne.n	80040c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a14      	ldr	r2, [pc, #80]	; (8004118 <TIM_OC2_SetConfig+0xd0>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d113      	bne.n	80040f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	621a      	str	r2, [r3, #32]
}
 800410e:	bf00      	nop
 8004110:	371c      	adds	r7, #28
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr
 8004118:	40012c00 	.word	0x40012c00

0800411c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800414a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f023 0303 	bic.w	r3, r3, #3
 8004152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	4313      	orrs	r3, r2
 800415c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	021b      	lsls	r3, r3, #8
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	4313      	orrs	r3, r2
 8004170:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a1d      	ldr	r2, [pc, #116]	; (80041ec <TIM_OC3_SetConfig+0xd0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d10d      	bne.n	8004196 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	021b      	lsls	r3, r3, #8
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	4313      	orrs	r3, r2
 800418c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a14      	ldr	r2, [pc, #80]	; (80041ec <TIM_OC3_SetConfig+0xd0>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d113      	bne.n	80041c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	011b      	lsls	r3, r3, #4
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	621a      	str	r2, [r3, #32]
}
 80041e0:	bf00      	nop
 80041e2:	371c      	adds	r7, #28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	40012c00 	.word	0x40012c00

080041f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b087      	sub	sp, #28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800421e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004226:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800423a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	031b      	lsls	r3, r3, #12
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a0f      	ldr	r2, [pc, #60]	; (8004288 <TIM_OC4_SetConfig+0x98>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d109      	bne.n	8004264 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004256:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	019b      	lsls	r3, r3, #6
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	621a      	str	r2, [r3, #32]
}
 800427e:	bf00      	nop
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	bc80      	pop	{r7}
 8004286:	4770      	bx	lr
 8004288:	40012c00 	.word	0x40012c00

0800428c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800428c:	b480      	push	{r7}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f003 031f 	and.w	r3, r3, #31
 800429e:	2201      	movs	r2, #1
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6a1a      	ldr	r2, [r3, #32]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	43db      	mvns	r3, r3
 80042ae:	401a      	ands	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6a1a      	ldr	r2, [r3, #32]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 031f 	and.w	r3, r3, #31
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	fa01 f303 	lsl.w	r3, r1, r3
 80042c4:	431a      	orrs	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	621a      	str	r2, [r3, #32]
}
 80042ca:	bf00      	nop
 80042cc:	371c      	adds	r7, #28
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bc80      	pop	{r7}
 80042d2:	4770      	bx	lr

080042d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e046      	b.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004312:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	4313      	orrs	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a16      	ldr	r2, [pc, #88]	; (8004384 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d00e      	beq.n	800434e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004338:	d009      	beq.n	800434e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a12      	ldr	r2, [pc, #72]	; (8004388 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d004      	beq.n	800434e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a10      	ldr	r2, [pc, #64]	; (800438c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d10c      	bne.n	8004368 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004354:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	4313      	orrs	r3, r2
 800435e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	bc80      	pop	{r7}
 8004382:	4770      	bx	lr
 8004384:	40012c00 	.word	0x40012c00
 8004388:	40000400 	.word	0x40000400
 800438c:	40000800 	.word	0x40000800

08004390 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e042      	b.n	8004428 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d106      	bne.n	80043bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7fe f86e 	bl	8002498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2224      	movs	r2, #36	; 0x24
 80043c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68da      	ldr	r2, [r3, #12]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 fd63 	bl	8004ea0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	691a      	ldr	r2, [r3, #16]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	695a      	ldr	r2, [r3, #20]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68da      	ldr	r2, [r3, #12]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004408:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2220      	movs	r2, #32
 8004414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2220      	movs	r2, #32
 800441c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08a      	sub	sp, #40	; 0x28
 8004434:	af02      	add	r7, sp, #8
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	603b      	str	r3, [r7, #0]
 800443c:	4613      	mov	r3, r2
 800443e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004440:	2300      	movs	r3, #0
 8004442:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b20      	cmp	r3, #32
 800444e:	d175      	bne.n	800453c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_UART_Transmit+0x2c>
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e06e      	b.n	800453e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2221      	movs	r2, #33	; 0x21
 800446a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800446e:	f7fe f96d 	bl	800274c <HAL_GetTick>
 8004472:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	88fa      	ldrh	r2, [r7, #6]
 8004478:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	88fa      	ldrh	r2, [r7, #6]
 800447e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004488:	d108      	bne.n	800449c <HAL_UART_Transmit+0x6c>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d104      	bne.n	800449c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004492:	2300      	movs	r3, #0
 8004494:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	61bb      	str	r3, [r7, #24]
 800449a:	e003      	b.n	80044a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044a0:	2300      	movs	r3, #0
 80044a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80044a4:	e02e      	b.n	8004504 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2200      	movs	r2, #0
 80044ae:	2180      	movs	r1, #128	; 0x80
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 fb01 	bl	8004ab8 <UART_WaitOnFlagUntilTimeout>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2220      	movs	r2, #32
 80044c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e03a      	b.n	800453e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d10b      	bne.n	80044e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	3302      	adds	r3, #2
 80044e2:	61bb      	str	r3, [r7, #24]
 80044e4:	e007      	b.n	80044f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	781a      	ldrb	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	3301      	adds	r3, #1
 80044f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1cb      	bne.n	80044a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	2200      	movs	r2, #0
 8004516:	2140      	movs	r1, #64	; 0x40
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 facd 	bl	8004ab8 <UART_WaitOnFlagUntilTimeout>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d005      	beq.n	8004530 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e006      	b.n	800453e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2220      	movs	r2, #32
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004538:	2300      	movs	r3, #0
 800453a:	e000      	b.n	800453e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800453c:	2302      	movs	r3, #2
  }
}
 800453e:	4618      	mov	r0, r3
 8004540:	3720      	adds	r7, #32
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
	...

08004548 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b0ba      	sub	sp, #232	; 0xe8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800456e:	2300      	movs	r3, #0
 8004570:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004574:	2300      	movs	r3, #0
 8004576:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800457a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800457e:	f003 030f 	and.w	r3, r3, #15
 8004582:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004586:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10f      	bne.n	80045ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800458e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004592:	f003 0320 	and.w	r3, r3, #32
 8004596:	2b00      	cmp	r3, #0
 8004598:	d009      	beq.n	80045ae <HAL_UART_IRQHandler+0x66>
 800459a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800459e:	f003 0320 	and.w	r3, r3, #32
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 fbbc 	bl	8004d24 <UART_Receive_IT>
      return;
 80045ac:	e25b      	b.n	8004a66 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80045ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f000 80de 	beq.w	8004774 <HAL_UART_IRQHandler+0x22c>
 80045b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d106      	bne.n	80045d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 80d1 	beq.w	8004774 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00b      	beq.n	80045f6 <HAL_UART_IRQHandler+0xae>
 80045de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d005      	beq.n	80045f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ee:	f043 0201 	orr.w	r2, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00b      	beq.n	800461a <HAL_UART_IRQHandler+0xd2>
 8004602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d005      	beq.n	800461a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004612:	f043 0202 	orr.w	r2, r3, #2
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800461a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00b      	beq.n	800463e <HAL_UART_IRQHandler+0xf6>
 8004626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d005      	beq.n	800463e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004636:	f043 0204 	orr.w	r2, r3, #4
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800463e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d011      	beq.n	800466e <HAL_UART_IRQHandler+0x126>
 800464a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b00      	cmp	r3, #0
 8004654:	d105      	bne.n	8004662 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d005      	beq.n	800466e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004666:	f043 0208 	orr.w	r2, r3, #8
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	2b00      	cmp	r3, #0
 8004674:	f000 81f2 	beq.w	8004a5c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800467c:	f003 0320 	and.w	r3, r3, #32
 8004680:	2b00      	cmp	r3, #0
 8004682:	d008      	beq.n	8004696 <HAL_UART_IRQHandler+0x14e>
 8004684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b00      	cmp	r3, #0
 800468e:	d002      	beq.n	8004696 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 fb47 	bl	8004d24 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	bf14      	ite	ne
 80046a4:	2301      	movne	r3, #1
 80046a6:	2300      	moveq	r3, #0
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b2:	f003 0308 	and.w	r3, r3, #8
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d103      	bne.n	80046c2 <HAL_UART_IRQHandler+0x17a>
 80046ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d04f      	beq.n	8004762 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 fa51 	bl	8004b6a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d041      	beq.n	800475a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	3314      	adds	r3, #20
 80046dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046e4:	e853 3f00 	ldrex	r3, [r3]
 80046e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80046ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	3314      	adds	r3, #20
 80046fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004702:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004706:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800470e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004712:	e841 2300 	strex	r3, r2, [r1]
 8004716:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800471a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1d9      	bne.n	80046d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004726:	2b00      	cmp	r3, #0
 8004728:	d013      	beq.n	8004752 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800472e:	4a7e      	ldr	r2, [pc, #504]	; (8004928 <HAL_UART_IRQHandler+0x3e0>)
 8004730:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004736:	4618      	mov	r0, r3
 8004738:	f7fe f97e 	bl	8002a38 <HAL_DMA_Abort_IT>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d016      	beq.n	8004770 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800474c:	4610      	mov	r0, r2
 800474e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004750:	e00e      	b.n	8004770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f99c 	bl	8004a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004758:	e00a      	b.n	8004770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f998 	bl	8004a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004760:	e006      	b.n	8004770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f994 	bl	8004a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800476e:	e175      	b.n	8004a5c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004770:	bf00      	nop
    return;
 8004772:	e173      	b.n	8004a5c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004778:	2b01      	cmp	r3, #1
 800477a:	f040 814f 	bne.w	8004a1c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800477e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 8148 	beq.w	8004a1c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800478c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004790:	f003 0310 	and.w	r3, r3, #16
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 8141 	beq.w	8004a1c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800479a:	2300      	movs	r3, #0
 800479c:	60bb      	str	r3, [r7, #8]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	60bb      	str	r3, [r7, #8]
 80047ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 80b6 	beq.w	800492c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 8145 	beq.w	8004a60 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047de:	429a      	cmp	r2, r3
 80047e0:	f080 813e 	bcs.w	8004a60 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	2b20      	cmp	r3, #32
 80047f4:	f000 8088 	beq.w	8004908 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	330c      	adds	r3, #12
 80047fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004802:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004806:	e853 3f00 	ldrex	r3, [r3]
 800480a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800480e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004812:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004816:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	330c      	adds	r3, #12
 8004820:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004824:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004828:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004830:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004834:	e841 2300 	strex	r3, r2, [r1]
 8004838:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800483c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1d9      	bne.n	80047f8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3314      	adds	r3, #20
 800484a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800484e:	e853 3f00 	ldrex	r3, [r3]
 8004852:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004854:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004856:	f023 0301 	bic.w	r3, r3, #1
 800485a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	3314      	adds	r3, #20
 8004864:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004868:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800486c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004870:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004874:	e841 2300 	strex	r3, r2, [r1]
 8004878:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800487a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1e1      	bne.n	8004844 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	3314      	adds	r3, #20
 8004886:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004888:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800488a:	e853 3f00 	ldrex	r3, [r3]
 800488e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004890:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004892:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004896:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3314      	adds	r3, #20
 80048a0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80048a4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80048a6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80048aa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80048ac:	e841 2300 	strex	r3, r2, [r1]
 80048b0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80048b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e3      	bne.n	8004880 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2220      	movs	r2, #32
 80048bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	330c      	adds	r3, #12
 80048cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048d0:	e853 3f00 	ldrex	r3, [r3]
 80048d4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80048d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048d8:	f023 0310 	bic.w	r3, r3, #16
 80048dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	330c      	adds	r3, #12
 80048e6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80048ea:	65ba      	str	r2, [r7, #88]	; 0x58
 80048ec:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048f2:	e841 2300 	strex	r3, r2, [r1]
 80048f6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80048f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1e3      	bne.n	80048c6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004902:	4618      	mov	r0, r3
 8004904:	f7fe f85d 	bl	80029c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004916:	b29b      	uxth	r3, r3
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	b29b      	uxth	r3, r3
 800491c:	4619      	mov	r1, r3
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f8bf 	bl	8004aa2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004924:	e09c      	b.n	8004a60 <HAL_UART_IRQHandler+0x518>
 8004926:	bf00      	nop
 8004928:	08004c2f 	.word	0x08004c2f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004934:	b29b      	uxth	r3, r3
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 808e 	beq.w	8004a64 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004948:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 8089 	beq.w	8004a64 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	330c      	adds	r3, #12
 8004958:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800495c:	e853 3f00 	ldrex	r3, [r3]
 8004960:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004964:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004968:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	330c      	adds	r3, #12
 8004972:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004976:	647a      	str	r2, [r7, #68]	; 0x44
 8004978:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800497c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800497e:	e841 2300 	strex	r3, r2, [r1]
 8004982:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1e3      	bne.n	8004952 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3314      	adds	r3, #20
 8004990:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	623b      	str	r3, [r7, #32]
   return(result);
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	f023 0301 	bic.w	r3, r3, #1
 80049a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	3314      	adds	r3, #20
 80049aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80049ae:	633a      	str	r2, [r7, #48]	; 0x30
 80049b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049b6:	e841 2300 	strex	r3, r2, [r1]
 80049ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1e3      	bne.n	800498a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2220      	movs	r2, #32
 80049c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	330c      	adds	r3, #12
 80049d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	e853 3f00 	ldrex	r3, [r3]
 80049de:	60fb      	str	r3, [r7, #12]
   return(result);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f023 0310 	bic.w	r3, r3, #16
 80049e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	330c      	adds	r3, #12
 80049f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80049f4:	61fa      	str	r2, [r7, #28]
 80049f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f8:	69b9      	ldr	r1, [r7, #24]
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	e841 2300 	strex	r3, r2, [r1]
 8004a00:	617b      	str	r3, [r7, #20]
   return(result);
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1e3      	bne.n	80049d0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a12:	4619      	mov	r1, r3
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f844 	bl	8004aa2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a1a:	e023      	b.n	8004a64 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d009      	beq.n	8004a3c <HAL_UART_IRQHandler+0x4f4>
 8004a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f90e 	bl	8004c56 <UART_Transmit_IT>
    return;
 8004a3a:	e014      	b.n	8004a66 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00e      	beq.n	8004a66 <HAL_UART_IRQHandler+0x51e>
 8004a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d008      	beq.n	8004a66 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 f94d 	bl	8004cf4 <UART_EndTransmit_IT>
    return;
 8004a5a:	e004      	b.n	8004a66 <HAL_UART_IRQHandler+0x51e>
    return;
 8004a5c:	bf00      	nop
 8004a5e:	e002      	b.n	8004a66 <HAL_UART_IRQHandler+0x51e>
      return;
 8004a60:	bf00      	nop
 8004a62:	e000      	b.n	8004a66 <HAL_UART_IRQHandler+0x51e>
      return;
 8004a64:	bf00      	nop
  }
}
 8004a66:	37e8      	adds	r7, #232	; 0xe8
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bc80      	pop	{r7}
 8004a7c:	4770      	bx	lr

08004a7e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b083      	sub	sp, #12
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004a86:	bf00      	nop
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bc80      	pop	{r7}
 8004a8e:	4770      	bx	lr

08004a90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bc80      	pop	{r7}
 8004aa0:	4770      	bx	lr

08004aa2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004aa2:	b480      	push	{r7}
 8004aa4:	b083      	sub	sp, #12
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
 8004aaa:	460b      	mov	r3, r1
 8004aac:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bc80      	pop	{r7}
 8004ab6:	4770      	bx	lr

08004ab8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	603b      	str	r3, [r7, #0]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac8:	e03b      	b.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aca:	6a3b      	ldr	r3, [r7, #32]
 8004acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad0:	d037      	beq.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ad2:	f7fd fe3b 	bl	800274c <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	6a3a      	ldr	r2, [r7, #32]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d302      	bcc.n	8004ae8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d101      	bne.n	8004aec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e03a      	b.n	8004b62 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d023      	beq.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	2b80      	cmp	r3, #128	; 0x80
 8004afe:	d020      	beq.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2b40      	cmp	r3, #64	; 0x40
 8004b04:	d01d      	beq.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0308 	and.w	r3, r3, #8
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d116      	bne.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004b14:	2300      	movs	r3, #0
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 f81d 	bl	8004b6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2208      	movs	r2, #8
 8004b34:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e00f      	b.n	8004b62 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	bf0c      	ite	eq
 8004b52:	2301      	moveq	r3, #1
 8004b54:	2300      	movne	r3, #0
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	79fb      	ldrb	r3, [r7, #7]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d0b4      	beq.n	8004aca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b095      	sub	sp, #84	; 0x54
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	330c      	adds	r3, #12
 8004b78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b7c:	e853 3f00 	ldrex	r3, [r3]
 8004b80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	330c      	adds	r3, #12
 8004b90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b92:	643a      	str	r2, [r7, #64]	; 0x40
 8004b94:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b9a:	e841 2300 	strex	r3, r2, [r1]
 8004b9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1e5      	bne.n	8004b72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3314      	adds	r3, #20
 8004bac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	f023 0301 	bic.w	r3, r3, #1
 8004bbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	3314      	adds	r3, #20
 8004bc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bc6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bc8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bce:	e841 2300 	strex	r3, r2, [r1]
 8004bd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1e5      	bne.n	8004ba6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d119      	bne.n	8004c16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	330c      	adds	r3, #12
 8004be8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	e853 3f00 	ldrex	r3, [r3]
 8004bf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	f023 0310 	bic.w	r3, r3, #16
 8004bf8:	647b      	str	r3, [r7, #68]	; 0x44
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	330c      	adds	r3, #12
 8004c00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c02:	61ba      	str	r2, [r7, #24]
 8004c04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c06:	6979      	ldr	r1, [r7, #20]
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	e841 2300 	strex	r3, r2, [r1]
 8004c0e:	613b      	str	r3, [r7, #16]
   return(result);
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1e5      	bne.n	8004be2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c24:	bf00      	nop
 8004c26:	3754      	adds	r7, #84	; 0x54
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bc80      	pop	{r7}
 8004c2c:	4770      	bx	lr

08004c2e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f7ff ff21 	bl	8004a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c4e:	bf00      	nop
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b085      	sub	sp, #20
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b21      	cmp	r3, #33	; 0x21
 8004c68:	d13e      	bne.n	8004ce8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c72:	d114      	bne.n	8004c9e <UART_Transmit_IT+0x48>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d110      	bne.n	8004c9e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	881b      	ldrh	r3, [r3, #0]
 8004c86:	461a      	mov	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c90:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	1c9a      	adds	r2, r3, #2
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	621a      	str	r2, [r3, #32]
 8004c9c:	e008      	b.n	8004cb0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	1c59      	adds	r1, r3, #1
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6211      	str	r1, [r2, #32]
 8004ca8:	781a      	ldrb	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10f      	bne.n	8004ce4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68da      	ldr	r2, [r3, #12]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cd2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ce2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	e000      	b.n	8004cea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004ce8:	2302      	movs	r3, #2
  }
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bc80      	pop	{r7}
 8004cf2:	4770      	bx	lr

08004cf4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d0a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f7ff fea9 	bl	8004a6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b08c      	sub	sp, #48	; 0x30
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b22      	cmp	r3, #34	; 0x22
 8004d36:	f040 80ae 	bne.w	8004e96 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d42:	d117      	bne.n	8004d74 <UART_Receive_IT+0x50>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d113      	bne.n	8004d74 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d54:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d66:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6c:	1c9a      	adds	r2, r3, #2
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	629a      	str	r2, [r3, #40]	; 0x28
 8004d72:	e026      	b.n	8004dc2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d78:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d86:	d007      	beq.n	8004d98 <UART_Receive_IT+0x74>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10a      	bne.n	8004da6 <UART_Receive_IT+0x82>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d106      	bne.n	8004da6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	b2da      	uxtb	r2, r3
 8004da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da2:	701a      	strb	r2, [r3, #0]
 8004da4:	e008      	b.n	8004db8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004db2:	b2da      	uxtb	r2, r3
 8004db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dbc:	1c5a      	adds	r2, r3, #1
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	4619      	mov	r1, r3
 8004dd0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d15d      	bne.n	8004e92 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68da      	ldr	r2, [r3, #12]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f022 0220 	bic.w	r2, r2, #32
 8004de4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68da      	ldr	r2, [r3, #12]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004df4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695a      	ldr	r2, [r3, #20]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0201 	bic.w	r2, r2, #1
 8004e04:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2220      	movs	r2, #32
 8004e0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d135      	bne.n	8004e88 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	330c      	adds	r3, #12
 8004e28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	e853 3f00 	ldrex	r3, [r3]
 8004e30:	613b      	str	r3, [r7, #16]
   return(result);
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f023 0310 	bic.w	r3, r3, #16
 8004e38:	627b      	str	r3, [r7, #36]	; 0x24
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	330c      	adds	r3, #12
 8004e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e42:	623a      	str	r2, [r7, #32]
 8004e44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e46:	69f9      	ldr	r1, [r7, #28]
 8004e48:	6a3a      	ldr	r2, [r7, #32]
 8004e4a:	e841 2300 	strex	r3, r2, [r1]
 8004e4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1e5      	bne.n	8004e22 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0310 	and.w	r3, r3, #16
 8004e60:	2b10      	cmp	r3, #16
 8004e62:	d10a      	bne.n	8004e7a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e64:	2300      	movs	r3, #0
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	60fb      	str	r3, [r7, #12]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	60fb      	str	r3, [r7, #12]
 8004e78:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e7e:	4619      	mov	r1, r3
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f7ff fe0e 	bl	8004aa2 <HAL_UARTEx_RxEventCallback>
 8004e86:	e002      	b.n	8004e8e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff fdf8 	bl	8004a7e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	e002      	b.n	8004e98 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004e92:	2300      	movs	r3, #0
 8004e94:	e000      	b.n	8004e98 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004e96:	2302      	movs	r3, #2
  }
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3730      	adds	r7, #48	; 0x30
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68da      	ldr	r2, [r3, #12]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	689a      	ldr	r2, [r3, #8]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004eda:	f023 030c 	bic.w	r3, r3, #12
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	6812      	ldr	r2, [r2, #0]
 8004ee2:	68b9      	ldr	r1, [r7, #8]
 8004ee4:	430b      	orrs	r3, r1
 8004ee6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	699a      	ldr	r2, [r3, #24]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a2c      	ldr	r2, [pc, #176]	; (8004fb4 <UART_SetConfig+0x114>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d103      	bne.n	8004f10 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004f08:	f7fe fcb4 	bl	8003874 <HAL_RCC_GetPCLK2Freq>
 8004f0c:	60f8      	str	r0, [r7, #12]
 8004f0e:	e002      	b.n	8004f16 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004f10:	f7fe fc9c 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 8004f14:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	009a      	lsls	r2, r3, #2
 8004f20:	441a      	add	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2c:	4a22      	ldr	r2, [pc, #136]	; (8004fb8 <UART_SetConfig+0x118>)
 8004f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f32:	095b      	lsrs	r3, r3, #5
 8004f34:	0119      	lsls	r1, r3, #4
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4413      	add	r3, r2
 8004f3e:	009a      	lsls	r2, r3, #2
 8004f40:	441a      	add	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f4c:	4b1a      	ldr	r3, [pc, #104]	; (8004fb8 <UART_SetConfig+0x118>)
 8004f4e:	fba3 0302 	umull	r0, r3, r3, r2
 8004f52:	095b      	lsrs	r3, r3, #5
 8004f54:	2064      	movs	r0, #100	; 0x64
 8004f56:	fb00 f303 	mul.w	r3, r0, r3
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	011b      	lsls	r3, r3, #4
 8004f5e:	3332      	adds	r3, #50	; 0x32
 8004f60:	4a15      	ldr	r2, [pc, #84]	; (8004fb8 <UART_SetConfig+0x118>)
 8004f62:	fba2 2303 	umull	r2, r3, r2, r3
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f6c:	4419      	add	r1, r3
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	4613      	mov	r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	4413      	add	r3, r2
 8004f76:	009a      	lsls	r2, r3, #2
 8004f78:	441a      	add	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f84:	4b0c      	ldr	r3, [pc, #48]	; (8004fb8 <UART_SetConfig+0x118>)
 8004f86:	fba3 0302 	umull	r0, r3, r3, r2
 8004f8a:	095b      	lsrs	r3, r3, #5
 8004f8c:	2064      	movs	r0, #100	; 0x64
 8004f8e:	fb00 f303 	mul.w	r3, r0, r3
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	011b      	lsls	r3, r3, #4
 8004f96:	3332      	adds	r3, #50	; 0x32
 8004f98:	4a07      	ldr	r2, [pc, #28]	; (8004fb8 <UART_SetConfig+0x118>)
 8004f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	f003 020f 	and.w	r2, r3, #15
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	440a      	add	r2, r1
 8004faa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004fac:	bf00      	nop
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	40013800 	.word	0x40013800
 8004fb8:	51eb851f 	.word	0x51eb851f

08004fbc <__errno>:
 8004fbc:	4b01      	ldr	r3, [pc, #4]	; (8004fc4 <__errno+0x8>)
 8004fbe:	6818      	ldr	r0, [r3, #0]
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	2000006c 	.word	0x2000006c

08004fc8 <__libc_init_array>:
 8004fc8:	b570      	push	{r4, r5, r6, lr}
 8004fca:	2600      	movs	r6, #0
 8004fcc:	4d0c      	ldr	r5, [pc, #48]	; (8005000 <__libc_init_array+0x38>)
 8004fce:	4c0d      	ldr	r4, [pc, #52]	; (8005004 <__libc_init_array+0x3c>)
 8004fd0:	1b64      	subs	r4, r4, r5
 8004fd2:	10a4      	asrs	r4, r4, #2
 8004fd4:	42a6      	cmp	r6, r4
 8004fd6:	d109      	bne.n	8004fec <__libc_init_array+0x24>
 8004fd8:	f000 fcbc 	bl	8005954 <_init>
 8004fdc:	2600      	movs	r6, #0
 8004fde:	4d0a      	ldr	r5, [pc, #40]	; (8005008 <__libc_init_array+0x40>)
 8004fe0:	4c0a      	ldr	r4, [pc, #40]	; (800500c <__libc_init_array+0x44>)
 8004fe2:	1b64      	subs	r4, r4, r5
 8004fe4:	10a4      	asrs	r4, r4, #2
 8004fe6:	42a6      	cmp	r6, r4
 8004fe8:	d105      	bne.n	8004ff6 <__libc_init_array+0x2e>
 8004fea:	bd70      	pop	{r4, r5, r6, pc}
 8004fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ff0:	4798      	blx	r3
 8004ff2:	3601      	adds	r6, #1
 8004ff4:	e7ee      	b.n	8004fd4 <__libc_init_array+0xc>
 8004ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ffa:	4798      	blx	r3
 8004ffc:	3601      	adds	r6, #1
 8004ffe:	e7f2      	b.n	8004fe6 <__libc_init_array+0x1e>
 8005000:	08005b1c 	.word	0x08005b1c
 8005004:	08005b1c 	.word	0x08005b1c
 8005008:	08005b1c 	.word	0x08005b1c
 800500c:	08005b20 	.word	0x08005b20

08005010 <memset>:
 8005010:	4603      	mov	r3, r0
 8005012:	4402      	add	r2, r0
 8005014:	4293      	cmp	r3, r2
 8005016:	d100      	bne.n	800501a <memset+0xa>
 8005018:	4770      	bx	lr
 800501a:	f803 1b01 	strb.w	r1, [r3], #1
 800501e:	e7f9      	b.n	8005014 <memset+0x4>

08005020 <siprintf>:
 8005020:	b40e      	push	{r1, r2, r3}
 8005022:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005026:	b500      	push	{lr}
 8005028:	b09c      	sub	sp, #112	; 0x70
 800502a:	ab1d      	add	r3, sp, #116	; 0x74
 800502c:	9002      	str	r0, [sp, #8]
 800502e:	9006      	str	r0, [sp, #24]
 8005030:	9107      	str	r1, [sp, #28]
 8005032:	9104      	str	r1, [sp, #16]
 8005034:	4808      	ldr	r0, [pc, #32]	; (8005058 <siprintf+0x38>)
 8005036:	4909      	ldr	r1, [pc, #36]	; (800505c <siprintf+0x3c>)
 8005038:	f853 2b04 	ldr.w	r2, [r3], #4
 800503c:	9105      	str	r1, [sp, #20]
 800503e:	6800      	ldr	r0, [r0, #0]
 8005040:	a902      	add	r1, sp, #8
 8005042:	9301      	str	r3, [sp, #4]
 8005044:	f000 f888 	bl	8005158 <_svfiprintf_r>
 8005048:	2200      	movs	r2, #0
 800504a:	9b02      	ldr	r3, [sp, #8]
 800504c:	701a      	strb	r2, [r3, #0]
 800504e:	b01c      	add	sp, #112	; 0x70
 8005050:	f85d eb04 	ldr.w	lr, [sp], #4
 8005054:	b003      	add	sp, #12
 8005056:	4770      	bx	lr
 8005058:	2000006c 	.word	0x2000006c
 800505c:	ffff0208 	.word	0xffff0208

08005060 <_vsiprintf_r>:
 8005060:	b500      	push	{lr}
 8005062:	b09b      	sub	sp, #108	; 0x6c
 8005064:	9100      	str	r1, [sp, #0]
 8005066:	9104      	str	r1, [sp, #16]
 8005068:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800506c:	9105      	str	r1, [sp, #20]
 800506e:	9102      	str	r1, [sp, #8]
 8005070:	4905      	ldr	r1, [pc, #20]	; (8005088 <_vsiprintf_r+0x28>)
 8005072:	9103      	str	r1, [sp, #12]
 8005074:	4669      	mov	r1, sp
 8005076:	f000 f86f 	bl	8005158 <_svfiprintf_r>
 800507a:	2200      	movs	r2, #0
 800507c:	9b00      	ldr	r3, [sp, #0]
 800507e:	701a      	strb	r2, [r3, #0]
 8005080:	b01b      	add	sp, #108	; 0x6c
 8005082:	f85d fb04 	ldr.w	pc, [sp], #4
 8005086:	bf00      	nop
 8005088:	ffff0208 	.word	0xffff0208

0800508c <vsiprintf>:
 800508c:	4613      	mov	r3, r2
 800508e:	460a      	mov	r2, r1
 8005090:	4601      	mov	r1, r0
 8005092:	4802      	ldr	r0, [pc, #8]	; (800509c <vsiprintf+0x10>)
 8005094:	6800      	ldr	r0, [r0, #0]
 8005096:	f7ff bfe3 	b.w	8005060 <_vsiprintf_r>
 800509a:	bf00      	nop
 800509c:	2000006c 	.word	0x2000006c

080050a0 <__ssputs_r>:
 80050a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050a4:	688e      	ldr	r6, [r1, #8]
 80050a6:	4682      	mov	sl, r0
 80050a8:	429e      	cmp	r6, r3
 80050aa:	460c      	mov	r4, r1
 80050ac:	4690      	mov	r8, r2
 80050ae:	461f      	mov	r7, r3
 80050b0:	d838      	bhi.n	8005124 <__ssputs_r+0x84>
 80050b2:	898a      	ldrh	r2, [r1, #12]
 80050b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80050b8:	d032      	beq.n	8005120 <__ssputs_r+0x80>
 80050ba:	6825      	ldr	r5, [r4, #0]
 80050bc:	6909      	ldr	r1, [r1, #16]
 80050be:	3301      	adds	r3, #1
 80050c0:	eba5 0901 	sub.w	r9, r5, r1
 80050c4:	6965      	ldr	r5, [r4, #20]
 80050c6:	444b      	add	r3, r9
 80050c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050d0:	106d      	asrs	r5, r5, #1
 80050d2:	429d      	cmp	r5, r3
 80050d4:	bf38      	it	cc
 80050d6:	461d      	movcc	r5, r3
 80050d8:	0553      	lsls	r3, r2, #21
 80050da:	d531      	bpl.n	8005140 <__ssputs_r+0xa0>
 80050dc:	4629      	mov	r1, r5
 80050de:	f000 fb6f 	bl	80057c0 <_malloc_r>
 80050e2:	4606      	mov	r6, r0
 80050e4:	b950      	cbnz	r0, 80050fc <__ssputs_r+0x5c>
 80050e6:	230c      	movs	r3, #12
 80050e8:	f04f 30ff 	mov.w	r0, #4294967295
 80050ec:	f8ca 3000 	str.w	r3, [sl]
 80050f0:	89a3      	ldrh	r3, [r4, #12]
 80050f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050f6:	81a3      	strh	r3, [r4, #12]
 80050f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050fc:	464a      	mov	r2, r9
 80050fe:	6921      	ldr	r1, [r4, #16]
 8005100:	f000 face 	bl	80056a0 <memcpy>
 8005104:	89a3      	ldrh	r3, [r4, #12]
 8005106:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800510a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800510e:	81a3      	strh	r3, [r4, #12]
 8005110:	6126      	str	r6, [r4, #16]
 8005112:	444e      	add	r6, r9
 8005114:	6026      	str	r6, [r4, #0]
 8005116:	463e      	mov	r6, r7
 8005118:	6165      	str	r5, [r4, #20]
 800511a:	eba5 0509 	sub.w	r5, r5, r9
 800511e:	60a5      	str	r5, [r4, #8]
 8005120:	42be      	cmp	r6, r7
 8005122:	d900      	bls.n	8005126 <__ssputs_r+0x86>
 8005124:	463e      	mov	r6, r7
 8005126:	4632      	mov	r2, r6
 8005128:	4641      	mov	r1, r8
 800512a:	6820      	ldr	r0, [r4, #0]
 800512c:	f000 fac6 	bl	80056bc <memmove>
 8005130:	68a3      	ldr	r3, [r4, #8]
 8005132:	2000      	movs	r0, #0
 8005134:	1b9b      	subs	r3, r3, r6
 8005136:	60a3      	str	r3, [r4, #8]
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	4433      	add	r3, r6
 800513c:	6023      	str	r3, [r4, #0]
 800513e:	e7db      	b.n	80050f8 <__ssputs_r+0x58>
 8005140:	462a      	mov	r2, r5
 8005142:	f000 fbb1 	bl	80058a8 <_realloc_r>
 8005146:	4606      	mov	r6, r0
 8005148:	2800      	cmp	r0, #0
 800514a:	d1e1      	bne.n	8005110 <__ssputs_r+0x70>
 800514c:	4650      	mov	r0, sl
 800514e:	6921      	ldr	r1, [r4, #16]
 8005150:	f000 face 	bl	80056f0 <_free_r>
 8005154:	e7c7      	b.n	80050e6 <__ssputs_r+0x46>
	...

08005158 <_svfiprintf_r>:
 8005158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515c:	4698      	mov	r8, r3
 800515e:	898b      	ldrh	r3, [r1, #12]
 8005160:	4607      	mov	r7, r0
 8005162:	061b      	lsls	r3, r3, #24
 8005164:	460d      	mov	r5, r1
 8005166:	4614      	mov	r4, r2
 8005168:	b09d      	sub	sp, #116	; 0x74
 800516a:	d50e      	bpl.n	800518a <_svfiprintf_r+0x32>
 800516c:	690b      	ldr	r3, [r1, #16]
 800516e:	b963      	cbnz	r3, 800518a <_svfiprintf_r+0x32>
 8005170:	2140      	movs	r1, #64	; 0x40
 8005172:	f000 fb25 	bl	80057c0 <_malloc_r>
 8005176:	6028      	str	r0, [r5, #0]
 8005178:	6128      	str	r0, [r5, #16]
 800517a:	b920      	cbnz	r0, 8005186 <_svfiprintf_r+0x2e>
 800517c:	230c      	movs	r3, #12
 800517e:	603b      	str	r3, [r7, #0]
 8005180:	f04f 30ff 	mov.w	r0, #4294967295
 8005184:	e0d1      	b.n	800532a <_svfiprintf_r+0x1d2>
 8005186:	2340      	movs	r3, #64	; 0x40
 8005188:	616b      	str	r3, [r5, #20]
 800518a:	2300      	movs	r3, #0
 800518c:	9309      	str	r3, [sp, #36]	; 0x24
 800518e:	2320      	movs	r3, #32
 8005190:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005194:	2330      	movs	r3, #48	; 0x30
 8005196:	f04f 0901 	mov.w	r9, #1
 800519a:	f8cd 800c 	str.w	r8, [sp, #12]
 800519e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005344 <_svfiprintf_r+0x1ec>
 80051a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051a6:	4623      	mov	r3, r4
 80051a8:	469a      	mov	sl, r3
 80051aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051ae:	b10a      	cbz	r2, 80051b4 <_svfiprintf_r+0x5c>
 80051b0:	2a25      	cmp	r2, #37	; 0x25
 80051b2:	d1f9      	bne.n	80051a8 <_svfiprintf_r+0x50>
 80051b4:	ebba 0b04 	subs.w	fp, sl, r4
 80051b8:	d00b      	beq.n	80051d2 <_svfiprintf_r+0x7a>
 80051ba:	465b      	mov	r3, fp
 80051bc:	4622      	mov	r2, r4
 80051be:	4629      	mov	r1, r5
 80051c0:	4638      	mov	r0, r7
 80051c2:	f7ff ff6d 	bl	80050a0 <__ssputs_r>
 80051c6:	3001      	adds	r0, #1
 80051c8:	f000 80aa 	beq.w	8005320 <_svfiprintf_r+0x1c8>
 80051cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051ce:	445a      	add	r2, fp
 80051d0:	9209      	str	r2, [sp, #36]	; 0x24
 80051d2:	f89a 3000 	ldrb.w	r3, [sl]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f000 80a2 	beq.w	8005320 <_svfiprintf_r+0x1c8>
 80051dc:	2300      	movs	r3, #0
 80051de:	f04f 32ff 	mov.w	r2, #4294967295
 80051e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051e6:	f10a 0a01 	add.w	sl, sl, #1
 80051ea:	9304      	str	r3, [sp, #16]
 80051ec:	9307      	str	r3, [sp, #28]
 80051ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80051f2:	931a      	str	r3, [sp, #104]	; 0x68
 80051f4:	4654      	mov	r4, sl
 80051f6:	2205      	movs	r2, #5
 80051f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051fc:	4851      	ldr	r0, [pc, #324]	; (8005344 <_svfiprintf_r+0x1ec>)
 80051fe:	f000 fa41 	bl	8005684 <memchr>
 8005202:	9a04      	ldr	r2, [sp, #16]
 8005204:	b9d8      	cbnz	r0, 800523e <_svfiprintf_r+0xe6>
 8005206:	06d0      	lsls	r0, r2, #27
 8005208:	bf44      	itt	mi
 800520a:	2320      	movmi	r3, #32
 800520c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005210:	0711      	lsls	r1, r2, #28
 8005212:	bf44      	itt	mi
 8005214:	232b      	movmi	r3, #43	; 0x2b
 8005216:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800521a:	f89a 3000 	ldrb.w	r3, [sl]
 800521e:	2b2a      	cmp	r3, #42	; 0x2a
 8005220:	d015      	beq.n	800524e <_svfiprintf_r+0xf6>
 8005222:	4654      	mov	r4, sl
 8005224:	2000      	movs	r0, #0
 8005226:	f04f 0c0a 	mov.w	ip, #10
 800522a:	9a07      	ldr	r2, [sp, #28]
 800522c:	4621      	mov	r1, r4
 800522e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005232:	3b30      	subs	r3, #48	; 0x30
 8005234:	2b09      	cmp	r3, #9
 8005236:	d94e      	bls.n	80052d6 <_svfiprintf_r+0x17e>
 8005238:	b1b0      	cbz	r0, 8005268 <_svfiprintf_r+0x110>
 800523a:	9207      	str	r2, [sp, #28]
 800523c:	e014      	b.n	8005268 <_svfiprintf_r+0x110>
 800523e:	eba0 0308 	sub.w	r3, r0, r8
 8005242:	fa09 f303 	lsl.w	r3, r9, r3
 8005246:	4313      	orrs	r3, r2
 8005248:	46a2      	mov	sl, r4
 800524a:	9304      	str	r3, [sp, #16]
 800524c:	e7d2      	b.n	80051f4 <_svfiprintf_r+0x9c>
 800524e:	9b03      	ldr	r3, [sp, #12]
 8005250:	1d19      	adds	r1, r3, #4
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	9103      	str	r1, [sp, #12]
 8005256:	2b00      	cmp	r3, #0
 8005258:	bfbb      	ittet	lt
 800525a:	425b      	neglt	r3, r3
 800525c:	f042 0202 	orrlt.w	r2, r2, #2
 8005260:	9307      	strge	r3, [sp, #28]
 8005262:	9307      	strlt	r3, [sp, #28]
 8005264:	bfb8      	it	lt
 8005266:	9204      	strlt	r2, [sp, #16]
 8005268:	7823      	ldrb	r3, [r4, #0]
 800526a:	2b2e      	cmp	r3, #46	; 0x2e
 800526c:	d10c      	bne.n	8005288 <_svfiprintf_r+0x130>
 800526e:	7863      	ldrb	r3, [r4, #1]
 8005270:	2b2a      	cmp	r3, #42	; 0x2a
 8005272:	d135      	bne.n	80052e0 <_svfiprintf_r+0x188>
 8005274:	9b03      	ldr	r3, [sp, #12]
 8005276:	3402      	adds	r4, #2
 8005278:	1d1a      	adds	r2, r3, #4
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	9203      	str	r2, [sp, #12]
 800527e:	2b00      	cmp	r3, #0
 8005280:	bfb8      	it	lt
 8005282:	f04f 33ff 	movlt.w	r3, #4294967295
 8005286:	9305      	str	r3, [sp, #20]
 8005288:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005348 <_svfiprintf_r+0x1f0>
 800528c:	2203      	movs	r2, #3
 800528e:	4650      	mov	r0, sl
 8005290:	7821      	ldrb	r1, [r4, #0]
 8005292:	f000 f9f7 	bl	8005684 <memchr>
 8005296:	b140      	cbz	r0, 80052aa <_svfiprintf_r+0x152>
 8005298:	2340      	movs	r3, #64	; 0x40
 800529a:	eba0 000a 	sub.w	r0, r0, sl
 800529e:	fa03 f000 	lsl.w	r0, r3, r0
 80052a2:	9b04      	ldr	r3, [sp, #16]
 80052a4:	3401      	adds	r4, #1
 80052a6:	4303      	orrs	r3, r0
 80052a8:	9304      	str	r3, [sp, #16]
 80052aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052ae:	2206      	movs	r2, #6
 80052b0:	4826      	ldr	r0, [pc, #152]	; (800534c <_svfiprintf_r+0x1f4>)
 80052b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052b6:	f000 f9e5 	bl	8005684 <memchr>
 80052ba:	2800      	cmp	r0, #0
 80052bc:	d038      	beq.n	8005330 <_svfiprintf_r+0x1d8>
 80052be:	4b24      	ldr	r3, [pc, #144]	; (8005350 <_svfiprintf_r+0x1f8>)
 80052c0:	bb1b      	cbnz	r3, 800530a <_svfiprintf_r+0x1b2>
 80052c2:	9b03      	ldr	r3, [sp, #12]
 80052c4:	3307      	adds	r3, #7
 80052c6:	f023 0307 	bic.w	r3, r3, #7
 80052ca:	3308      	adds	r3, #8
 80052cc:	9303      	str	r3, [sp, #12]
 80052ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d0:	4433      	add	r3, r6
 80052d2:	9309      	str	r3, [sp, #36]	; 0x24
 80052d4:	e767      	b.n	80051a6 <_svfiprintf_r+0x4e>
 80052d6:	460c      	mov	r4, r1
 80052d8:	2001      	movs	r0, #1
 80052da:	fb0c 3202 	mla	r2, ip, r2, r3
 80052de:	e7a5      	b.n	800522c <_svfiprintf_r+0xd4>
 80052e0:	2300      	movs	r3, #0
 80052e2:	f04f 0c0a 	mov.w	ip, #10
 80052e6:	4619      	mov	r1, r3
 80052e8:	3401      	adds	r4, #1
 80052ea:	9305      	str	r3, [sp, #20]
 80052ec:	4620      	mov	r0, r4
 80052ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052f2:	3a30      	subs	r2, #48	; 0x30
 80052f4:	2a09      	cmp	r2, #9
 80052f6:	d903      	bls.n	8005300 <_svfiprintf_r+0x1a8>
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0c5      	beq.n	8005288 <_svfiprintf_r+0x130>
 80052fc:	9105      	str	r1, [sp, #20]
 80052fe:	e7c3      	b.n	8005288 <_svfiprintf_r+0x130>
 8005300:	4604      	mov	r4, r0
 8005302:	2301      	movs	r3, #1
 8005304:	fb0c 2101 	mla	r1, ip, r1, r2
 8005308:	e7f0      	b.n	80052ec <_svfiprintf_r+0x194>
 800530a:	ab03      	add	r3, sp, #12
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	462a      	mov	r2, r5
 8005310:	4638      	mov	r0, r7
 8005312:	4b10      	ldr	r3, [pc, #64]	; (8005354 <_svfiprintf_r+0x1fc>)
 8005314:	a904      	add	r1, sp, #16
 8005316:	f3af 8000 	nop.w
 800531a:	1c42      	adds	r2, r0, #1
 800531c:	4606      	mov	r6, r0
 800531e:	d1d6      	bne.n	80052ce <_svfiprintf_r+0x176>
 8005320:	89ab      	ldrh	r3, [r5, #12]
 8005322:	065b      	lsls	r3, r3, #25
 8005324:	f53f af2c 	bmi.w	8005180 <_svfiprintf_r+0x28>
 8005328:	9809      	ldr	r0, [sp, #36]	; 0x24
 800532a:	b01d      	add	sp, #116	; 0x74
 800532c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005330:	ab03      	add	r3, sp, #12
 8005332:	9300      	str	r3, [sp, #0]
 8005334:	462a      	mov	r2, r5
 8005336:	4638      	mov	r0, r7
 8005338:	4b06      	ldr	r3, [pc, #24]	; (8005354 <_svfiprintf_r+0x1fc>)
 800533a:	a904      	add	r1, sp, #16
 800533c:	f000 f87c 	bl	8005438 <_printf_i>
 8005340:	e7eb      	b.n	800531a <_svfiprintf_r+0x1c2>
 8005342:	bf00      	nop
 8005344:	08005ae6 	.word	0x08005ae6
 8005348:	08005aec 	.word	0x08005aec
 800534c:	08005af0 	.word	0x08005af0
 8005350:	00000000 	.word	0x00000000
 8005354:	080050a1 	.word	0x080050a1

08005358 <_printf_common>:
 8005358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800535c:	4616      	mov	r6, r2
 800535e:	4699      	mov	r9, r3
 8005360:	688a      	ldr	r2, [r1, #8]
 8005362:	690b      	ldr	r3, [r1, #16]
 8005364:	4607      	mov	r7, r0
 8005366:	4293      	cmp	r3, r2
 8005368:	bfb8      	it	lt
 800536a:	4613      	movlt	r3, r2
 800536c:	6033      	str	r3, [r6, #0]
 800536e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005372:	460c      	mov	r4, r1
 8005374:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005378:	b10a      	cbz	r2, 800537e <_printf_common+0x26>
 800537a:	3301      	adds	r3, #1
 800537c:	6033      	str	r3, [r6, #0]
 800537e:	6823      	ldr	r3, [r4, #0]
 8005380:	0699      	lsls	r1, r3, #26
 8005382:	bf42      	ittt	mi
 8005384:	6833      	ldrmi	r3, [r6, #0]
 8005386:	3302      	addmi	r3, #2
 8005388:	6033      	strmi	r3, [r6, #0]
 800538a:	6825      	ldr	r5, [r4, #0]
 800538c:	f015 0506 	ands.w	r5, r5, #6
 8005390:	d106      	bne.n	80053a0 <_printf_common+0x48>
 8005392:	f104 0a19 	add.w	sl, r4, #25
 8005396:	68e3      	ldr	r3, [r4, #12]
 8005398:	6832      	ldr	r2, [r6, #0]
 800539a:	1a9b      	subs	r3, r3, r2
 800539c:	42ab      	cmp	r3, r5
 800539e:	dc28      	bgt.n	80053f2 <_printf_common+0x9a>
 80053a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80053a4:	1e13      	subs	r3, r2, #0
 80053a6:	6822      	ldr	r2, [r4, #0]
 80053a8:	bf18      	it	ne
 80053aa:	2301      	movne	r3, #1
 80053ac:	0692      	lsls	r2, r2, #26
 80053ae:	d42d      	bmi.n	800540c <_printf_common+0xb4>
 80053b0:	4649      	mov	r1, r9
 80053b2:	4638      	mov	r0, r7
 80053b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053b8:	47c0      	blx	r8
 80053ba:	3001      	adds	r0, #1
 80053bc:	d020      	beq.n	8005400 <_printf_common+0xa8>
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	68e5      	ldr	r5, [r4, #12]
 80053c2:	f003 0306 	and.w	r3, r3, #6
 80053c6:	2b04      	cmp	r3, #4
 80053c8:	bf18      	it	ne
 80053ca:	2500      	movne	r5, #0
 80053cc:	6832      	ldr	r2, [r6, #0]
 80053ce:	f04f 0600 	mov.w	r6, #0
 80053d2:	68a3      	ldr	r3, [r4, #8]
 80053d4:	bf08      	it	eq
 80053d6:	1aad      	subeq	r5, r5, r2
 80053d8:	6922      	ldr	r2, [r4, #16]
 80053da:	bf08      	it	eq
 80053dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053e0:	4293      	cmp	r3, r2
 80053e2:	bfc4      	itt	gt
 80053e4:	1a9b      	subgt	r3, r3, r2
 80053e6:	18ed      	addgt	r5, r5, r3
 80053e8:	341a      	adds	r4, #26
 80053ea:	42b5      	cmp	r5, r6
 80053ec:	d11a      	bne.n	8005424 <_printf_common+0xcc>
 80053ee:	2000      	movs	r0, #0
 80053f0:	e008      	b.n	8005404 <_printf_common+0xac>
 80053f2:	2301      	movs	r3, #1
 80053f4:	4652      	mov	r2, sl
 80053f6:	4649      	mov	r1, r9
 80053f8:	4638      	mov	r0, r7
 80053fa:	47c0      	blx	r8
 80053fc:	3001      	adds	r0, #1
 80053fe:	d103      	bne.n	8005408 <_printf_common+0xb0>
 8005400:	f04f 30ff 	mov.w	r0, #4294967295
 8005404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005408:	3501      	adds	r5, #1
 800540a:	e7c4      	b.n	8005396 <_printf_common+0x3e>
 800540c:	2030      	movs	r0, #48	; 0x30
 800540e:	18e1      	adds	r1, r4, r3
 8005410:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005414:	1c5a      	adds	r2, r3, #1
 8005416:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800541a:	4422      	add	r2, r4
 800541c:	3302      	adds	r3, #2
 800541e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005422:	e7c5      	b.n	80053b0 <_printf_common+0x58>
 8005424:	2301      	movs	r3, #1
 8005426:	4622      	mov	r2, r4
 8005428:	4649      	mov	r1, r9
 800542a:	4638      	mov	r0, r7
 800542c:	47c0      	blx	r8
 800542e:	3001      	adds	r0, #1
 8005430:	d0e6      	beq.n	8005400 <_printf_common+0xa8>
 8005432:	3601      	adds	r6, #1
 8005434:	e7d9      	b.n	80053ea <_printf_common+0x92>
	...

08005438 <_printf_i>:
 8005438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800543c:	7e0f      	ldrb	r7, [r1, #24]
 800543e:	4691      	mov	r9, r2
 8005440:	2f78      	cmp	r7, #120	; 0x78
 8005442:	4680      	mov	r8, r0
 8005444:	460c      	mov	r4, r1
 8005446:	469a      	mov	sl, r3
 8005448:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800544a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800544e:	d807      	bhi.n	8005460 <_printf_i+0x28>
 8005450:	2f62      	cmp	r7, #98	; 0x62
 8005452:	d80a      	bhi.n	800546a <_printf_i+0x32>
 8005454:	2f00      	cmp	r7, #0
 8005456:	f000 80d9 	beq.w	800560c <_printf_i+0x1d4>
 800545a:	2f58      	cmp	r7, #88	; 0x58
 800545c:	f000 80a4 	beq.w	80055a8 <_printf_i+0x170>
 8005460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005464:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005468:	e03a      	b.n	80054e0 <_printf_i+0xa8>
 800546a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800546e:	2b15      	cmp	r3, #21
 8005470:	d8f6      	bhi.n	8005460 <_printf_i+0x28>
 8005472:	a101      	add	r1, pc, #4	; (adr r1, 8005478 <_printf_i+0x40>)
 8005474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005478:	080054d1 	.word	0x080054d1
 800547c:	080054e5 	.word	0x080054e5
 8005480:	08005461 	.word	0x08005461
 8005484:	08005461 	.word	0x08005461
 8005488:	08005461 	.word	0x08005461
 800548c:	08005461 	.word	0x08005461
 8005490:	080054e5 	.word	0x080054e5
 8005494:	08005461 	.word	0x08005461
 8005498:	08005461 	.word	0x08005461
 800549c:	08005461 	.word	0x08005461
 80054a0:	08005461 	.word	0x08005461
 80054a4:	080055f3 	.word	0x080055f3
 80054a8:	08005515 	.word	0x08005515
 80054ac:	080055d5 	.word	0x080055d5
 80054b0:	08005461 	.word	0x08005461
 80054b4:	08005461 	.word	0x08005461
 80054b8:	08005615 	.word	0x08005615
 80054bc:	08005461 	.word	0x08005461
 80054c0:	08005515 	.word	0x08005515
 80054c4:	08005461 	.word	0x08005461
 80054c8:	08005461 	.word	0x08005461
 80054cc:	080055dd 	.word	0x080055dd
 80054d0:	682b      	ldr	r3, [r5, #0]
 80054d2:	1d1a      	adds	r2, r3, #4
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	602a      	str	r2, [r5, #0]
 80054d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054e0:	2301      	movs	r3, #1
 80054e2:	e0a4      	b.n	800562e <_printf_i+0x1f6>
 80054e4:	6820      	ldr	r0, [r4, #0]
 80054e6:	6829      	ldr	r1, [r5, #0]
 80054e8:	0606      	lsls	r6, r0, #24
 80054ea:	f101 0304 	add.w	r3, r1, #4
 80054ee:	d50a      	bpl.n	8005506 <_printf_i+0xce>
 80054f0:	680e      	ldr	r6, [r1, #0]
 80054f2:	602b      	str	r3, [r5, #0]
 80054f4:	2e00      	cmp	r6, #0
 80054f6:	da03      	bge.n	8005500 <_printf_i+0xc8>
 80054f8:	232d      	movs	r3, #45	; 0x2d
 80054fa:	4276      	negs	r6, r6
 80054fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005500:	230a      	movs	r3, #10
 8005502:	485e      	ldr	r0, [pc, #376]	; (800567c <_printf_i+0x244>)
 8005504:	e019      	b.n	800553a <_printf_i+0x102>
 8005506:	680e      	ldr	r6, [r1, #0]
 8005508:	f010 0f40 	tst.w	r0, #64	; 0x40
 800550c:	602b      	str	r3, [r5, #0]
 800550e:	bf18      	it	ne
 8005510:	b236      	sxthne	r6, r6
 8005512:	e7ef      	b.n	80054f4 <_printf_i+0xbc>
 8005514:	682b      	ldr	r3, [r5, #0]
 8005516:	6820      	ldr	r0, [r4, #0]
 8005518:	1d19      	adds	r1, r3, #4
 800551a:	6029      	str	r1, [r5, #0]
 800551c:	0601      	lsls	r1, r0, #24
 800551e:	d501      	bpl.n	8005524 <_printf_i+0xec>
 8005520:	681e      	ldr	r6, [r3, #0]
 8005522:	e002      	b.n	800552a <_printf_i+0xf2>
 8005524:	0646      	lsls	r6, r0, #25
 8005526:	d5fb      	bpl.n	8005520 <_printf_i+0xe8>
 8005528:	881e      	ldrh	r6, [r3, #0]
 800552a:	2f6f      	cmp	r7, #111	; 0x6f
 800552c:	bf0c      	ite	eq
 800552e:	2308      	moveq	r3, #8
 8005530:	230a      	movne	r3, #10
 8005532:	4852      	ldr	r0, [pc, #328]	; (800567c <_printf_i+0x244>)
 8005534:	2100      	movs	r1, #0
 8005536:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800553a:	6865      	ldr	r5, [r4, #4]
 800553c:	2d00      	cmp	r5, #0
 800553e:	bfa8      	it	ge
 8005540:	6821      	ldrge	r1, [r4, #0]
 8005542:	60a5      	str	r5, [r4, #8]
 8005544:	bfa4      	itt	ge
 8005546:	f021 0104 	bicge.w	r1, r1, #4
 800554a:	6021      	strge	r1, [r4, #0]
 800554c:	b90e      	cbnz	r6, 8005552 <_printf_i+0x11a>
 800554e:	2d00      	cmp	r5, #0
 8005550:	d04d      	beq.n	80055ee <_printf_i+0x1b6>
 8005552:	4615      	mov	r5, r2
 8005554:	fbb6 f1f3 	udiv	r1, r6, r3
 8005558:	fb03 6711 	mls	r7, r3, r1, r6
 800555c:	5dc7      	ldrb	r7, [r0, r7]
 800555e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005562:	4637      	mov	r7, r6
 8005564:	42bb      	cmp	r3, r7
 8005566:	460e      	mov	r6, r1
 8005568:	d9f4      	bls.n	8005554 <_printf_i+0x11c>
 800556a:	2b08      	cmp	r3, #8
 800556c:	d10b      	bne.n	8005586 <_printf_i+0x14e>
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	07de      	lsls	r6, r3, #31
 8005572:	d508      	bpl.n	8005586 <_printf_i+0x14e>
 8005574:	6923      	ldr	r3, [r4, #16]
 8005576:	6861      	ldr	r1, [r4, #4]
 8005578:	4299      	cmp	r1, r3
 800557a:	bfde      	ittt	le
 800557c:	2330      	movle	r3, #48	; 0x30
 800557e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005582:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005586:	1b52      	subs	r2, r2, r5
 8005588:	6122      	str	r2, [r4, #16]
 800558a:	464b      	mov	r3, r9
 800558c:	4621      	mov	r1, r4
 800558e:	4640      	mov	r0, r8
 8005590:	f8cd a000 	str.w	sl, [sp]
 8005594:	aa03      	add	r2, sp, #12
 8005596:	f7ff fedf 	bl	8005358 <_printf_common>
 800559a:	3001      	adds	r0, #1
 800559c:	d14c      	bne.n	8005638 <_printf_i+0x200>
 800559e:	f04f 30ff 	mov.w	r0, #4294967295
 80055a2:	b004      	add	sp, #16
 80055a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055a8:	4834      	ldr	r0, [pc, #208]	; (800567c <_printf_i+0x244>)
 80055aa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80055ae:	6829      	ldr	r1, [r5, #0]
 80055b0:	6823      	ldr	r3, [r4, #0]
 80055b2:	f851 6b04 	ldr.w	r6, [r1], #4
 80055b6:	6029      	str	r1, [r5, #0]
 80055b8:	061d      	lsls	r5, r3, #24
 80055ba:	d514      	bpl.n	80055e6 <_printf_i+0x1ae>
 80055bc:	07df      	lsls	r7, r3, #31
 80055be:	bf44      	itt	mi
 80055c0:	f043 0320 	orrmi.w	r3, r3, #32
 80055c4:	6023      	strmi	r3, [r4, #0]
 80055c6:	b91e      	cbnz	r6, 80055d0 <_printf_i+0x198>
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	f023 0320 	bic.w	r3, r3, #32
 80055ce:	6023      	str	r3, [r4, #0]
 80055d0:	2310      	movs	r3, #16
 80055d2:	e7af      	b.n	8005534 <_printf_i+0xfc>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	f043 0320 	orr.w	r3, r3, #32
 80055da:	6023      	str	r3, [r4, #0]
 80055dc:	2378      	movs	r3, #120	; 0x78
 80055de:	4828      	ldr	r0, [pc, #160]	; (8005680 <_printf_i+0x248>)
 80055e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80055e4:	e7e3      	b.n	80055ae <_printf_i+0x176>
 80055e6:	0659      	lsls	r1, r3, #25
 80055e8:	bf48      	it	mi
 80055ea:	b2b6      	uxthmi	r6, r6
 80055ec:	e7e6      	b.n	80055bc <_printf_i+0x184>
 80055ee:	4615      	mov	r5, r2
 80055f0:	e7bb      	b.n	800556a <_printf_i+0x132>
 80055f2:	682b      	ldr	r3, [r5, #0]
 80055f4:	6826      	ldr	r6, [r4, #0]
 80055f6:	1d18      	adds	r0, r3, #4
 80055f8:	6961      	ldr	r1, [r4, #20]
 80055fa:	6028      	str	r0, [r5, #0]
 80055fc:	0635      	lsls	r5, r6, #24
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	d501      	bpl.n	8005606 <_printf_i+0x1ce>
 8005602:	6019      	str	r1, [r3, #0]
 8005604:	e002      	b.n	800560c <_printf_i+0x1d4>
 8005606:	0670      	lsls	r0, r6, #25
 8005608:	d5fb      	bpl.n	8005602 <_printf_i+0x1ca>
 800560a:	8019      	strh	r1, [r3, #0]
 800560c:	2300      	movs	r3, #0
 800560e:	4615      	mov	r5, r2
 8005610:	6123      	str	r3, [r4, #16]
 8005612:	e7ba      	b.n	800558a <_printf_i+0x152>
 8005614:	682b      	ldr	r3, [r5, #0]
 8005616:	2100      	movs	r1, #0
 8005618:	1d1a      	adds	r2, r3, #4
 800561a:	602a      	str	r2, [r5, #0]
 800561c:	681d      	ldr	r5, [r3, #0]
 800561e:	6862      	ldr	r2, [r4, #4]
 8005620:	4628      	mov	r0, r5
 8005622:	f000 f82f 	bl	8005684 <memchr>
 8005626:	b108      	cbz	r0, 800562c <_printf_i+0x1f4>
 8005628:	1b40      	subs	r0, r0, r5
 800562a:	6060      	str	r0, [r4, #4]
 800562c:	6863      	ldr	r3, [r4, #4]
 800562e:	6123      	str	r3, [r4, #16]
 8005630:	2300      	movs	r3, #0
 8005632:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005636:	e7a8      	b.n	800558a <_printf_i+0x152>
 8005638:	462a      	mov	r2, r5
 800563a:	4649      	mov	r1, r9
 800563c:	4640      	mov	r0, r8
 800563e:	6923      	ldr	r3, [r4, #16]
 8005640:	47d0      	blx	sl
 8005642:	3001      	adds	r0, #1
 8005644:	d0ab      	beq.n	800559e <_printf_i+0x166>
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	079b      	lsls	r3, r3, #30
 800564a:	d413      	bmi.n	8005674 <_printf_i+0x23c>
 800564c:	68e0      	ldr	r0, [r4, #12]
 800564e:	9b03      	ldr	r3, [sp, #12]
 8005650:	4298      	cmp	r0, r3
 8005652:	bfb8      	it	lt
 8005654:	4618      	movlt	r0, r3
 8005656:	e7a4      	b.n	80055a2 <_printf_i+0x16a>
 8005658:	2301      	movs	r3, #1
 800565a:	4632      	mov	r2, r6
 800565c:	4649      	mov	r1, r9
 800565e:	4640      	mov	r0, r8
 8005660:	47d0      	blx	sl
 8005662:	3001      	adds	r0, #1
 8005664:	d09b      	beq.n	800559e <_printf_i+0x166>
 8005666:	3501      	adds	r5, #1
 8005668:	68e3      	ldr	r3, [r4, #12]
 800566a:	9903      	ldr	r1, [sp, #12]
 800566c:	1a5b      	subs	r3, r3, r1
 800566e:	42ab      	cmp	r3, r5
 8005670:	dcf2      	bgt.n	8005658 <_printf_i+0x220>
 8005672:	e7eb      	b.n	800564c <_printf_i+0x214>
 8005674:	2500      	movs	r5, #0
 8005676:	f104 0619 	add.w	r6, r4, #25
 800567a:	e7f5      	b.n	8005668 <_printf_i+0x230>
 800567c:	08005af7 	.word	0x08005af7
 8005680:	08005b08 	.word	0x08005b08

08005684 <memchr>:
 8005684:	4603      	mov	r3, r0
 8005686:	b510      	push	{r4, lr}
 8005688:	b2c9      	uxtb	r1, r1
 800568a:	4402      	add	r2, r0
 800568c:	4293      	cmp	r3, r2
 800568e:	4618      	mov	r0, r3
 8005690:	d101      	bne.n	8005696 <memchr+0x12>
 8005692:	2000      	movs	r0, #0
 8005694:	e003      	b.n	800569e <memchr+0x1a>
 8005696:	7804      	ldrb	r4, [r0, #0]
 8005698:	3301      	adds	r3, #1
 800569a:	428c      	cmp	r4, r1
 800569c:	d1f6      	bne.n	800568c <memchr+0x8>
 800569e:	bd10      	pop	{r4, pc}

080056a0 <memcpy>:
 80056a0:	440a      	add	r2, r1
 80056a2:	4291      	cmp	r1, r2
 80056a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80056a8:	d100      	bne.n	80056ac <memcpy+0xc>
 80056aa:	4770      	bx	lr
 80056ac:	b510      	push	{r4, lr}
 80056ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056b2:	4291      	cmp	r1, r2
 80056b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056b8:	d1f9      	bne.n	80056ae <memcpy+0xe>
 80056ba:	bd10      	pop	{r4, pc}

080056bc <memmove>:
 80056bc:	4288      	cmp	r0, r1
 80056be:	b510      	push	{r4, lr}
 80056c0:	eb01 0402 	add.w	r4, r1, r2
 80056c4:	d902      	bls.n	80056cc <memmove+0x10>
 80056c6:	4284      	cmp	r4, r0
 80056c8:	4623      	mov	r3, r4
 80056ca:	d807      	bhi.n	80056dc <memmove+0x20>
 80056cc:	1e43      	subs	r3, r0, #1
 80056ce:	42a1      	cmp	r1, r4
 80056d0:	d008      	beq.n	80056e4 <memmove+0x28>
 80056d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056da:	e7f8      	b.n	80056ce <memmove+0x12>
 80056dc:	4601      	mov	r1, r0
 80056de:	4402      	add	r2, r0
 80056e0:	428a      	cmp	r2, r1
 80056e2:	d100      	bne.n	80056e6 <memmove+0x2a>
 80056e4:	bd10      	pop	{r4, pc}
 80056e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056ee:	e7f7      	b.n	80056e0 <memmove+0x24>

080056f0 <_free_r>:
 80056f0:	b538      	push	{r3, r4, r5, lr}
 80056f2:	4605      	mov	r5, r0
 80056f4:	2900      	cmp	r1, #0
 80056f6:	d040      	beq.n	800577a <_free_r+0x8a>
 80056f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056fc:	1f0c      	subs	r4, r1, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	bfb8      	it	lt
 8005702:	18e4      	addlt	r4, r4, r3
 8005704:	f000 f910 	bl	8005928 <__malloc_lock>
 8005708:	4a1c      	ldr	r2, [pc, #112]	; (800577c <_free_r+0x8c>)
 800570a:	6813      	ldr	r3, [r2, #0]
 800570c:	b933      	cbnz	r3, 800571c <_free_r+0x2c>
 800570e:	6063      	str	r3, [r4, #4]
 8005710:	6014      	str	r4, [r2, #0]
 8005712:	4628      	mov	r0, r5
 8005714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005718:	f000 b90c 	b.w	8005934 <__malloc_unlock>
 800571c:	42a3      	cmp	r3, r4
 800571e:	d908      	bls.n	8005732 <_free_r+0x42>
 8005720:	6820      	ldr	r0, [r4, #0]
 8005722:	1821      	adds	r1, r4, r0
 8005724:	428b      	cmp	r3, r1
 8005726:	bf01      	itttt	eq
 8005728:	6819      	ldreq	r1, [r3, #0]
 800572a:	685b      	ldreq	r3, [r3, #4]
 800572c:	1809      	addeq	r1, r1, r0
 800572e:	6021      	streq	r1, [r4, #0]
 8005730:	e7ed      	b.n	800570e <_free_r+0x1e>
 8005732:	461a      	mov	r2, r3
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	b10b      	cbz	r3, 800573c <_free_r+0x4c>
 8005738:	42a3      	cmp	r3, r4
 800573a:	d9fa      	bls.n	8005732 <_free_r+0x42>
 800573c:	6811      	ldr	r1, [r2, #0]
 800573e:	1850      	adds	r0, r2, r1
 8005740:	42a0      	cmp	r0, r4
 8005742:	d10b      	bne.n	800575c <_free_r+0x6c>
 8005744:	6820      	ldr	r0, [r4, #0]
 8005746:	4401      	add	r1, r0
 8005748:	1850      	adds	r0, r2, r1
 800574a:	4283      	cmp	r3, r0
 800574c:	6011      	str	r1, [r2, #0]
 800574e:	d1e0      	bne.n	8005712 <_free_r+0x22>
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	4401      	add	r1, r0
 8005756:	6011      	str	r1, [r2, #0]
 8005758:	6053      	str	r3, [r2, #4]
 800575a:	e7da      	b.n	8005712 <_free_r+0x22>
 800575c:	d902      	bls.n	8005764 <_free_r+0x74>
 800575e:	230c      	movs	r3, #12
 8005760:	602b      	str	r3, [r5, #0]
 8005762:	e7d6      	b.n	8005712 <_free_r+0x22>
 8005764:	6820      	ldr	r0, [r4, #0]
 8005766:	1821      	adds	r1, r4, r0
 8005768:	428b      	cmp	r3, r1
 800576a:	bf01      	itttt	eq
 800576c:	6819      	ldreq	r1, [r3, #0]
 800576e:	685b      	ldreq	r3, [r3, #4]
 8005770:	1809      	addeq	r1, r1, r0
 8005772:	6021      	streq	r1, [r4, #0]
 8005774:	6063      	str	r3, [r4, #4]
 8005776:	6054      	str	r4, [r2, #4]
 8005778:	e7cb      	b.n	8005712 <_free_r+0x22>
 800577a:	bd38      	pop	{r3, r4, r5, pc}
 800577c:	20000634 	.word	0x20000634

08005780 <sbrk_aligned>:
 8005780:	b570      	push	{r4, r5, r6, lr}
 8005782:	4e0e      	ldr	r6, [pc, #56]	; (80057bc <sbrk_aligned+0x3c>)
 8005784:	460c      	mov	r4, r1
 8005786:	6831      	ldr	r1, [r6, #0]
 8005788:	4605      	mov	r5, r0
 800578a:	b911      	cbnz	r1, 8005792 <sbrk_aligned+0x12>
 800578c:	f000 f8bc 	bl	8005908 <_sbrk_r>
 8005790:	6030      	str	r0, [r6, #0]
 8005792:	4621      	mov	r1, r4
 8005794:	4628      	mov	r0, r5
 8005796:	f000 f8b7 	bl	8005908 <_sbrk_r>
 800579a:	1c43      	adds	r3, r0, #1
 800579c:	d00a      	beq.n	80057b4 <sbrk_aligned+0x34>
 800579e:	1cc4      	adds	r4, r0, #3
 80057a0:	f024 0403 	bic.w	r4, r4, #3
 80057a4:	42a0      	cmp	r0, r4
 80057a6:	d007      	beq.n	80057b8 <sbrk_aligned+0x38>
 80057a8:	1a21      	subs	r1, r4, r0
 80057aa:	4628      	mov	r0, r5
 80057ac:	f000 f8ac 	bl	8005908 <_sbrk_r>
 80057b0:	3001      	adds	r0, #1
 80057b2:	d101      	bne.n	80057b8 <sbrk_aligned+0x38>
 80057b4:	f04f 34ff 	mov.w	r4, #4294967295
 80057b8:	4620      	mov	r0, r4
 80057ba:	bd70      	pop	{r4, r5, r6, pc}
 80057bc:	20000638 	.word	0x20000638

080057c0 <_malloc_r>:
 80057c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057c4:	1ccd      	adds	r5, r1, #3
 80057c6:	f025 0503 	bic.w	r5, r5, #3
 80057ca:	3508      	adds	r5, #8
 80057cc:	2d0c      	cmp	r5, #12
 80057ce:	bf38      	it	cc
 80057d0:	250c      	movcc	r5, #12
 80057d2:	2d00      	cmp	r5, #0
 80057d4:	4607      	mov	r7, r0
 80057d6:	db01      	blt.n	80057dc <_malloc_r+0x1c>
 80057d8:	42a9      	cmp	r1, r5
 80057da:	d905      	bls.n	80057e8 <_malloc_r+0x28>
 80057dc:	230c      	movs	r3, #12
 80057de:	2600      	movs	r6, #0
 80057e0:	603b      	str	r3, [r7, #0]
 80057e2:	4630      	mov	r0, r6
 80057e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057e8:	4e2e      	ldr	r6, [pc, #184]	; (80058a4 <_malloc_r+0xe4>)
 80057ea:	f000 f89d 	bl	8005928 <__malloc_lock>
 80057ee:	6833      	ldr	r3, [r6, #0]
 80057f0:	461c      	mov	r4, r3
 80057f2:	bb34      	cbnz	r4, 8005842 <_malloc_r+0x82>
 80057f4:	4629      	mov	r1, r5
 80057f6:	4638      	mov	r0, r7
 80057f8:	f7ff ffc2 	bl	8005780 <sbrk_aligned>
 80057fc:	1c43      	adds	r3, r0, #1
 80057fe:	4604      	mov	r4, r0
 8005800:	d14d      	bne.n	800589e <_malloc_r+0xde>
 8005802:	6834      	ldr	r4, [r6, #0]
 8005804:	4626      	mov	r6, r4
 8005806:	2e00      	cmp	r6, #0
 8005808:	d140      	bne.n	800588c <_malloc_r+0xcc>
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	4631      	mov	r1, r6
 800580e:	4638      	mov	r0, r7
 8005810:	eb04 0803 	add.w	r8, r4, r3
 8005814:	f000 f878 	bl	8005908 <_sbrk_r>
 8005818:	4580      	cmp	r8, r0
 800581a:	d13a      	bne.n	8005892 <_malloc_r+0xd2>
 800581c:	6821      	ldr	r1, [r4, #0]
 800581e:	3503      	adds	r5, #3
 8005820:	1a6d      	subs	r5, r5, r1
 8005822:	f025 0503 	bic.w	r5, r5, #3
 8005826:	3508      	adds	r5, #8
 8005828:	2d0c      	cmp	r5, #12
 800582a:	bf38      	it	cc
 800582c:	250c      	movcc	r5, #12
 800582e:	4638      	mov	r0, r7
 8005830:	4629      	mov	r1, r5
 8005832:	f7ff ffa5 	bl	8005780 <sbrk_aligned>
 8005836:	3001      	adds	r0, #1
 8005838:	d02b      	beq.n	8005892 <_malloc_r+0xd2>
 800583a:	6823      	ldr	r3, [r4, #0]
 800583c:	442b      	add	r3, r5
 800583e:	6023      	str	r3, [r4, #0]
 8005840:	e00e      	b.n	8005860 <_malloc_r+0xa0>
 8005842:	6822      	ldr	r2, [r4, #0]
 8005844:	1b52      	subs	r2, r2, r5
 8005846:	d41e      	bmi.n	8005886 <_malloc_r+0xc6>
 8005848:	2a0b      	cmp	r2, #11
 800584a:	d916      	bls.n	800587a <_malloc_r+0xba>
 800584c:	1961      	adds	r1, r4, r5
 800584e:	42a3      	cmp	r3, r4
 8005850:	6025      	str	r5, [r4, #0]
 8005852:	bf18      	it	ne
 8005854:	6059      	strne	r1, [r3, #4]
 8005856:	6863      	ldr	r3, [r4, #4]
 8005858:	bf08      	it	eq
 800585a:	6031      	streq	r1, [r6, #0]
 800585c:	5162      	str	r2, [r4, r5]
 800585e:	604b      	str	r3, [r1, #4]
 8005860:	4638      	mov	r0, r7
 8005862:	f104 060b 	add.w	r6, r4, #11
 8005866:	f000 f865 	bl	8005934 <__malloc_unlock>
 800586a:	f026 0607 	bic.w	r6, r6, #7
 800586e:	1d23      	adds	r3, r4, #4
 8005870:	1af2      	subs	r2, r6, r3
 8005872:	d0b6      	beq.n	80057e2 <_malloc_r+0x22>
 8005874:	1b9b      	subs	r3, r3, r6
 8005876:	50a3      	str	r3, [r4, r2]
 8005878:	e7b3      	b.n	80057e2 <_malloc_r+0x22>
 800587a:	6862      	ldr	r2, [r4, #4]
 800587c:	42a3      	cmp	r3, r4
 800587e:	bf0c      	ite	eq
 8005880:	6032      	streq	r2, [r6, #0]
 8005882:	605a      	strne	r2, [r3, #4]
 8005884:	e7ec      	b.n	8005860 <_malloc_r+0xa0>
 8005886:	4623      	mov	r3, r4
 8005888:	6864      	ldr	r4, [r4, #4]
 800588a:	e7b2      	b.n	80057f2 <_malloc_r+0x32>
 800588c:	4634      	mov	r4, r6
 800588e:	6876      	ldr	r6, [r6, #4]
 8005890:	e7b9      	b.n	8005806 <_malloc_r+0x46>
 8005892:	230c      	movs	r3, #12
 8005894:	4638      	mov	r0, r7
 8005896:	603b      	str	r3, [r7, #0]
 8005898:	f000 f84c 	bl	8005934 <__malloc_unlock>
 800589c:	e7a1      	b.n	80057e2 <_malloc_r+0x22>
 800589e:	6025      	str	r5, [r4, #0]
 80058a0:	e7de      	b.n	8005860 <_malloc_r+0xa0>
 80058a2:	bf00      	nop
 80058a4:	20000634 	.word	0x20000634

080058a8 <_realloc_r>:
 80058a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ac:	4680      	mov	r8, r0
 80058ae:	4614      	mov	r4, r2
 80058b0:	460e      	mov	r6, r1
 80058b2:	b921      	cbnz	r1, 80058be <_realloc_r+0x16>
 80058b4:	4611      	mov	r1, r2
 80058b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058ba:	f7ff bf81 	b.w	80057c0 <_malloc_r>
 80058be:	b92a      	cbnz	r2, 80058cc <_realloc_r+0x24>
 80058c0:	f7ff ff16 	bl	80056f0 <_free_r>
 80058c4:	4625      	mov	r5, r4
 80058c6:	4628      	mov	r0, r5
 80058c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058cc:	f000 f838 	bl	8005940 <_malloc_usable_size_r>
 80058d0:	4284      	cmp	r4, r0
 80058d2:	4607      	mov	r7, r0
 80058d4:	d802      	bhi.n	80058dc <_realloc_r+0x34>
 80058d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058da:	d812      	bhi.n	8005902 <_realloc_r+0x5a>
 80058dc:	4621      	mov	r1, r4
 80058de:	4640      	mov	r0, r8
 80058e0:	f7ff ff6e 	bl	80057c0 <_malloc_r>
 80058e4:	4605      	mov	r5, r0
 80058e6:	2800      	cmp	r0, #0
 80058e8:	d0ed      	beq.n	80058c6 <_realloc_r+0x1e>
 80058ea:	42bc      	cmp	r4, r7
 80058ec:	4622      	mov	r2, r4
 80058ee:	4631      	mov	r1, r6
 80058f0:	bf28      	it	cs
 80058f2:	463a      	movcs	r2, r7
 80058f4:	f7ff fed4 	bl	80056a0 <memcpy>
 80058f8:	4631      	mov	r1, r6
 80058fa:	4640      	mov	r0, r8
 80058fc:	f7ff fef8 	bl	80056f0 <_free_r>
 8005900:	e7e1      	b.n	80058c6 <_realloc_r+0x1e>
 8005902:	4635      	mov	r5, r6
 8005904:	e7df      	b.n	80058c6 <_realloc_r+0x1e>
	...

08005908 <_sbrk_r>:
 8005908:	b538      	push	{r3, r4, r5, lr}
 800590a:	2300      	movs	r3, #0
 800590c:	4d05      	ldr	r5, [pc, #20]	; (8005924 <_sbrk_r+0x1c>)
 800590e:	4604      	mov	r4, r0
 8005910:	4608      	mov	r0, r1
 8005912:	602b      	str	r3, [r5, #0]
 8005914:	f7fc fe60 	bl	80025d8 <_sbrk>
 8005918:	1c43      	adds	r3, r0, #1
 800591a:	d102      	bne.n	8005922 <_sbrk_r+0x1a>
 800591c:	682b      	ldr	r3, [r5, #0]
 800591e:	b103      	cbz	r3, 8005922 <_sbrk_r+0x1a>
 8005920:	6023      	str	r3, [r4, #0]
 8005922:	bd38      	pop	{r3, r4, r5, pc}
 8005924:	2000063c 	.word	0x2000063c

08005928 <__malloc_lock>:
 8005928:	4801      	ldr	r0, [pc, #4]	; (8005930 <__malloc_lock+0x8>)
 800592a:	f000 b811 	b.w	8005950 <__retarget_lock_acquire_recursive>
 800592e:	bf00      	nop
 8005930:	20000640 	.word	0x20000640

08005934 <__malloc_unlock>:
 8005934:	4801      	ldr	r0, [pc, #4]	; (800593c <__malloc_unlock+0x8>)
 8005936:	f000 b80c 	b.w	8005952 <__retarget_lock_release_recursive>
 800593a:	bf00      	nop
 800593c:	20000640 	.word	0x20000640

08005940 <_malloc_usable_size_r>:
 8005940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005944:	1f18      	subs	r0, r3, #4
 8005946:	2b00      	cmp	r3, #0
 8005948:	bfbc      	itt	lt
 800594a:	580b      	ldrlt	r3, [r1, r0]
 800594c:	18c0      	addlt	r0, r0, r3
 800594e:	4770      	bx	lr

08005950 <__retarget_lock_acquire_recursive>:
 8005950:	4770      	bx	lr

08005952 <__retarget_lock_release_recursive>:
 8005952:	4770      	bx	lr

08005954 <_init>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	bf00      	nop
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr

08005960 <_fini>:
 8005960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005962:	bf00      	nop
 8005964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005966:	bc08      	pop	{r3}
 8005968:	469e      	mov	lr, r3
 800596a:	4770      	bx	lr
