

================================================================
== Vitis HLS Report for 'substring_Pipeline_loop_7_VITIS_LOOP_157_8'
================================================================
* Date:           Sun Jun 23 03:45:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        substring
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.915 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12283|    12283|  61.415 us|  61.415 us|  12283|  12283|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_7_VITIS_LOOP_157_8  |    12281|    12281|         4|          1|          1|  12279|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%match = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:156]   --->   Operation 7 'alloca' 'match' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_7_18 = alloca i32 1"   --->   Operation 9 'alloca' 's_7_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%s_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 10 'alloca' 's_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten56 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten56"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln154 = store i12 0, i12 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 15 'store' 'store_ln154' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln25 = store i32 0, i32 %s_7" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 16 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln155 = store i2 0, i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 17 'store' 'store_ln155' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln156 = store i32 1, i32 %match" [HLS-benchmarks/Inter-Block/substring/substring.cpp:156]   --->   Operation 18 'store' 'store_ln156' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body243"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten56_load = load i14 %indvar_flatten56" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 20 'load' 'indvar_flatten56_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.05ns)   --->   "%icmp_ln154 = icmp_eq  i14 %indvar_flatten56_load, i14 12279" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 21 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.05ns)   --->   "%add_ln154 = add i14 %indvar_flatten56_load, i14 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 22 'add' 'add_ln154' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.end255, void %for.end262.exitStub" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 23 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i12 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln157 = icmp_eq  i2 %j_load, i2 3" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 26 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.34ns)   --->   "%select_ln25 = select i1 %icmp_ln157, i2 0, i2 %j_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 27 'select' 'select_ln25' <Predicate = (!icmp_ln154)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%add_ln154_1 = add i12 %i_load, i12 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 28 'add' 'add_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln154 = select i1 %icmp_ln157, i12 %add_ln154_1, i12 %i_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 29 'select' 'select_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.62ns)   --->   "%add_ln161 = add i2 %select_ln25, i2 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 30 'add' 'add_ln161' <Predicate = (!icmp_ln154)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln154 = store i14 %add_ln154, i14 %indvar_flatten56" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 31 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln154 = store i12 %select_ln154, i12 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 32 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln155 = store i2 %add_ln161, i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 33 'store' 'store_ln155' <Predicate = (!icmp_ln154)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i2 %select_ln25" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 34 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%add_ln158 = add i12 %zext_ln157, i12 %select_ln154" [HLS-benchmarks/Inter-Block/substring/substring.cpp:158]   --->   Operation 35 'add' 'add_ln158' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i12 %add_ln158" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 36 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%str_7_addr = getelementptr i32 %str_7, i64 0, i64 %zext_ln160" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 37 'getelementptr' 'str_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.29ns)   --->   "%c = load i12 %str_7_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 38 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 39 [1/2] (1.29ns)   --->   "%c = load i12 %str_7_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 39 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%s_7_18_load = load i32 %s_7_18"   --->   Operation 59 'load' 's_7_18_load' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_7_18_out, i32 %s_7_18_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%match_load = load i32 %match" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 40 'load' 'match_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%s_7_18_load_1 = load i32 %s_7_18" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 41 'load' 's_7_18_load_1' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%s_7_load = load i32 %s_7" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 42 'load' 's_7_load' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_7_VITIS_LOOP_157_8_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12279, i64 12279, i64 12279"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.28ns)   --->   "%select_ln154_1 = select i1 %icmp_ln157, i32 %s_7_18_load_1, i32 %s_7_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 45 'select' 'select_ln154_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 46 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i2 %add_ln161" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 47 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.14ns)   --->   "%icmp_ln161 = icmp_ne  i32 %zext_ln161, i32 %c" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 48 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node match_1)   --->   "%select_ln161 = select i1 %icmp_ln161, i32 0, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 49 'select' 'select_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node match_1)   --->   "%or_ln161 = or i1 %icmp_ln161, i1 %icmp_ln157" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 50 'or' 'or_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.34ns) (out node of the LUT)   --->   "%match_1 = select i1 %or_ln161, i32 %select_ln161, i32 %match_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 51 'select' 'match_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.14ns)   --->   "%icmp_ln164 = icmp_eq  i32 %match_1, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:164]   --->   Operation 52 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln165 = add i32 %select_ln154_1, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:165]   --->   Operation 53 'add' 'add_ln165' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.28ns)   --->   "%s_7_1 = select i1 %icmp_ln164, i32 %add_ln165, i32 %select_ln154_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:164]   --->   Operation 54 'select' 's_7_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln25 = store i32 %select_ln154_1, i32 %s_7" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 55 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %s_7_1, i32 %s_7_18" [HLS-benchmarks/Inter-Block/substring/substring.cpp:164]   --->   Operation 56 'store' 'store_ln164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln156 = store i32 %match_1, i32 %match" [HLS-benchmarks/Inter-Block/substring/substring.cpp:156]   --->   Operation 57 'store' 'store_ln156' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.body243" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 58 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.507ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln155', HLS-benchmarks/Inter-Block/substring/substring.cpp:155) of constant 0 on local variable 'j', HLS-benchmarks/Inter-Block/substring/substring.cpp:155 [13]  (0.460 ns)
	'load' operation 2 bit ('j_load', HLS-benchmarks/Inter-Block/substring/substring.cpp:157) on local variable 'j', HLS-benchmarks/Inter-Block/substring/substring.cpp:155 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln157', HLS-benchmarks/Inter-Block/substring/substring.cpp:157) [29]  (0.621 ns)
	'select' operation 2 bit ('select_ln25', HLS-benchmarks/Inter-Block/substring/substring.cpp:25) [30]  (0.345 ns)
	'add' operation 2 bit ('add_ln161', HLS-benchmarks/Inter-Block/substring/substring.cpp:161) [40]  (0.621 ns)
	'store' operation 0 bit ('store_ln155', HLS-benchmarks/Inter-Block/substring/substring.cpp:155) of variable 'add_ln161', HLS-benchmarks/Inter-Block/substring/substring.cpp:161 on local variable 'j', HLS-benchmarks/Inter-Block/substring/substring.cpp:155 [53]  (0.460 ns)

 <State 2>: 2.293ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln158', HLS-benchmarks/Inter-Block/substring/substring.cpp:158) [36]  (0.996 ns)
	'getelementptr' operation 12 bit ('str_7_addr', HLS-benchmarks/Inter-Block/substring/substring.cpp:160) [38]  (0.000 ns)
	'load' operation 32 bit ('c', HLS-benchmarks/Inter-Block/substring/substring.cpp:160) on array 'str_7' [39]  (1.297 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('c', HLS-benchmarks/Inter-Block/substring/substring.cpp:160) on array 'str_7' [39]  (1.297 ns)

 <State 4>: 2.915ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln161', HLS-benchmarks/Inter-Block/substring/substring.cpp:161) [42]  (1.142 ns)
	'select' operation 32 bit ('select_ln161', HLS-benchmarks/Inter-Block/substring/substring.cpp:161) [43]  (0.000 ns)
	'select' operation 32 bit ('match', HLS-benchmarks/Inter-Block/substring/substring.cpp:161) [45]  (0.345 ns)
	'icmp' operation 1 bit ('icmp_ln164', HLS-benchmarks/Inter-Block/substring/substring.cpp:164) [46]  (1.142 ns)
	'select' operation 32 bit ('s_7', HLS-benchmarks/Inter-Block/substring/substring.cpp:164) [48]  (0.286 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
