XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc1_clk
XSG_core_config	xps:xsg	roach_clk_src	adc1_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc1_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	256
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
snap_sub/adc_p1	xps:bram	arith_type	Unsigned
snap_sub/adc_p1	xps:bram	addr_width	10
snap_sub/adc_p1	xps:bram	data_width	32
snap_sub/adc_p1	xps:bram	reg_prim_output	on
snap_sub/adc_p1	xps:bram	reg_core_output	on
snap_sub/adc_p1	xps:bram	optimization	Minimum_Area
snap_sub/adc_p1	xps:bram	data_bin_pt	0
snap_sub/adc_p1	xps:bram	init_vals	[0:2^10-1]
snap_sub/adc_p1	xps:bram	sample_rate	1
snap_sub/adc_p2	xps:bram	arith_type	Unsigned
snap_sub/adc_p2	xps:bram	addr_width	10
snap_sub/adc_p2	xps:bram	data_width	32
snap_sub/adc_p2	xps:bram	reg_prim_output	on
snap_sub/adc_p2	xps:bram	reg_core_output	on
snap_sub/adc_p2	xps:bram	optimization	Minimum_Area
snap_sub/adc_p2	xps:bram	data_bin_pt	0
snap_sub/adc_p2	xps:bram	init_vals	[0:2^10-1]
snap_sub/adc_p2	xps:bram	sample_rate	1
snap_sub/p1/bram	xps:bram	arith_type	Unsigned
snap_sub/p1/bram	xps:bram	addr_width	12
snap_sub/p1/bram	xps:bram	data_width	64
snap_sub/p1/bram	xps:bram	reg_prim_output	on
snap_sub/p1/bram	xps:bram	reg_core_output	on
snap_sub/p1/bram	xps:bram	optimization	Minimum_Area
snap_sub/p1/bram	xps:bram	data_bin_pt	0
snap_sub/p1/bram	xps:bram	init_vals	[0:2^10-1]
snap_sub/p1/bram	xps:bram	sample_rate	1
snap_sub/p2/bram	xps:bram	arith_type	Unsigned
snap_sub/p2/bram	xps:bram	addr_width	12
snap_sub/p2/bram	xps:bram	data_width	64
snap_sub/p2/bram	xps:bram	reg_prim_output	on
snap_sub/p2/bram	xps:bram	reg_core_output	on
snap_sub/p2/bram	xps:bram	optimization	Minimum_Area
snap_sub/p2/bram	xps:bram	data_bin_pt	0
snap_sub/p2/bram	xps:bram	init_vals	[0:2^10-1]
snap_sub/p2/bram	xps:bram	sample_rate	1
snap_sub/tge_snap_p1/bram	xps:bram	arith_type	Unsigned
snap_sub/tge_snap_p1/bram	xps:bram	addr_width	10
snap_sub/tge_snap_p1/bram	xps:bram	data_width	64
snap_sub/tge_snap_p1/bram	xps:bram	reg_prim_output	on
snap_sub/tge_snap_p1/bram	xps:bram	reg_core_output	on
snap_sub/tge_snap_p1/bram	xps:bram	optimization	Minimum_Area
snap_sub/tge_snap_p1/bram	xps:bram	data_bin_pt	0
snap_sub/tge_snap_p1/bram	xps:bram	init_vals	[0:2^10-1]
snap_sub/tge_snap_p1/bram	xps:bram	sample_rate	1
acc_len	xps:sw_reg	io_dir	From\_Processor
acc_len	xps:sw_reg	io_delay	0
acc_len	xps:sw_reg	sample_period	1
acc_len	xps:sw_reg	names	reg
acc_len	xps:sw_reg	bitwidths	32
acc_len	xps:sw_reg	bin_pts	0
acc_len	xps:sw_reg	arith_types	0
acc_len	xps:sw_reg	sim_port	on
acc_len	xps:sw_reg	show_format	off
acc_len_read	xps:sw_reg	io_dir	To\_Processor
acc_len_read	xps:sw_reg	io_delay	0
acc_len_read	xps:sw_reg	sample_period	1
acc_len_read	xps:sw_reg	names	reg
acc_len_read	xps:sw_reg	bitwidths	32
acc_len_read	xps:sw_reg	bin_pts	0
acc_len_read	xps:sw_reg	arith_types	0
acc_len_read	xps:sw_reg	sim_port	off
acc_len_read	xps:sw_reg	show_format	off
auto_reset_enable	xps:sw_reg	io_dir	From\_Processor
auto_reset_enable	xps:sw_reg	io_delay	0
auto_reset_enable	xps:sw_reg	sample_period	1
auto_reset_enable	xps:sw_reg	names	reg
auto_reset_enable	xps:sw_reg	bitwidths	1
auto_reset_enable	xps:sw_reg	bin_pts	0
auto_reset_enable	xps:sw_reg	arith_types	2
auto_reset_enable	xps:sw_reg	sim_port	off
auto_reset_enable	xps:sw_reg	show_format	off
design_id	xps:sw_reg	io_dir	To\_Processor
design_id	xps:sw_reg	io_delay	0
design_id	xps:sw_reg	sample_period	1
design_id	xps:sw_reg	names	reg
design_id	xps:sw_reg	bitwidths	32
design_id	xps:sw_reg	bin_pts	0
design_id	xps:sw_reg	arith_types	0
design_id	xps:sw_reg	sim_port	off
design_id	xps:sw_reg	show_format	on
dest_ip_pol1	xps:sw_reg	io_dir	From\_Processor
dest_ip_pol1	xps:sw_reg	io_delay	0
dest_ip_pol1	xps:sw_reg	sample_period	1
dest_ip_pol1	xps:sw_reg	names	reg
dest_ip_pol1	xps:sw_reg	bitwidths	32
dest_ip_pol1	xps:sw_reg	bin_pts	0
dest_ip_pol1	xps:sw_reg	arith_types	0
dest_ip_pol1	xps:sw_reg	sim_port	off
dest_ip_pol1	xps:sw_reg	show_format	off
dest_port_pol1	xps:sw_reg	io_dir	From\_Processor
dest_port_pol1	xps:sw_reg	io_delay	0
dest_port_pol1	xps:sw_reg	sample_period	1
dest_port_pol1	xps:sw_reg	names	reg
dest_port_pol1	xps:sw_reg	bitwidths	32
dest_port_pol1	xps:sw_reg	bin_pts	0
dest_port_pol1	xps:sw_reg	arith_types	0
dest_port_pol1	xps:sw_reg	sim_port	off
dest_port_pol1	xps:sw_reg	show_format	off
eof_cnt_pol1	xps:sw_reg	io_dir	To\_Processor
eof_cnt_pol1	xps:sw_reg	io_delay	0
eof_cnt_pol1	xps:sw_reg	sample_period	1
eof_cnt_pol1	xps:sw_reg	names	reg
eof_cnt_pol1	xps:sw_reg	bitwidths	32
eof_cnt_pol1	xps:sw_reg	bin_pts	0
eof_cnt_pol1	xps:sw_reg	arith_types	0
eof_cnt_pol1	xps:sw_reg	sim_port	off
eof_cnt_pol1	xps:sw_reg	show_format	off
eof_cnt_pol2	xps:sw_reg	io_dir	To\_Processor
eof_cnt_pol2	xps:sw_reg	io_delay	0
eof_cnt_pol2	xps:sw_reg	sample_period	1
eof_cnt_pol2	xps:sw_reg	names	reg
eof_cnt_pol2	xps:sw_reg	bitwidths	32
eof_cnt_pol2	xps:sw_reg	bin_pts	0
eof_cnt_pol2	xps:sw_reg	arith_types	0
eof_cnt_pol2	xps:sw_reg	sim_port	off
eof_cnt_pol2	xps:sw_reg	show_format	off
fft_ovf	xps:sw_reg	io_dir	To\_Processor
fft_ovf	xps:sw_reg	io_delay	0
fft_ovf	xps:sw_reg	sample_period	1
fft_ovf	xps:sw_reg	names	reg
fft_ovf	xps:sw_reg	bitwidths	32
fft_ovf	xps:sw_reg	bin_pts	0
fft_ovf	xps:sw_reg	arith_types	0
fft_ovf	xps:sw_reg	sim_port	on
fft_ovf	xps:sw_reg	show_format	off
fftshift	xps:sw_reg	io_dir	From\_Processor
fftshift	xps:sw_reg	io_delay	0
fftshift	xps:sw_reg	sample_period	1
fftshift	xps:sw_reg	names	reg
fftshift	xps:sw_reg	bitwidths	32
fftshift	xps:sw_reg	bin_pts	0
fftshift	xps:sw_reg	arith_types	0
fftshift	xps:sw_reg	sim_port	on
fftshift	xps:sw_reg	show_format	off
fftshift_read	xps:sw_reg	io_dir	To\_Processor
fftshift_read	xps:sw_reg	io_delay	0
fftshift_read	xps:sw_reg	sample_period	1
fftshift_read	xps:sw_reg	names	reg
fftshift_read	xps:sw_reg	bitwidths	32
fftshift_read	xps:sw_reg	bin_pts	0
fftshift_read	xps:sw_reg	arith_types	0
fftshift_read	xps:sw_reg	sim_port	off
fftshift_read	xps:sw_reg	show_format	off
full	xps:sw_reg	io_dir	To\_Processor
full	xps:sw_reg	io_delay	0
full	xps:sw_reg	sample_period	1
full	xps:sw_reg	names	reg
full	xps:sw_reg	bitwidths	32
full	xps:sw_reg	bin_pts	0
full	xps:sw_reg	arith_types	0
full	xps:sw_reg	sim_port	off
full	xps:sw_reg	show_format	off
linkup	xps:sw_reg	io_dir	To\_Processor
linkup	xps:sw_reg	io_delay	0
linkup	xps:sw_reg	sample_period	1
linkup	xps:sw_reg	names	reg
linkup	xps:sw_reg	bitwidths	1
linkup	xps:sw_reg	bin_pts	0
linkup	xps:sw_reg	arith_types	2
linkup	xps:sw_reg	sim_port	off
linkup	xps:sw_reg	show_format	off
sat	xps:sw_reg	io_dir	To\_Processor
sat	xps:sw_reg	io_delay	0
sat	xps:sw_reg	sample_period	1
sat	xps:sw_reg	names	reg
sat	xps:sw_reg	bitwidths	32
sat	xps:sw_reg	bin_pts	0
sat	xps:sw_reg	arith_types	0
sat	xps:sw_reg	sim_port	on
sat	xps:sw_reg	show_format	off
snap_sub/central_channel	xps:sw_reg	io_dir	From\_Processor
snap_sub/central_channel	xps:sw_reg	io_delay	0
snap_sub/central_channel	xps:sw_reg	sample_period	1
snap_sub/central_channel	xps:sw_reg	names	reg
snap_sub/central_channel	xps:sw_reg	bitwidths	32
snap_sub/central_channel	xps:sw_reg	bin_pts	0
snap_sub/central_channel	xps:sw_reg	arith_types	0
snap_sub/central_channel	xps:sw_reg	sim_port	on
snap_sub/central_channel	xps:sw_reg	show_format	off
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	io_dir	From\_Processor
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	io_delay	0
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	sample_period	1
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	names	reg
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	bitwidths	32
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	bin_pts	0
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	arith_types	0
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	sim_port	on
snap_sub/tge_snap_p1/ctrl	xps:sw_reg	show_format	on
snap_sub/tge_snap_p1/status	xps:sw_reg	io_dir	To\_Processor
snap_sub/tge_snap_p1/status	xps:sw_reg	io_delay	0
snap_sub/tge_snap_p1/status	xps:sw_reg	sample_period	1
snap_sub/tge_snap_p1/status	xps:sw_reg	names	reg
snap_sub/tge_snap_p1/status	xps:sw_reg	bitwidths	32
snap_sub/tge_snap_p1/status	xps:sw_reg	bin_pts	0
snap_sub/tge_snap_p1/status	xps:sw_reg	arith_types	0
snap_sub/tge_snap_p1/status	xps:sw_reg	sim_port	on
snap_sub/tge_snap_p1/status	xps:sw_reg	show_format	on
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	io_dir	To\_Processor
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	io_delay	0
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	sample_period	1
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	names	reg
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	bitwidths	32
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	bin_pts	0
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	arith_types	0
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	sim_port	on
snap_sub/tge_snap_p1/tr_en_cnt	xps:sw_reg	show_format	on
sync_gen/PPS_enable	xps:sw_reg	io_dir	From\_Processor
sync_gen/PPS_enable	xps:sw_reg	io_delay	0
sync_gen/PPS_enable	xps:sw_reg	sample_period	1
sync_gen/PPS_enable	xps:sw_reg	names	reg
sync_gen/PPS_enable	xps:sw_reg	bitwidths	1
sync_gen/PPS_enable	xps:sw_reg	bin_pts	0
sync_gen/PPS_enable	xps:sw_reg	arith_types	2
sync_gen/PPS_enable	xps:sw_reg	sim_port	on
sync_gen/PPS_enable	xps:sw_reg	show_format	off
sync_gen/auto_sync_enable	xps:sw_reg	io_dir	From\_Processor
sync_gen/auto_sync_enable	xps:sw_reg	io_delay	0
sync_gen/auto_sync_enable	xps:sw_reg	sample_period	1
sync_gen/auto_sync_enable	xps:sw_reg	names	reg
sync_gen/auto_sync_enable	xps:sw_reg	bitwidths	1
sync_gen/auto_sync_enable	xps:sw_reg	bin_pts	0
sync_gen/auto_sync_enable	xps:sw_reg	arith_types	2
sync_gen/auto_sync_enable	xps:sw_reg	sim_port	on
sync_gen/auto_sync_enable	xps:sw_reg	show_format	off
sync_gen/counter_value	xps:sw_reg	io_dir	To\_Processor
sync_gen/counter_value	xps:sw_reg	io_delay	0
sync_gen/counter_value	xps:sw_reg	sample_period	1
sync_gen/counter_value	xps:sw_reg	names	reg
sync_gen/counter_value	xps:sw_reg	bitwidths	4
sync_gen/counter_value	xps:sw_reg	bin_pts	0
sync_gen/counter_value	xps:sw_reg	arith_types	0
sync_gen/counter_value	xps:sw_reg	sim_port	off
sync_gen/counter_value	xps:sw_reg	show_format	off
sync_gen/software_pps	xps:sw_reg	io_dir	From\_Processor
sync_gen/software_pps	xps:sw_reg	io_delay	0
sync_gen/software_pps	xps:sw_reg	sample_period	1
sync_gen/software_pps	xps:sw_reg	names	reg
sync_gen/software_pps	xps:sw_reg	bitwidths	1
sync_gen/software_pps	xps:sw_reg	bin_pts	0
sync_gen/software_pps	xps:sw_reg	arith_types	2
sync_gen/software_pps	xps:sw_reg	sim_port	on
sync_gen/software_pps	xps:sw_reg	show_format	off
sync_gen/sync_clocks	xps:sw_reg	io_dir	From\_Processor
sync_gen/sync_clocks	xps:sw_reg	io_delay	0
sync_gen/sync_clocks	xps:sw_reg	sample_period	1
sync_gen/sync_clocks	xps:sw_reg	names	reg
sync_gen/sync_clocks	xps:sw_reg	bitwidths	32
sync_gen/sync_clocks	xps:sw_reg	bin_pts	0
sync_gen/sync_clocks	xps:sw_reg	arith_types	0
sync_gen/sync_clocks	xps:sw_reg	sim_port	on
sync_gen/sync_clocks	xps:sw_reg	show_format	off
tenge_enable	xps:sw_reg	io_dir	From\_Processor
tenge_enable	xps:sw_reg	io_delay	0
tenge_enable	xps:sw_reg	sample_period	1
tenge_enable	xps:sw_reg	names	reg
tenge_enable	xps:sw_reg	bitwidths	1
tenge_enable	xps:sw_reg	bin_pts	0
tenge_enable	xps:sw_reg	arith_types	2
tenge_enable	xps:sw_reg	sim_port	on
tenge_enable	xps:sw_reg	show_format	off
tx	xps:sw_reg	io_dir	To\_Processor
tx	xps:sw_reg	io_delay	0
tx	xps:sw_reg	sample_period	1
tx	xps:sw_reg	names	reg
tx	xps:sw_reg	bitwidths	1
tx	xps:sw_reg	bin_pts	0
tx	xps:sw_reg	arith_types	2
tx	xps:sw_reg	sim_port	off
tx	xps:sw_reg	show_format	off
tx_over	xps:sw_reg	io_dir	To\_Processor
tx_over	xps:sw_reg	io_delay	0
tx_over	xps:sw_reg	sample_period	1
tx_over	xps:sw_reg	names	reg
tx_over	xps:sw_reg	bitwidths	32
tx_over	xps:sw_reg	bin_pts	0
tx_over	xps:sw_reg	arith_types	0
tx_over	xps:sw_reg	sim_port	off
tx_over	xps:sw_reg	show_format	off
tge_pol1	xps:tengbe_v2	flavour	sfp+
tge_pol1	xps:tengbe_v2	slot	0
tge_pol1	xps:tengbe_v2	port_r1	0
tge_pol1	xps:tengbe_v2	port_r2_cx4	0
tge_pol1	xps:tengbe_v2	port_r2_sfpp	3
tge_pol1	xps:tengbe_v2	rx_dist_ram	on
tge_pol1	xps:tengbe_v2	large_frames	on
tge_pol1	xps:tengbe_v2	show_param	on
tge_pol1	xps:tengbe_v2	pre_emph_r2	0.74
tge_pol1	xps:tengbe_v2	pre_emph	3
tge_pol1	xps:tengbe_v2	post_emph_r2	0.18
tge_pol1	xps:tengbe_v2	rxeqmix_r2	7
tge_pol1	xps:tengbe_v2	swing_r2	940
tge_pol1	xps:tengbe_v2	swing	800
tge_pol1	xps:tengbe_v2	fab_en	off
tge_pol1	xps:tengbe_v2	fab_mac	20015998341120
tge_pol1	xps:tengbe_v2	fab_ip	4909957993
tge_pol1	xps:tengbe_v2	fab_udp	60000
tge_pol1	xps:tengbe_v2	fab_gate	1
tge_pol1	xps:tengbe_v2	cpu_rx_en	on
tge_pol1	xps:tengbe_v2	cpu_tx_en	on
tge_pol1	xps:tengbe_v2	ttl	255
tge_pol1	xps:tengbe_v2	promisc_mode	off
tge_pol1	xps:tengbe_v2	debug_ctr_width	16
tge_pol1	xps:tengbe_v2	txctr	off
tge_pol1	xps:tengbe_v2	txerrctr	off
tge_pol1	xps:tengbe_v2	txerrctr_len	100
tge_pol1	xps:tengbe_v2	txofctr	off
tge_pol1	xps:tengbe_v2	txfullctr	off
tge_pol1	xps:tengbe_v2	txvldctr	off
tge_pol1	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
tge_pol1	xps:tengbe_v2	rxctr	off
tge_pol1	xps:tengbe_v2	rxerrctr	off
tge_pol1	xps:tengbe_v2	rxerrctr_len	100
tge_pol1	xps:tengbe_v2	rxofctr	off
tge_pol1	xps:tengbe_v2	rxbadctr	off
tge_pol1	xps:tengbe_v2	rxvldctr	off
tge_pol1	xps:tengbe_v2	rxeofctr	off
tge_pol1	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc1_clk
XSG_core_config	xps:xsg	roach_clk_src	adc1_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc1_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	256
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
fft_wideband_real1	casper:fft_wideband_real	n_streams	2
fft_wideband_real1	casper:fft_wideband_real	fftsize	13
fft_wideband_real1	casper:fft_wideband_real	n_inputs	2
fft_wideband_real1	casper:fft_wideband_real	input_bit_width	18
fft_wideband_real1	casper:fft_wideband_real	bin_pt_in	17
fft_wideband_real1	casper:fft_wideband_real	coeff_bit_width	18
fft_wideband_real1	casper:fft_wideband_real	unscramble	on
fft_wideband_real1	casper:fft_wideband_real	async	off
fft_wideband_real1	casper:fft_wideband_real	add_latency	2
fft_wideband_real1	casper:fft_wideband_real	mult_latency	4
fft_wideband_real1	casper:fft_wideband_real	bram_latency	3
fft_wideband_real1	casper:fft_wideband_real	conv_latency	3
fft_wideband_real1	casper:fft_wideband_real	input_latency	2
fft_wideband_real1	casper:fft_wideband_real	biplex_direct_latency	2
fft_wideband_real1	casper:fft_wideband_real	quantization	Round\_\_(unbiased:\_+/-\_Inf)
fft_wideband_real1	casper:fft_wideband_real	overflow	Wrap
fft_wideband_real1	casper:fft_wideband_real	delays_bit_limit	8
fft_wideband_real1	casper:fft_wideband_real	coeffs_bit_limit	9
fft_wideband_real1	casper:fft_wideband_real	coeff_sharing	off
fft_wideband_real1	casper:fft_wideband_real	coeff_decimation	off
fft_wideband_real1	casper:fft_wideband_real	coeff_generation	off
fft_wideband_real1	casper:fft_wideband_real	cal_bits	1
fft_wideband_real1	casper:fft_wideband_real	n_bits_rotation	25
fft_wideband_real1	casper:fft_wideband_real	mult_spec	2
fft_wideband_real1	casper:fft_wideband_real	max_fanout	4
fft_wideband_real1	casper:fft_wideband_real	bitgrowth	off
fft_wideband_real1	casper:fft_wideband_real	max_bits	19
fft_wideband_real1	casper:fft_wideband_real	hardcode_shifts	off
fft_wideband_real1	casper:fft_wideband_real	shift_schedule	[]
fft_wideband_real1	casper:fft_wideband_real	dsp48_adders	on
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	n_inputs	2
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	fftsize	11
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	input_bit_width	18
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	bin_pt_in	17
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_bit_width	18
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	async	off
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	add_latency	2
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	mult_latency	4
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	bram_latency	3
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	conv_latency	3
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	quantization	Round\_\_(unbiased:\_+/-\_Inf)
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	overflow	Wrap
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	delays_bit_limit	8
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeffs_bit_limit	9
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_sharing	off
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_decimation	off
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	max_fanout	4
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	mult_spec	[2\_2\_2\_2\_2\_2\_2\_2\_2\_2\_2]
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	bitgrowth	off
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	max_bits	19
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	hardcode_shifts	off
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	shift_schedule	[1\_1\_1\_1\_1\_1\_1\_1\_1\_1\_1]
fft_wideband_real1/fft_biplex_real_4x	casper:fft_biplex_real_4x	dsp48_adders	on
pfb_fir_real	casper:pfb_fir_real	pfbsize	13
pfb_fir_real	casper:pfb_fir_real	totaltaps	12
pfb_fir_real	casper:pfb_fir_real	windowtype	hamming
pfb_fir_real	casper:pfb_fir_real	n_inputs	2
pfb_fir_real	casper:pfb_fir_real	makebiplex	on
pfb_fir_real	casper:pfb_fir_real	bitwidthin	8
pfb_fir_real	casper:pfb_fir_real	bitwidthout	18
pfb_fir_real	casper:pfb_fir_real	coeffbitwidth	18
pfb_fir_real	casper:pfb_fir_real	coeffdistmem	off
pfb_fir_real	casper:pfb_fir_real	add_latency	2
pfb_fir_real	casper:pfb_fir_real	mult_latency	5
pfb_fir_real	casper:pfb_fir_real	bram_latency	3
pfb_fir_real	casper:pfb_fir_real	fan_latency	2
pfb_fir_real	casper:pfb_fir_real	conv_latency	3
pfb_fir_real	casper:pfb_fir_real	quantization	Round\_\_(unbiased:\_Even\_Values)
pfb_fir_real	casper:pfb_fir_real	fwidth	1
pfb_fir_real	casper:pfb_fir_real	mult_spec	1
pfb_fir_real	casper:pfb_fir_real	adder_folding	off
pfb_fir_real	casper:pfb_fir_real	adder_imp	DSP48
pfb_fir_real	casper:pfb_fir_real	coeffs_share	off
snap_sub/tge_snap_p1	casper:snapshot	storage	bram
snap_sub/tge_snap_p1	casper:snapshot	dram_dimm	1
snap_sub/tge_snap_p1	casper:snapshot	dram_clock	200
snap_sub/tge_snap_p1	casper:snapshot	nsamples	10
snap_sub/tge_snap_p1	casper:snapshot	data_width	64
snap_sub/tge_snap_p1	casper:snapshot	offset	off
snap_sub/tge_snap_p1	casper:snapshot	circap	on
snap_sub/tge_snap_p1	casper:snapshot	value	off
snap_sub/tge_snap_p1	casper:snapshot	use_dsp48	off
spead_pack	casper:spead_pack	max_pkt_len_bits	10
spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1601,\_0x1602,\_0x1603
spead_pack	casper:spead_pack	header_ind_ids	0x1800
spead_pack	casper:spead_pack	spead_msw	64
spead_pack	casper:spead_pack	spead_lsw	48
spead_pack	casper:spead_pack	spead_version	4
spead_pack	casper:spead_pack	bytes_per_word	8
spead_pack1	casper:spead_pack	max_pkt_len_bits	10
spead_pack1	casper:spead_pack	header_ids	0x1600,\_0x1601,\_0x1602,\_0x1603
spead_pack1	casper:spead_pack	header_ind_ids	0x1800
spead_pack1	casper:spead_pack	spead_msw	64
spead_pack1	casper:spead_pack	spead_lsw	48
spead_pack1	casper:spead_pack	spead_version	4
spead_pack1	casper:spead_pack	bytes_per_word	8
77777	77777	tags	casper:fft_biplex_real_4x,casper:fft_wideband_real,casper:pfb_fir_real,casper:snapshot,casper:spead_pack,xps:bram,xps:sw_reg,xps:tengbe_v2,xps:xsg
77777	77777	system	l_proto4k_12tap
77777	77777	builddate	09-Feb-2018\_15:42:50
77777	77777	blk	l_proto4k_12tap/tge_pol1
77777	77777	fig_name	xbsIndex_r4/WaveScope
77777	77777	hardcode_shifts	off
77777	77777	hw_subsys	sx475t
77777	77777	hw_sys	ROACH2
77777	77777	map_tail	on
77777	77777	myclksrc	adc1_clk
77777	77777	myname	l_proto4k_12tap/XSG_core_config
