#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct  1 21:12:16 2024
# Process ID: 25460
# Current directory: C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1
# Command line: vivado.exe -log uproc_top_level_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uproc_top_level_wrapper.tcl
# Log file: C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/uproc_top_level_wrapper.vds
# Journal file: C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uproc_top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/keyur/Documents/Vivado/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top uproc_top_level_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_wrapper' [C:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/hdl/uproc_top_level_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'uproc_top_level' declared at 'c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:14' bound to instance 'uproc_top_level_i' of component 'uproc_top_level' [C:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/hdl/uproc_top_level_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:34]
INFO: [Synth 8-3491] module 'uproc_top_level_clock_div_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_clock_div_0_0_stub.vhdl:5' bound to instance 'clock_div_0' of component 'uproc_top_level_clock_div_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:288]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_clock_div_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_clock_div_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'uproc_top_level_clock_div_25_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_clock_div_25_0_0_stub.vhdl:5' bound to instance 'clock_div_25_0' of component 'uproc_top_level_clock_div_25_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:293]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_clock_div_25_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_clock_div_25_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'uproc_top_level_controls_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_controls_0_0_stub.vhdl:5' bound to instance 'controls_0' of component 'uproc_top_level_controls_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:298]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_controls_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_controls_0_0_stub.vhdl:42]
INFO: [Synth 8-3491] module 'uproc_top_level_blk_mem_gen_0_2' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_blk_mem_gen_0_2_stub.vhdl:5' bound to instance 'dMem' of component 'uproc_top_level_blk_mem_gen_0_2' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:332]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_blk_mem_gen_0_2' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_blk_mem_gen_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'uproc_top_level_debounce_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_debounce_0_0_stub.vhdl:5' bound to instance 'debounce_0' of component 'uproc_top_level_debounce_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:340]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_debounce_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_debounce_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'uproc_top_level_framebuffer_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_framebuffer_0_0_stub.vhdl:5' bound to instance 'framebuffer_0' of component 'uproc_top_level_framebuffer_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:346]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_framebuffer_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_framebuffer_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'uproc_top_level_blk_mem_gen_0_1' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_blk_mem_gen_0_1_stub.vhdl:5' bound to instance 'irMem' of component 'uproc_top_level_blk_mem_gen_0_1' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:359]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_blk_mem_gen_0_1' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_blk_mem_gen_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'uproc_top_level_my_alu_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_my_alu_0_0_stub.vhdl:5' bound to instance 'my_alu_0' of component 'uproc_top_level_my_alu_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:365]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_my_alu_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_my_alu_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'uproc_top_level_pixel_pusher_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_pixel_pusher_0_0_stub.vhdl:5' bound to instance 'pixel_pusher_0' of component 'uproc_top_level_pixel_pusher_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:373]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_pixel_pusher_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_pixel_pusher_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'uproc_top_level_regs_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_regs_0_0_stub.vhdl:5' bound to instance 'regs_0' of component 'uproc_top_level_regs_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:387]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_regs_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_regs_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'uproc_top_level_rgb2dvi_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'uproc_top_level_rgb2dvi_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:401]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_rgb2dvi_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_rgb2dvi_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'uproc_top_level_uart_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_uart_0_0_stub.vhdl:5' bound to instance 'uart_0' of component 'uproc_top_level_uart_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:415]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_uart_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_uart_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'uproc_top_level_vga_ctrl_0_0' declared at 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_vga_ctrl_0_0_stub.vhdl:5' bound to instance 'vga_ctrl_0' of component 'uproc_top_level_vga_ctrl_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uproc_top_level_vga_ctrl_0_0' [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/.Xil/Vivado-25460-Key/realtime/uproc_top_level_vga_ctrl_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'uproc_top_level_xlconcat_0_0' declared at 'c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconcat_0_0/synth/uproc_top_level_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'uproc_top_level_xlconcat_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:438]
INFO: [Synth 8-6157] synthesizing module 'uproc_top_level_xlconcat_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconcat_0_0/synth/uproc_top_level_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (1#1) [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'uproc_top_level_xlconcat_0_0' (2#1) [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconcat_0_0/synth/uproc_top_level_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'uproc_top_level_xlconstant_0_0' declared at 'c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconstant_0_0/synth/uproc_top_level_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'uproc_top_level_xlconstant_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:445]
INFO: [Synth 8-6157] synthesizing module 'uproc_top_level_xlconstant_0_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconstant_0_0/synth/uproc_top_level_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (3#1) [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uproc_top_level_xlconstant_0_0' (4#1) [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconstant_0_0/synth/uproc_top_level_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'uproc_top_level_xlconstant_1_0' declared at 'c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconstant_1_0/synth/uproc_top_level_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'uproc_top_level_xlconstant_1_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:449]
INFO: [Synth 8-6157] synthesizing module 'uproc_top_level_xlconstant_1_0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconstant_1_0/synth/uproc_top_level_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (4#1) [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uproc_top_level_xlconstant_1_0' (5#1) [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_xlconstant_1_0/synth/uproc_top_level_xlconstant_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'uproc_top_level' (6#1) [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/synth/uproc_top_level.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'uproc_top_level_wrapper' (7#1) [C:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/hdl/uproc_top_level_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1127.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_0_1/uproc_top_level_blk_mem_gen_0_1/uproc_top_level_blk_mem_gen_0_1_in_context.xdc] for cell 'uproc_top_level_i/irMem'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_0_1/uproc_top_level_blk_mem_gen_0_1/uproc_top_level_blk_mem_gen_0_1_in_context.xdc] for cell 'uproc_top_level_i/irMem'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_0_2/uproc_top_level_blk_mem_gen_0_2/uproc_top_level_blk_mem_gen_0_2_in_context.xdc] for cell 'uproc_top_level_i/dMem'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_0_2/uproc_top_level_blk_mem_gen_0_2/uproc_top_level_blk_mem_gen_0_2_in_context.xdc] for cell 'uproc_top_level_i/dMem'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_clock_div_0_0/uproc_top_level_clock_div_0_0/uproc_top_level_clock_div_0_0_in_context.xdc] for cell 'uproc_top_level_i/clock_div_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_clock_div_0_0/uproc_top_level_clock_div_0_0/uproc_top_level_clock_div_0_0_in_context.xdc] for cell 'uproc_top_level_i/clock_div_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_clock_div_25_0_0/uproc_top_level_clock_div_25_0_0/uproc_top_level_clock_div_25_0_0_in_context.xdc] for cell 'uproc_top_level_i/clock_div_25_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_clock_div_25_0_0/uproc_top_level_clock_div_25_0_0/uproc_top_level_clock_div_25_0_0_in_context.xdc] for cell 'uproc_top_level_i/clock_div_25_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_debounce_0_0/uproc_top_level_debounce_0_0/uproc_top_level_debounce_0_0_in_context.xdc] for cell 'uproc_top_level_i/debounce_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_debounce_0_0/uproc_top_level_debounce_0_0/uproc_top_level_debounce_0_0_in_context.xdc] for cell 'uproc_top_level_i/debounce_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc] for cell 'uproc_top_level_i/rgb2dvi_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc] for cell 'uproc_top_level_i/rgb2dvi_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_regs_0_0/uproc_top_level_regs_0_0/uproc_top_level_regs_0_0_in_context.xdc] for cell 'uproc_top_level_i/regs_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_regs_0_0/uproc_top_level_regs_0_0/uproc_top_level_regs_0_0_in_context.xdc] for cell 'uproc_top_level_i/regs_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_controls_0_0/uproc_top_level_controls_0_0/uproc_top_level_controls_0_0_in_context.xdc] for cell 'uproc_top_level_i/controls_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_controls_0_0/uproc_top_level_controls_0_0/uproc_top_level_controls_0_0_in_context.xdc] for cell 'uproc_top_level_i/controls_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_framebuffer_0_0/uproc_top_level_framebuffer_0_0/uproc_top_level_framebuffer_0_0_in_context.xdc] for cell 'uproc_top_level_i/framebuffer_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_framebuffer_0_0/uproc_top_level_framebuffer_0_0/uproc_top_level_framebuffer_0_0_in_context.xdc] for cell 'uproc_top_level_i/framebuffer_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_my_alu_0_0/uproc_top_level_my_alu_0_0/uproc_top_level_my_alu_0_0_in_context.xdc] for cell 'uproc_top_level_i/my_alu_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_my_alu_0_0/uproc_top_level_my_alu_0_0/uproc_top_level_my_alu_0_0_in_context.xdc] for cell 'uproc_top_level_i/my_alu_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_uart_0_0/uproc_top_level_uart_0_0/uproc_top_level_uart_0_0_in_context.xdc] for cell 'uproc_top_level_i/uart_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_uart_0_0/uproc_top_level_uart_0_0/uproc_top_level_uart_0_0_in_context.xdc] for cell 'uproc_top_level_i/uart_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_vga_ctrl_0_0/uproc_top_level_vga_ctrl_0_0/uproc_top_level_vga_ctrl_0_0_in_context.xdc] for cell 'uproc_top_level_i/vga_ctrl_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_vga_ctrl_0_0/uproc_top_level_vga_ctrl_0_0/uproc_top_level_vga_ctrl_0_0_in_context.xdc] for cell 'uproc_top_level_i/vga_ctrl_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_pixel_pusher_0_0/uproc_top_level_pixel_pusher_0_0/uproc_top_level_pixel_pusher_0_0_in_context.xdc] for cell 'uproc_top_level_i/pixel_pusher_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_pixel_pusher_0_0/uproc_top_level_pixel_pusher_0_0/uproc_top_level_pixel_pusher_0_0_in_context.xdc] for cell 'uproc_top_level_i/pixel_pusher_0'
Parsing XDC File [C:/Users/keyur/Documents/Vivado/Processor/Processor.srcs/constrs_1/new/ZyboZ7-10.xdc]
Finished Parsing XDC File [C:/Users/keyur/Documents/Vivado/Processor/Processor.srcs/constrs_1/new/ZyboZ7-10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/keyur/Documents/Vivado/Processor/Processor.srcs/constrs_1/new/ZyboZ7-10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uproc_top_level_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uproc_top_level_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1127.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1127.551 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uproc_top_level_i/dMem' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uproc_top_level_i/irMem' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[0]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[0]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[1]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[1]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[2]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[2]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[0]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[0]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[1]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[1]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[2]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[2]. (constraint file  c:/Users/keyur/Documents/Vivado/Processor/Processor.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0/uproc_top_level_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/irMem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/dMem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/clock_div_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/clock_div_25_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/debounce_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/rgb2dvi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/regs_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/controls_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/framebuffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/my_alu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/uart_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/vga_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uproc_top_level_i/pixel_pusher_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |uproc_top_level_clock_div_0_0    |         1|
|2     |uproc_top_level_clock_div_25_0_0 |         1|
|3     |uproc_top_level_controls_0_0     |         1|
|4     |uproc_top_level_blk_mem_gen_0_2  |         1|
|5     |uproc_top_level_debounce_0_0     |         1|
|6     |uproc_top_level_framebuffer_0_0  |         1|
|7     |uproc_top_level_blk_mem_gen_0_1  |         1|
|8     |uproc_top_level_my_alu_0_0       |         1|
|9     |uproc_top_level_pixel_pusher_0_0 |         1|
|10    |uproc_top_level_regs_0_0         |         1|
|11    |uproc_top_level_rgb2dvi_0_0      |         1|
|12    |uproc_top_level_uart_0_0         |         1|
|13    |uproc_top_level_vga_ctrl_0_0     |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |uproc_top_level_blk_mem_gen_0_1_bbox  |     1|
|2     |uproc_top_level_blk_mem_gen_0_2_bbox  |     1|
|3     |uproc_top_level_clock_div_0_0_bbox    |     1|
|4     |uproc_top_level_clock_div_25_0_0_bbox |     1|
|5     |uproc_top_level_controls_0_0_bbox     |     1|
|6     |uproc_top_level_debounce_0_0_bbox     |     1|
|7     |uproc_top_level_framebuffer_0_0_bbox  |     1|
|8     |uproc_top_level_my_alu_0_0_bbox       |     1|
|9     |uproc_top_level_pixel_pusher_0_0_bbox |     1|
|10    |uproc_top_level_regs_0_0_bbox         |     1|
|11    |uproc_top_level_rgb2dvi_0_0_bbox      |     1|
|12    |uproc_top_level_uart_0_0_bbox         |     1|
|13    |uproc_top_level_vga_ctrl_0_0_bbox     |     1|
|14    |LUT1                                  |     2|
|15    |LUT6                                  |     2|
|16    |IBUF                                  |     3|
|17    |OBUF                                  |     2|
|18    |OBUFT                                 |     2|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1127.551 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.551 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1127.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a1322bb
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.840 ; gain = 9.289
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/Processor/Processor.runs/synth_1/uproc_top_level_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uproc_top_level_wrapper_utilization_synth.rpt -pb uproc_top_level_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 21:12:43 2024...
