# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do NCO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib nco_test
# ** Warning: (vlib-34) Library already exists at "nco_test".
# vmap nco_test nco_test
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nco_test nco_test 
# Modifying modelsim.ini
# vlog -vlog01compat -work nco_test +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/nco_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work nco_test "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/nco_test.v 
# -- Compiling module nco_test
# 
# Top level modules:
# 	nco_test
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nco_test +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work nco_test "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v 
# -- Compiling module nco_test_nco_ii_0
# 
# Top level modules:
# 	nco_test_nco_ii_0
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/NCO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/NCO.v 
# -- Compiling module NCO
# 
# Top level modules:
# 	NCO
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/tlv5618a_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/tlv5618a_interface.v 
# -- Compiling module tlv5618a_interface
# 
# Top level modules:
# 	tlv5618a_interface
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/tlv5618a_device.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/tlv5618a_device.v 
# -- Compiling module tlv5618a_device
# 
# Top level modules:
# 	tlv5618a_device
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/testbench {C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/testbench/NCO_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/testbench" C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/testbench/NCO_tb.v 
# -- Compiling module NCO_tb
# 
# Top level modules:
# 	NCO_tb
# End time: 11:40:07 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nco_test -voptargs="+acc"  NCO_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nco_test -voptargs=""+acc"" NCO_tb 
# Start time: 11:40:08 on Dec 05,2018
# Loading work.NCO_tb
# Loading work.NCO
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading nco_test.nco_test
# Loading nco_test.nco_test_nco_ii_0
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(371): Instantiation of 'asj_xnqg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(377): Instantiation of 'segment_arr_tdl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(390): Instantiation of 'asj_nco_fxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(401): Instantiation of 'asj_altqmcpipe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(420): Instantiation of 'asj_dxx_g' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(427): Instantiation of 'asj_dxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(438): Instantiation of 'asj_nco_apr_dxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(449): Instantiation of 'asj_nco_pxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(461): Instantiation of 'asj_gar' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(471): Instantiation of 'sid_2c_1p' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(484): Instantiation of 'asj_nco_as_m_cen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(497): Instantiation of 'asj_nco_as_m_cen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(510): Instantiation of 'segment_sel' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(524): Instantiation of 'asj_nco_mob_rw' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(532): Instantiation of 'asj_nco_mob_rw' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# ** Error: (vsim-3033) C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v(545): Instantiation of 'asj_nco_isdr' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /NCO_tb/NCO1/nco_test1/nco_ii_0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
#             C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/simulation/modelsim/nco_test
# Loading work.tlv5618a_device
# Loading work.tlv5618a_interface
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./NCO_run_msim_rtl_verilog.do PAUSED at line 20
# End time: 11:40:18 on Dec 05,2018, Elapsed time: 0:00:10
# Errors: 16, Warnings: 0
