Info: Generated by version: 24.3.1 build 102
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ed_synth.qsys --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ed_synth --family="Agilex 5" --part=A5ED065BB32AE6SR0
Progress: Loading qii/ed_synth.qsys
Progress: Reading input file
Progress: Parameterizing module axil_driver_0
Progress: Parameterizing module emif_io96b_lpddr4_0
Progress: Parameterizing module reset_handler
Progress: Parameterizing module rrip
Progress: Parameterizing module traffic_generator
Progress: Parameterizing module user_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ed_synth.traffic_generator: Warnings found in IP parameterization.
Info: ed_synth: "Transforming system: ed_synth"
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awcache signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awuser signal 1 bit wide, but the slave is 14 bit wide.
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has arcache signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has aruser signal 1 bit wide, but the slave is 14 bit wide.
Info: ed_synth: "Naming system components in system: ed_synth"
Info: ed_synth: "Processing generation queue"
Info: ed_synth: "Generating: ed_synth"
Info: ed_synth: "Generating: ed_synth_axil_driver_0"
Info: ed_synth: "Generating: ed_synth_emif_io96b_lpddr4_0"
Info: ed_synth: "Generating: ed_synth_reset_handler"
Info: ed_synth: "Generating: ed_synth_rrip"
Info: ed_synth: "Generating: ed_synth_traffic_generator"
Info: ed_synth: "Generating: ed_synth_user_pll"
Info: ed_synth: "Generating: ed_synth_altera_mm_interconnect_1920_kv4667a"
Info: ed_synth: "Generating: altera_reset_controller"
Info: ed_synth: "Generating: ed_synth_altera_merlin_axi_translator_1972_npbsrda"
Info: ed_synth: Done "ed_synth" with 10 modules, 6 files
Info: Finished: Create HDL design files for synthesis
