//--------------------------------------------------------------------------------
// Auto-generated by Migen (7507a2b) & LiteX (ac33e15) on 2021-11-16 06:49:59
//--------------------------------------------------------------------------------
module mgmt_core(
`ifdef USE_POWER_PINS
    inout vdd,	    /* 1.8V domain */
    inout vss,
`endif
	input wire core_clk,
	input wire core_rst,
	output wire mgmt_soc_dff_EN,
	output wire [3:0] mgmt_soc_dff_WE,
	output wire [7:0] mgmt_soc_dff_A,
	output wire [31:0] mgmt_soc_dff_Di,
	input wire [31:0] mgmt_soc_dff_Do,
	output wire sram_ro_clk,
	output wire sram_ro_csb,
	output wire [7:0] sram_ro_addr,
	output wire [31:0] sram_ro_data,
	output wire flash_cs_n,
	output reg flash_clk,
	output reg flash_io0_oeb,
	input wire flash_io1_oeb,
	input wire flash_io2_oeb,
	input wire flash_io3_oeb,
	output reg flash_io0_do,
	input wire flash_io1_do,
	input wire flash_io2_do,
	input wire flash_io3_do,
	input wire flash_io0_di,
	input wire flash_io1_di,
	input wire flash_io2_di,
	input wire flash_io3_di,
	output reg spi_clk,
	output reg spi_cs_n,
	output reg spi_mosi,
	input wire spi_miso,
	output wire spi_sdoenb,
	output wire mprj_wb_iena,
	output wire mprj_cyc_o,
	output wire mprj_stb_o,
	output wire mprj_we_o,
	output wire [3:0] mprj_sel_o,
	output wire [31:0] mprj_adr_o,
	output wire [31:0] mprj_dat_o,
	input wire [31:0] mprj_dat_i,
	input wire mprj_ack_i,
	input wire [31:0] hk_dat_i,
	output wire hk_stb_o,
	input wire hk_ack_i,
	input wire debug_rx,
	output reg debug_tx,
	output wire debug_oeb,
	input wire ser_rx,
	output reg ser_tx,
	output wire gpio_out_pad,
	input wire gpio_in_pad,
	output wire gpio_outenb_pad,
	output wire gpio_inenb_pad,
	output wire gpio_mode0_pad,
	output wire gpio_mode1_pad,
	output reg [127:0] la_output,
	input wire [127:0] la_input,
	output reg [127:0] la_oenb,
	output reg [127:0] la_iena,
	output wire qspi_enabled,
	output wire uart_enabled,
	output wire spi_enabled,
	output wire debug_mode,
	output wire trap,
	output wire [2:0] user_irq_ena,
	input wire [5:0] user_irq
);

wire sys_clk;
wire sys_rst;
wire por_clk;
reg int_rst = 1'd1;
reg soc_rst = 1'd0;
wire cpu_rst;
reg [1:0] reset_storage = 2'd0;
reg reset_re = 1'd0;
reg [31:0] scratch_storage = 32'd305419896;
reg scratch_re = 1'd0;
wire [31:0] bus_errors_status;
wire bus_errors_we;
reg bus_errors_re = 1'd0;
wire bus_error;
reg [31:0] bus_errors = 32'd0;
wire picorv32_trap;
wire picorv32_reset;
reg [31:0] picorv32_interrupt = 32'd0;
wire [29:0] picorv32_idbus_adr;
wire [31:0] picorv32_idbus_dat_w;
wire [31:0] picorv32_idbus_dat_r;
wire [3:0] picorv32_idbus_sel;
wire picorv32_idbus_cyc;
wire picorv32_idbus_stb;
wire picorv32_idbus_ack;
wire picorv32_idbus_we;
wire [2:0] picorv32_idbus_cti;
wire [1:0] picorv32_idbus_bte;
wire picorv32_idbus_err;
wire picorv32_mem_valid;
wire picorv32_mem_instr;
wire picorv32_mem_ready;
wire [31:0] picorv32_mem_addr;
wire [31:0] picorv32_mem_wdata;
wire [3:0] picorv32_mem_wstrb;
wire [31:0] picorv32_mem_rdata;
wire picorv320;
wire picorv321;
wire [31:0] picorv322;
wire [31:0] picorv323;
wire [3:0] picorv324;
wire picorv325;
wire [31:0] picorv326;
wire [31:0] picorv327;
wire [31:0] picorv328;
wire [31:0] picorv329;
wire [29:0] dff_bus_adr;
wire [31:0] dff_bus_dat_w;
wire [31:0] dff_bus_dat_r;
wire [3:0] dff_bus_sel;
wire dff_bus_cyc;
wire dff_bus_stb;
reg dff_bus_ack = 1'd0;
wire dff_bus_we;
wire [2:0] dff_bus_cti;
wire [1:0] dff_bus_bte;
reg dff_bus_err = 1'd0;
wire [31:0] dff_di;
wire [31:0] dff_do;
wire dff_we;
wire dff_en;
wire [29:0] sram_bus_adr;
wire [31:0] sram_bus_dat_w;
wire [31:0] sram_bus_dat_r;
wire [3:0] sram_bus_sel;
wire sram_bus_cyc;
wire sram_bus_stb;
reg sram_bus_ack = 1'd0;
wire sram_bus_we;
wire [2:0] sram_bus_cti;
wire [1:0] sram_bus_bte;
reg sram_bus_err = 1'd0;
wire [31:0] sram_datain;
wire [31:0] sram_dataout;
reg [3:0] sram_maskwren = 4'd0;
wire sram_wren_b;
wire sram_cs_b;
reg sram_clk1 = 1'd0;
reg sram_cs_b1 = 1'd0;
reg [8:0] sram_adr1 = 9'd0;
wire [31:0] sram_dataout1;
reg litespisdrphycore_source_valid = 1'd0;
wire litespisdrphycore_source_ready;
reg litespisdrphycore_source_first = 1'd0;
reg litespisdrphycore_source_last = 1'd0;
wire [31:0] litespisdrphycore_source_payload_data;
wire litespisdrphycore_sink_valid;
reg litespisdrphycore_sink_ready = 1'd0;
wire litespisdrphycore_sink_first;
wire litespisdrphycore_sink_last;
wire [31:0] litespisdrphycore_sink_payload_data;
wire [5:0] litespisdrphycore_sink_payload_len;
wire [3:0] litespisdrphycore_sink_payload_width;
wire [7:0] litespisdrphycore_sink_payload_mask;
wire litespisdrphycore_cs;
wire [7:0] litespisdrphycore_spi_clk_divisor;
reg [7:0] litespisdrphycore_storage = 8'd1;
reg litespisdrphycore_re = 1'd0;
wire [7:0] litespisdrphycore_div;
wire [7:0] litespisdrphycore_sample_cnt;
wire [7:0] litespisdrphycore_update_cnt;
wire litespisdrphycore_posedge;
wire litespisdrphycore_negedge;
wire litespisdrphycore_sample;
wire litespisdrphycore_update;
reg litespisdrphycore_en = 1'd0;
reg [7:0] litespisdrphycore_cnt = 8'd0;
reg litespisdrphycore_en_int = 1'd0;
reg litespisdrphycore_clk = 1'd0;
reg litespisdrphycore_posedge_reg = 1'd0;
reg litespisdrphycore_posedge_reg2 = 1'd0;
wire litespisdrphycore_wait;
wire litespisdrphycore_done;
reg [3:0] litespisdrphycore_count = 4'd11;
wire litespisdrphycore_cs_enable;
reg litespisdrphycore_dq_o = 1'd0;
reg [1:0] litespisdrphycore_dq_i = 2'd0;
wire litespisdrphycore_dq_oe;
reg [7:0] litespisdrphycore_sr_cnt = 8'd0;
reg litespisdrphycore_sr_out_load = 1'd0;
reg litespisdrphycore_sr_out_shift = 1'd0;
reg [31:0] litespisdrphycore_sr_out = 32'd0;
reg litespisdrphycore_sr_in_shift = 1'd0;
reg [31:0] litespisdrphycore_sr_in = 32'd0;
reg litespisdrphycore0 = 1'd0;
reg [1:0] litespisdrphycore1 = 2'd0;
reg [3:0] litespisdrphycore2 = 4'd0;
reg [7:0] litespisdrphycore3 = 8'd0;
wire crossbar_source_valid;
wire crossbar_source_ready;
wire crossbar_source_first;
wire crossbar_source_last;
wire [31:0] crossbar_source_payload_data;
wire [5:0] crossbar_source_payload_len;
wire [3:0] crossbar_source_payload_width;
wire [7:0] crossbar_source_payload_mask;
wire crossbar_sink_valid;
wire crossbar_sink_ready;
wire crossbar_sink_first;
wire crossbar_sink_last;
wire [31:0] crossbar_sink_payload_data;
reg crossbar_cs = 1'd0;
reg litespimmap_source_valid = 1'd0;
wire litespimmap_source_ready;
reg litespimmap_source_first = 1'd0;
reg litespimmap_source_last = 1'd0;
reg [31:0] litespimmap_source_payload_data = 32'd0;
reg [5:0] litespimmap_source_payload_len = 6'd0;
reg [3:0] litespimmap_source_payload_width = 4'd0;
reg [7:0] litespimmap_source_payload_mask = 8'd0;
wire litespimmap_sink_valid;
reg litespimmap_sink_ready = 1'd0;
wire litespimmap_sink_first;
wire litespimmap_sink_last;
wire [31:0] litespimmap_sink_payload_data;
wire [29:0] litespimmap_bus_adr;
wire [31:0] litespimmap_bus_dat_w;
reg [31:0] litespimmap_bus_dat_r = 32'd0;
wire [3:0] litespimmap_bus_sel;
wire litespimmap_bus_cyc;
wire litespimmap_bus_stb;
reg litespimmap_bus_ack = 1'd0;
wire litespimmap_bus_we;
wire [2:0] litespimmap_bus_cti;
wire [1:0] litespimmap_bus_bte;
reg litespimmap_bus_err = 1'd0;
reg litespimmap_cs = 1'd0;
reg litespimmap_burst_cs = 1'd0;
reg [29:0] litespimmap_burst_adr = 30'd0;
reg litespimmap_wait = 1'd0;
wire litespimmap_done;
reg [8:0] litespimmap_count = 9'd256;
reg [7:0] litespimmap_storage = 8'd0;
reg litespimmap_re = 1'd0;
wire [7:0] litespimmap_spi_dummy_bits;
reg [31:0] litespimmap_dummy = 32'd57005;
reg [1:0] litespimmap = 2'd0;
wire port_mmap_user_port_source_valid;
wire port_mmap_user_port_source_ready;
wire port_mmap_user_port_source_first;
wire port_mmap_user_port_source_last;
wire [31:0] port_mmap_user_port_source_payload_data;
wire port_mmap_user_port_sink_valid;
wire port_mmap_user_port_sink_ready;
wire port_mmap_user_port_sink_first;
wire port_mmap_user_port_sink_last;
wire [31:0] port_mmap_user_port_sink_payload_data;
wire [5:0] port_mmap_user_port_sink_payload_len;
wire [3:0] port_mmap_user_port_sink_payload_width;
wire [7:0] port_mmap_user_port_sink_payload_mask;
wire port_mmap_internal_port_source_valid;
wire port_mmap_internal_port_source_ready;
wire port_mmap_internal_port_source_first;
wire port_mmap_internal_port_source_last;
wire [31:0] port_mmap_internal_port_source_payload_data;
wire port_mmap_internal_port_sink_valid;
wire port_mmap_internal_port_sink_ready;
wire port_mmap_internal_port_sink_first;
wire port_mmap_internal_port_sink_last;
wire [31:0] port_mmap_internal_port_sink_payload_data;
wire [5:0] port_mmap_internal_port_sink_payload_len;
wire [3:0] port_mmap_internal_port_sink_payload_width;
wire [7:0] port_mmap_internal_port_sink_payload_mask;
wire port_mmap_request;
wire master_sink_sink_valid;
wire master_sink_sink_ready;
wire master_sink_sink_first;
wire master_sink_sink_last;
wire [31:0] master_sink_sink_payload_data;
wire master_source_source_valid;
wire master_source_source_ready;
wire master_source_source_first;
wire master_source_source_last;
wire [31:0] master_source_source_payload_data;
wire [5:0] master_source_source_payload_len;
wire [3:0] master_source_source_payload_width;
wire [7:0] master_source_source_payload_mask;
wire master_cs;
reg master_cs_storage = 1'd0;
reg master_cs_re = 1'd0;
wire [7:0] master_len;
wire [3:0] master_width;
wire [7:0] master_mask;
reg [23:0] master_phyconfig_storage = 24'd0;
reg master_phyconfig_re = 1'd0;
reg master_rxtx_re = 1'd0;
wire [31:0] master_rxtx_r;
reg master_rxtx_we = 1'd0;
wire [31:0] master_rxtx_w;
wire master_tx_ready;
wire master_rx_ready;
reg [1:0] master_status_status = 2'd0;
wire master_status_we;
reg master_status_re = 1'd0;
wire master_tx_fifo_sink_valid;
wire master_tx_fifo_sink_ready;
reg master_tx_fifo_sink_first = 1'd0;
wire master_tx_fifo_sink_last;
wire [31:0] master_tx_fifo_sink_payload_data;
wire [5:0] master_tx_fifo_sink_payload_len;
wire [3:0] master_tx_fifo_sink_payload_width;
wire [7:0] master_tx_fifo_sink_payload_mask;
reg master_tx_fifo_source_valid = 1'd0;
wire master_tx_fifo_source_ready;
reg master_tx_fifo_source_first = 1'd0;
reg master_tx_fifo_source_last = 1'd0;
reg [31:0] master_tx_fifo_source_payload_data = 32'd0;
reg [5:0] master_tx_fifo_source_payload_len = 6'd0;
reg [3:0] master_tx_fifo_source_payload_width = 4'd0;
reg [7:0] master_tx_fifo_source_payload_mask = 8'd0;
wire master_rx_fifo_sink_valid;
wire master_rx_fifo_sink_ready;
wire master_rx_fifo_sink_first;
wire master_rx_fifo_sink_last;
wire [31:0] master_rx_fifo_sink_payload_data;
reg master_rx_fifo_source_valid = 1'd0;
wire master_rx_fifo_source_ready;
reg master_rx_fifo_source_first = 1'd0;
reg master_rx_fifo_source_last = 1'd0;
reg [31:0] master_rx_fifo_source_payload_data = 32'd0;
wire port_master_user_port_source_valid;
wire port_master_user_port_source_ready;
wire port_master_user_port_source_first;
wire port_master_user_port_source_last;
wire [31:0] port_master_user_port_source_payload_data;
wire port_master_user_port_sink_valid;
wire port_master_user_port_sink_ready;
wire port_master_user_port_sink_first;
wire port_master_user_port_sink_last;
wire [31:0] port_master_user_port_sink_payload_data;
wire [5:0] port_master_user_port_sink_payload_len;
wire [3:0] port_master_user_port_sink_payload_width;
wire [7:0] port_master_user_port_sink_payload_mask;
wire port_master_internal_port_source_valid;
wire port_master_internal_port_source_ready;
wire port_master_internal_port_source_first;
wire port_master_internal_port_source_last;
wire [31:0] port_master_internal_port_source_payload_data;
wire port_master_internal_port_sink_valid;
wire port_master_internal_port_sink_ready;
wire port_master_internal_port_sink_first;
wire port_master_internal_port_sink_last;
wire [31:0] port_master_internal_port_sink_payload_data;
wire [5:0] port_master_internal_port_sink_payload_len;
wire [3:0] port_master_internal_port_sink_payload_width;
wire [7:0] port_master_internal_port_sink_payload_mask;
wire port_master_request;
wire spi_master_start0;
wire [7:0] spi_master_length0;
reg spi_master_done0 = 1'd0;
reg spi_master_irq = 1'd0;
wire [7:0] spi_master_mosi;
reg [7:0] spi_master_miso = 8'd0;
wire spi_master_cs;
wire spi_master_cs_mode;
wire spi_master_loopback;
wire [15:0] spi_master_clk_divider0;
reg spi_master_start1 = 1'd0;
wire [7:0] spi_master_length1;
reg [15:0] spi_master_control_storage = 16'd0;
reg spi_master_control_re = 1'd0;
wire spi_master_done1;
wire spi_master_status_status;
wire spi_master_status_we;
reg spi_master_status_re = 1'd0;
reg [7:0] spi_master_mosi_storage = 8'd0;
reg spi_master_mosi_re = 1'd0;
wire [7:0] spi_master_miso_status;
wire spi_master_miso_we;
reg spi_master_miso_re = 1'd0;
wire spi_master_sel;
wire spi_master_mode0;
reg [16:0] spi_master_cs_storage = 17'd1;
reg spi_master_cs_re = 1'd0;
wire spi_master_mode1;
reg spi_master_loopback_storage = 1'd0;
reg spi_master_loopback_re = 1'd0;
reg spi_master_clk_enable = 1'd0;
reg spi_master_xfer_enable = 1'd0;
reg [2:0] spi_master_count = 3'd0;
reg spi_master_mosi_latch = 1'd0;
reg spi_master_miso_latch = 1'd0;
reg [15:0] spi_master_clk_divider1 = 16'd0;
wire spi_master_clk_rise;
wire spi_master_clk_fall;
reg [7:0] spi_master_mosi_data = 8'd0;
reg [2:0] spi_master_mosi_sel = 3'd0;
reg [7:0] spi_master_miso_data = 8'd0;
reg [15:0] spimaster_storage = 16'd100;
reg spimaster_re = 1'd0;
wire [29:0] mprj_adr;
wire [31:0] mprj_dat_w;
wire [31:0] mprj_dat_r;
wire [3:0] mprj_sel;
wire mprj_cyc;
wire mprj_stb;
wire mprj_ack;
wire mprj_we;
wire [2:0] mprj_cti;
wire [1:0] mprj_bte;
reg mprj_err = 1'd0;
reg mprj_wb_iena_storage = 1'd0;
reg mprj_wb_iena_re = 1'd0;
wire [29:0] hk_adr;
wire [31:0] hk_dat_w;
wire [31:0] hk_dat_r;
wire [3:0] hk_sel;
wire hk_cyc;
wire hk_stb;
wire hk_ack;
wire hk_we;
wire [2:0] hk_cti;
wire [1:0] hk_bte;
reg hk_err = 1'd0;
reg debug_tx_sink_valid = 1'd0;
reg debug_tx_sink_ready = 1'd0;
wire debug_tx_sink_last;
reg [7:0] debug_tx_sink_payload_data = 8'd0;
reg [7:0] debug_tx_data = 8'd0;
reg [3:0] debug_tx_count = 4'd0;
reg debug_tx_enable = 1'd0;
reg debug_tx_tick = 1'd0;
reg [31:0] debug_tx_phase = 32'd0;
reg debug_rx_source_valid = 1'd0;
reg debug_rx_source_ready = 1'd0;
reg [7:0] debug_rx_source_payload_data = 8'd0;
reg [7:0] debug_rx_data = 8'd0;
reg [3:0] debug_rx_count = 4'd0;
reg debug_rx_enable = 1'd0;
reg debug_rx_tick = 1'd0;
reg [31:0] debug_rx_phase = 32'd0;
wire debug_rx_rx;
reg debug_rx_rx_d = 1'd0;
wire [29:0] debug_wishbone_adr;
wire [31:0] debug_wishbone_dat_w;
wire [31:0] debug_wishbone_dat_r;
wire [3:0] debug_wishbone_sel;
reg debug_wishbone_cyc = 1'd0;
reg debug_wishbone_stb = 1'd0;
wire debug_wishbone_ack;
reg debug_wishbone_we = 1'd0;
reg [2:0] debug_wishbone_cti = 3'd0;
reg [1:0] debug_wishbone_bte = 2'd0;
wire debug_wishbone_err;
reg [7:0] debug_cmd = 8'd0;
reg debug_incr = 1'd0;
reg [7:0] debug_length = 8'd0;
reg [31:0] debug_address = 32'd0;
reg [31:0] debug_data = 32'd0;
reg [1:0] debug_bytes_count = 2'd0;
reg [7:0] debug_words_count = 8'd0;
wire debug_reset;
wire debug_wait;
wire debug_done;
reg [19:0] debug_count = 20'd1000000;
reg debug_is_ongoing = 1'd0;
reg debug_oeb_storage = 1'd0;
reg debug_oeb_re = 1'd0;
reg uart_tx_sink_valid = 1'd0;
reg uart_tx_sink_ready = 1'd0;
wire uart_tx_sink_last;
reg [7:0] uart_tx_sink_payload_data = 8'd0;
reg [7:0] uart_tx_data = 8'd0;
reg [3:0] uart_tx_count = 4'd0;
reg uart_tx_enable = 1'd0;
reg uart_tx_tick = 1'd0;
reg [31:0] uart_tx_phase = 32'd0;
reg uart_rx_source_valid = 1'd0;
reg uart_rx_source_ready = 1'd0;
reg [7:0] uart_rx_source_payload_data = 8'd0;
reg [7:0] uart_rx_data = 8'd0;
reg [3:0] uart_rx_count = 4'd0;
reg uart_rx_enable = 1'd0;
reg uart_rx_tick = 1'd0;
reg [31:0] uart_rx_phase = 32'd0;
wire uart_rx_rx;
reg uart_rx_rx_d = 1'd0;
wire [29:0] uart_wishbone_adr;
wire [31:0] uart_wishbone_dat_w;
reg [31:0] uart_wishbone_dat_r = 32'd0;
wire [3:0] uart_wishbone_sel;
reg uart_wishbone_cyc = 1'd0;
reg uart_wishbone_stb = 1'd0;
reg uart_wishbone_ack = 1'd0;
reg uart_wishbone_we = 1'd0;
reg [7:0] uart_cmd = 8'd0;
reg uart_incr = 1'd0;
reg [7:0] uart_length = 8'd0;
reg [31:0] uart_address = 32'd0;
reg [31:0] uart_data = 32'd0;
reg [1:0] uart_bytes_count = 2'd0;
reg [7:0] uart_words_count = 8'd0;
wire uart_reset;
wire uart_wait;
wire uart_done;
reg [19:0] uart_count = 20'd1000000;
reg uart_is_ongoing = 1'd0;
reg gpio_mode1_storage = 1'd0;
reg gpio_mode1_re = 1'd0;
reg gpio_mode0_storage = 1'd0;
reg gpio_mode0_re = 1'd0;
reg gpio_ien_storage = 1'd0;
reg gpio_ien_re = 1'd0;
reg gpio_oe_storage = 1'd0;
reg gpio_oe_re = 1'd0;
wire gpio_in_status;
wire gpio_in_we;
reg gpio_in_re = 1'd0;
reg gpio_out_storage = 1'd0;
reg gpio_out_re = 1'd0;
reg [127:0] la_ien_storage = 128'd0;
reg la_ien_re = 1'd0;
reg [127:0] la_oe_storage = 128'd0;
reg la_oe_re = 1'd0;
reg [127:0] la_in_status = 128'd0;
wire la_in_we;
reg la_in_re = 1'd0;
reg [127:0] la_out_storage = 128'd0;
reg la_out_re = 1'd0;
reg qspi_enabled_storage = 1'd0;
reg qspi_enabled_re = 1'd0;
reg uart_enabled_storage = 1'd0;
reg uart_enabled_re = 1'd0;
reg spi_enabled_storage = 1'd0;
reg spi_enabled_re = 1'd0;
reg debug_mode_storage = 1'd0;
reg debug_mode_re = 1'd0;
reg [2:0] user_irq_ena_storage = 3'd0;
reg user_irq_ena_re = 1'd0;
wire gpioin0_in_status;
wire gpioin0_in_we;
reg gpioin0_in_re = 1'd0;
reg gpioin0_gpioin0_mode_storage = 1'd0;
reg gpioin0_gpioin0_mode_re = 1'd0;
reg gpioin0_gpioin0_edge_storage = 1'd0;
reg gpioin0_gpioin0_edge_re = 1'd0;
wire gpioin0_gpioin0_irq;
reg gpioin0_gpioin0_in_pads_n_d = 1'd0;
wire gpioin0_gpioin0_status;
reg gpioin0_gpioin0_pending = 1'd0;
reg gpioin0_gpioin0_trigger = 1'd0;
reg gpioin0_gpioin0_clear = 1'd0;
reg gpioin0_gpioin0_trigger_d = 1'd0;
wire gpioin1_in_status;
wire gpioin1_in_we;
reg gpioin1_in_re = 1'd0;
reg gpioin1_gpioin1_mode_storage = 1'd0;
reg gpioin1_gpioin1_mode_re = 1'd0;
reg gpioin1_gpioin1_edge_storage = 1'd0;
reg gpioin1_gpioin1_edge_re = 1'd0;
wire gpioin1_gpioin1_irq;
reg gpioin1_gpioin1_in_pads_n_d = 1'd0;
wire gpioin1_gpioin1_status;
reg gpioin1_gpioin1_pending = 1'd0;
reg gpioin1_gpioin1_trigger = 1'd0;
reg gpioin1_gpioin1_clear = 1'd0;
reg gpioin1_gpioin1_trigger_d = 1'd0;
wire gpioin2_in_status;
wire gpioin2_in_we;
reg gpioin2_in_re = 1'd0;
reg gpioin2_gpioin2_mode_storage = 1'd0;
reg gpioin2_gpioin2_mode_re = 1'd0;
reg gpioin2_gpioin2_edge_storage = 1'd0;
reg gpioin2_gpioin2_edge_re = 1'd0;
wire gpioin2_gpioin2_irq;
reg gpioin2_gpioin2_in_pads_n_d = 1'd0;
wire gpioin2_gpioin2_status;
reg gpioin2_gpioin2_pending = 1'd0;
reg gpioin2_gpioin2_trigger = 1'd0;
reg gpioin2_gpioin2_clear = 1'd0;
reg gpioin2_gpioin2_trigger_d = 1'd0;
wire gpioin3_in_status;
wire gpioin3_in_we;
reg gpioin3_in_re = 1'd0;
reg gpioin3_gpioin3_mode_storage = 1'd0;
reg gpioin3_gpioin3_mode_re = 1'd0;
reg gpioin3_gpioin3_edge_storage = 1'd0;
reg gpioin3_gpioin3_edge_re = 1'd0;
wire gpioin3_gpioin3_irq;
reg gpioin3_gpioin3_in_pads_n_d = 1'd0;
wire gpioin3_gpioin3_status;
reg gpioin3_gpioin3_pending = 1'd0;
reg gpioin3_gpioin3_trigger = 1'd0;
reg gpioin3_gpioin3_clear = 1'd0;
reg gpioin3_gpioin3_trigger_d = 1'd0;
wire gpioin4_in_status;
wire gpioin4_in_we;
reg gpioin4_in_re = 1'd0;
reg gpioin4_gpioin4_mode_storage = 1'd0;
reg gpioin4_gpioin4_mode_re = 1'd0;
reg gpioin4_gpioin4_edge_storage = 1'd0;
reg gpioin4_gpioin4_edge_re = 1'd0;
wire gpioin4_gpioin4_irq;
reg gpioin4_gpioin4_in_pads_n_d = 1'd0;
wire gpioin4_gpioin4_status;
reg gpioin4_gpioin4_pending = 1'd0;
reg gpioin4_gpioin4_trigger = 1'd0;
reg gpioin4_gpioin4_clear = 1'd0;
reg gpioin4_gpioin4_trigger_d = 1'd0;
wire gpioin5_in_status;
wire gpioin5_in_we;
reg gpioin5_in_re = 1'd0;
reg gpioin5_gpioin5_mode_storage = 1'd0;
reg gpioin5_gpioin5_mode_re = 1'd0;
reg gpioin5_gpioin5_edge_storage = 1'd0;
reg gpioin5_gpioin5_edge_re = 1'd0;
wire gpioin5_gpioin5_irq;
reg gpioin5_gpioin5_in_pads_n_d = 1'd0;
wire gpioin5_gpioin5_status;
reg gpioin5_gpioin5_pending = 1'd0;
reg gpioin5_gpioin5_trigger = 1'd0;
reg gpioin5_gpioin5_clear = 1'd0;
reg gpioin5_gpioin5_trigger_d = 1'd0;
reg [1:0] litespiphy_state = 2'd0;
reg [1:0] litespiphy_next_state = 2'd0;
reg [7:0] litespisdrphycore_sr_cnt_litespiphy_next_value = 8'd0;
reg litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd0;
wire [1:0] litespi_request;
reg litespi_grant = 1'd0;
reg litespi_tx_mux_source_valid = 1'd0;
wire litespi_tx_mux_source_ready;
reg litespi_tx_mux_source_first = 1'd0;
reg litespi_tx_mux_source_last = 1'd0;
reg [31:0] litespi_tx_mux_source_payload_data = 32'd0;
reg [5:0] litespi_tx_mux_source_payload_len = 6'd0;
reg [3:0] litespi_tx_mux_source_payload_width = 4'd0;
reg [7:0] litespi_tx_mux_source_payload_mask = 8'd0;
wire litespi_tx_mux_endpoint0_sink_valid;
reg litespi_tx_mux_endpoint0_sink_ready = 1'd0;
wire litespi_tx_mux_endpoint0_sink_first;
wire litespi_tx_mux_endpoint0_sink_last;
wire [31:0] litespi_tx_mux_endpoint0_sink_payload_data;
wire [5:0] litespi_tx_mux_endpoint0_sink_payload_len;
wire [3:0] litespi_tx_mux_endpoint0_sink_payload_width;
wire [7:0] litespi_tx_mux_endpoint0_sink_payload_mask;
wire litespi_tx_mux_endpoint1_sink_valid;
reg litespi_tx_mux_endpoint1_sink_ready = 1'd0;
wire litespi_tx_mux_endpoint1_sink_first;
wire litespi_tx_mux_endpoint1_sink_last;
wire [31:0] litespi_tx_mux_endpoint1_sink_payload_data;
wire [5:0] litespi_tx_mux_endpoint1_sink_payload_len;
wire [3:0] litespi_tx_mux_endpoint1_sink_payload_width;
wire [7:0] litespi_tx_mux_endpoint1_sink_payload_mask;
wire litespi_tx_mux_sel;
wire litespi_rx_demux_sink_valid;
reg litespi_rx_demux_sink_ready = 1'd0;
wire litespi_rx_demux_sink_first;
wire litespi_rx_demux_sink_last;
wire [31:0] litespi_rx_demux_sink_payload_data;
reg litespi_rx_demux_endpoint0_source_valid = 1'd0;
wire litespi_rx_demux_endpoint0_source_ready;
reg litespi_rx_demux_endpoint0_source_first = 1'd0;
reg litespi_rx_demux_endpoint0_source_last = 1'd0;
reg [31:0] litespi_rx_demux_endpoint0_source_payload_data = 32'd0;
reg litespi_rx_demux_endpoint1_source_valid = 1'd0;
wire litespi_rx_demux_endpoint1_source_ready;
reg litespi_rx_demux_endpoint1_source_first = 1'd0;
reg litespi_rx_demux_endpoint1_source_last = 1'd0;
reg [31:0] litespi_rx_demux_endpoint1_source_payload_data = 32'd0;
wire litespi_rx_demux_sel;
reg [3:0] litespi_state = 4'd0;
reg [3:0] litespi_next_state = 4'd0;
reg litespimmap_burst_cs_litespi_next_value0 = 1'd0;
reg litespimmap_burst_cs_litespi_next_value_ce0 = 1'd0;
reg [29:0] litespimmap_burst_adr_litespi_next_value1 = 30'd0;
reg litespimmap_burst_adr_litespi_next_value_ce1 = 1'd0;
reg [1:0] spimaster_state = 2'd0;
reg [1:0] spimaster_next_state = 2'd0;
reg [2:0] spi_master_count_spimaster_next_value = 3'd0;
reg spi_master_count_spimaster_next_value_ce = 1'd0;
reg uartwishbonebridge0_rs232phytx0_state = 1'd0;
reg uartwishbonebridge0_rs232phytx0_next_state = 1'd0;
reg [3:0] debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value0 = 4'd0;
reg debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value_ce0 = 1'd0;
reg debug_tx_uartwishbonebridge0_rs232phytx0_next_value1 = 1'd0;
reg debug_tx_uartwishbonebridge0_rs232phytx0_next_value_ce1 = 1'd0;
reg [7:0] debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value2 = 8'd0;
reg debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value_ce2 = 1'd0;
reg uartwishbonebridge0_rs232phyrx0_state = 1'd0;
reg uartwishbonebridge0_rs232phyrx0_next_state = 1'd0;
reg [3:0] debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value0 = 4'd0;
reg debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value_ce0 = 1'd0;
reg [7:0] debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value1 = 8'd0;
reg debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value_ce1 = 1'd0;
reg [2:0] uartwishbonebridge0_state = 3'd0;
reg [2:0] uartwishbonebridge0_next_state = 3'd0;
reg [1:0] debug_bytes_count_uartwishbonebridge0_next_value0 = 2'd0;
reg debug_bytes_count_uartwishbonebridge0_next_value_ce0 = 1'd0;
reg [7:0] debug_words_count_uartwishbonebridge0_next_value1 = 8'd0;
reg debug_words_count_uartwishbonebridge0_next_value_ce1 = 1'd0;
reg [7:0] debug_cmd_uartwishbonebridge0_next_value2 = 8'd0;
reg debug_cmd_uartwishbonebridge0_next_value_ce2 = 1'd0;
reg [7:0] debug_length_uartwishbonebridge0_next_value3 = 8'd0;
reg debug_length_uartwishbonebridge0_next_value_ce3 = 1'd0;
reg [31:0] debug_address_uartwishbonebridge0_next_value4 = 32'd0;
reg debug_address_uartwishbonebridge0_next_value_ce4 = 1'd0;
reg debug_incr_uartwishbonebridge0_next_value5 = 1'd0;
reg debug_incr_uartwishbonebridge0_next_value_ce5 = 1'd0;
reg [31:0] debug_data_uartwishbonebridge0_next_value6 = 32'd0;
reg debug_data_uartwishbonebridge0_next_value_ce6 = 1'd0;
reg uartwishbonebridge1_rs232phytx1_state = 1'd0;
reg uartwishbonebridge1_rs232phytx1_next_state = 1'd0;
reg [3:0] uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value0 = 4'd0;
reg uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value_ce0 = 1'd0;
reg platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value1 = 1'd0;
reg platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value_ce1 = 1'd0;
reg [7:0] uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value2 = 8'd0;
reg uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value_ce2 = 1'd0;
reg uartwishbonebridge1_rs232phyrx1_state = 1'd0;
reg uartwishbonebridge1_rs232phyrx1_next_state = 1'd0;
reg [3:0] uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value0 = 4'd0;
reg uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value_ce0 = 1'd0;
reg [7:0] uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value1 = 8'd0;
reg uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value_ce1 = 1'd0;
reg [2:0] uartwishbonebridge1_state = 3'd0;
reg [2:0] uartwishbonebridge1_next_state = 3'd0;
reg [1:0] uart_bytes_count_uartwishbonebridge1_next_value0 = 2'd0;
reg uart_bytes_count_uartwishbonebridge1_next_value_ce0 = 1'd0;
reg [7:0] uart_words_count_uartwishbonebridge1_next_value1 = 8'd0;
reg uart_words_count_uartwishbonebridge1_next_value_ce1 = 1'd0;
reg [7:0] uart_cmd_uartwishbonebridge1_next_value2 = 8'd0;
reg uart_cmd_uartwishbonebridge1_next_value_ce2 = 1'd0;
reg [7:0] uart_length_uartwishbonebridge1_next_value3 = 8'd0;
reg uart_length_uartwishbonebridge1_next_value_ce3 = 1'd0;
reg [31:0] uart_address_uartwishbonebridge1_next_value4 = 32'd0;
reg uart_address_uartwishbonebridge1_next_value_ce4 = 1'd0;
reg uart_incr_uartwishbonebridge1_next_value5 = 1'd0;
reg uart_incr_uartwishbonebridge1_next_value_ce5 = 1'd0;
reg [31:0] uart_data_uartwishbonebridge1_next_value6 = 32'd0;
reg uart_data_uartwishbonebridge1_next_value_ce6 = 1'd0;
wire gpioin0_i00;
wire gpioin0_status_status;
wire gpioin0_status_we;
reg gpioin0_status_re = 1'd0;
wire gpioin0_i01;
wire gpioin0_pending_status;
wire gpioin0_pending_we;
reg gpioin0_pending_re = 1'd0;
reg gpioin0_pending_r = 1'd0;
wire gpioin0_i02;
reg gpioin0_enable_storage = 1'd0;
reg gpioin0_enable_re = 1'd0;
wire gpioin1_i00;
wire gpioin1_status_status;
wire gpioin1_status_we;
reg gpioin1_status_re = 1'd0;
wire gpioin1_i01;
wire gpioin1_pending_status;
wire gpioin1_pending_we;
reg gpioin1_pending_re = 1'd0;
reg gpioin1_pending_r = 1'd0;
wire gpioin1_i02;
reg gpioin1_enable_storage = 1'd0;
reg gpioin1_enable_re = 1'd0;
wire gpioin2_i00;
wire gpioin2_status_status;
wire gpioin2_status_we;
reg gpioin2_status_re = 1'd0;
wire gpioin2_i01;
wire gpioin2_pending_status;
wire gpioin2_pending_we;
reg gpioin2_pending_re = 1'd0;
reg gpioin2_pending_r = 1'd0;
wire gpioin2_i02;
reg gpioin2_enable_storage = 1'd0;
reg gpioin2_enable_re = 1'd0;
wire gpioin3_i00;
wire gpioin3_status_status;
wire gpioin3_status_we;
reg gpioin3_status_re = 1'd0;
wire gpioin3_i01;
wire gpioin3_pending_status;
wire gpioin3_pending_we;
reg gpioin3_pending_re = 1'd0;
reg gpioin3_pending_r = 1'd0;
wire gpioin3_i02;
reg gpioin3_enable_storage = 1'd0;
reg gpioin3_enable_re = 1'd0;
wire gpioin4_i00;
wire gpioin4_status_status;
wire gpioin4_status_we;
reg gpioin4_status_re = 1'd0;
wire gpioin4_i01;
wire gpioin4_pending_status;
wire gpioin4_pending_we;
reg gpioin4_pending_re = 1'd0;
reg gpioin4_pending_r = 1'd0;
wire gpioin4_i02;
reg gpioin4_enable_storage = 1'd0;
reg gpioin4_enable_re = 1'd0;
wire gpioin5_i00;
wire gpioin5_status_status;
wire gpioin5_status_we;
reg gpioin5_status_re = 1'd0;
wire gpioin5_i01;
wire gpioin5_pending_status;
wire gpioin5_pending_we;
reg gpioin5_pending_re = 1'd0;
reg gpioin5_pending_r = 1'd0;
wire gpioin5_i02;
reg gpioin5_enable_storage = 1'd0;
reg gpioin5_enable_re = 1'd0;
reg [13:0] mgmtsoc_adr = 14'd0;
reg mgmtsoc_we = 1'd0;
reg [31:0] mgmtsoc_dat_w = 32'd0;
wire [31:0] mgmtsoc_dat_r;
wire [29:0] mgmtsoc_wishbone_adr;
wire [31:0] mgmtsoc_wishbone_dat_w;
reg [31:0] mgmtsoc_wishbone_dat_r = 32'd0;
wire [3:0] mgmtsoc_wishbone_sel;
wire mgmtsoc_wishbone_cyc;
wire mgmtsoc_wishbone_stb;
reg mgmtsoc_wishbone_ack = 1'd0;
wire mgmtsoc_wishbone_we;
wire [2:0] mgmtsoc_wishbone_cti;
wire [1:0] mgmtsoc_wishbone_bte;
reg mgmtsoc_wishbone_err = 1'd0;
wire [29:0] shared_adr;
wire [31:0] shared_dat_w;
reg [31:0] shared_dat_r = 32'd0;
wire [3:0] shared_sel;
wire shared_cyc;
wire shared_stb;
reg shared_ack = 1'd0;
wire shared_we;
wire [2:0] shared_cti;
wire [1:0] shared_bte;
wire shared_err;
wire [1:0] request;
reg grant = 1'd0;
reg [5:0] slave_sel = 6'd0;
reg [5:0] slave_sel_r = 6'd0;
reg error = 1'd0;
wire wait_1;
wire done;
reg [19:0] count = 20'd1000000;
wire [13:0] interface0_bank_bus_adr;
wire interface0_bank_bus_we;
wire [31:0] interface0_bank_bus_dat_w;
reg [31:0] interface0_bank_bus_dat_r = 32'd0;
reg csrbank0_reset0_re = 1'd0;
wire [1:0] csrbank0_reset0_r;
reg csrbank0_reset0_we = 1'd0;
wire [1:0] csrbank0_reset0_w;
reg csrbank0_scratch0_re = 1'd0;
wire [31:0] csrbank0_scratch0_r;
reg csrbank0_scratch0_we = 1'd0;
wire [31:0] csrbank0_scratch0_w;
reg csrbank0_bus_errors_re = 1'd0;
wire [31:0] csrbank0_bus_errors_r;
reg csrbank0_bus_errors_we = 1'd0;
wire [31:0] csrbank0_bus_errors_w;
wire csrbank0_sel;
wire [13:0] interface1_bank_bus_adr;
wire interface1_bank_bus_we;
wire [31:0] interface1_bank_bus_dat_w;
reg [31:0] interface1_bank_bus_dat_r = 32'd0;
reg csrbank1_out0_re = 1'd0;
wire csrbank1_out0_r;
reg csrbank1_out0_we = 1'd0;
wire csrbank1_out0_w;
wire csrbank1_sel;
wire [13:0] interface2_bank_bus_adr;
wire interface2_bank_bus_we;
wire [31:0] interface2_bank_bus_dat_w;
reg [31:0] interface2_bank_bus_dat_r = 32'd0;
reg csrbank2_out0_re = 1'd0;
wire csrbank2_out0_r;
reg csrbank2_out0_we = 1'd0;
wire csrbank2_out0_w;
wire csrbank2_sel;
wire [13:0] interface3_bank_bus_adr;
wire interface3_bank_bus_we;
wire [31:0] interface3_bank_bus_dat_w;
reg [31:0] interface3_bank_bus_dat_r = 32'd0;
reg csrbank3_mmap_dummy_bits0_re = 1'd0;
wire [7:0] csrbank3_mmap_dummy_bits0_r;
reg csrbank3_mmap_dummy_bits0_we = 1'd0;
wire [7:0] csrbank3_mmap_dummy_bits0_w;
reg csrbank3_master_cs0_re = 1'd0;
wire csrbank3_master_cs0_r;
reg csrbank3_master_cs0_we = 1'd0;
wire csrbank3_master_cs0_w;
reg csrbank3_master_phyconfig0_re = 1'd0;
wire [23:0] csrbank3_master_phyconfig0_r;
reg csrbank3_master_phyconfig0_we = 1'd0;
wire [23:0] csrbank3_master_phyconfig0_w;
reg csrbank3_master_status_re = 1'd0;
wire [1:0] csrbank3_master_status_r;
reg csrbank3_master_status_we = 1'd0;
wire [1:0] csrbank3_master_status_w;
wire csrbank3_sel;
wire [13:0] interface4_bank_bus_adr;
wire interface4_bank_bus_we;
wire [31:0] interface4_bank_bus_dat_w;
reg [31:0] interface4_bank_bus_dat_r = 32'd0;
reg csrbank4_clk_divisor0_re = 1'd0;
wire [7:0] csrbank4_clk_divisor0_r;
reg csrbank4_clk_divisor0_we = 1'd0;
wire [7:0] csrbank4_clk_divisor0_w;
wire csrbank4_sel;
wire [13:0] interface5_bank_bus_adr;
wire interface5_bank_bus_we;
wire [31:0] interface5_bank_bus_dat_w;
reg [31:0] interface5_bank_bus_dat_r = 32'd0;
reg csrbank5_mode10_re = 1'd0;
wire csrbank5_mode10_r;
reg csrbank5_mode10_we = 1'd0;
wire csrbank5_mode10_w;
reg csrbank5_mode00_re = 1'd0;
wire csrbank5_mode00_r;
reg csrbank5_mode00_we = 1'd0;
wire csrbank5_mode00_w;
reg csrbank5_ien0_re = 1'd0;
wire csrbank5_ien0_r;
reg csrbank5_ien0_we = 1'd0;
wire csrbank5_ien0_w;
reg csrbank5_oe0_re = 1'd0;
wire csrbank5_oe0_r;
reg csrbank5_oe0_we = 1'd0;
wire csrbank5_oe0_w;
reg csrbank5_in_re = 1'd0;
wire csrbank5_in_r;
reg csrbank5_in_we = 1'd0;
wire csrbank5_in_w;
reg csrbank5_out0_re = 1'd0;
wire csrbank5_out0_r;
reg csrbank5_out0_we = 1'd0;
wire csrbank5_out0_w;
wire csrbank5_sel;
wire [13:0] interface6_bank_bus_adr;
wire interface6_bank_bus_we;
wire [31:0] interface6_bank_bus_dat_w;
reg [31:0] interface6_bank_bus_dat_r = 32'd0;
reg csrbank6_ien3_re = 1'd0;
wire [31:0] csrbank6_ien3_r;
reg csrbank6_ien3_we = 1'd0;
wire [31:0] csrbank6_ien3_w;
reg csrbank6_ien2_re = 1'd0;
wire [31:0] csrbank6_ien2_r;
reg csrbank6_ien2_we = 1'd0;
wire [31:0] csrbank6_ien2_w;
reg csrbank6_ien1_re = 1'd0;
wire [31:0] csrbank6_ien1_r;
reg csrbank6_ien1_we = 1'd0;
wire [31:0] csrbank6_ien1_w;
reg csrbank6_ien0_re = 1'd0;
wire [31:0] csrbank6_ien0_r;
reg csrbank6_ien0_we = 1'd0;
wire [31:0] csrbank6_ien0_w;
reg csrbank6_oe3_re = 1'd0;
wire [31:0] csrbank6_oe3_r;
reg csrbank6_oe3_we = 1'd0;
wire [31:0] csrbank6_oe3_w;
reg csrbank6_oe2_re = 1'd0;
wire [31:0] csrbank6_oe2_r;
reg csrbank6_oe2_we = 1'd0;
wire [31:0] csrbank6_oe2_w;
reg csrbank6_oe1_re = 1'd0;
wire [31:0] csrbank6_oe1_r;
reg csrbank6_oe1_we = 1'd0;
wire [31:0] csrbank6_oe1_w;
reg csrbank6_oe0_re = 1'd0;
wire [31:0] csrbank6_oe0_r;
reg csrbank6_oe0_we = 1'd0;
wire [31:0] csrbank6_oe0_w;
reg csrbank6_in3_re = 1'd0;
wire [31:0] csrbank6_in3_r;
reg csrbank6_in3_we = 1'd0;
wire [31:0] csrbank6_in3_w;
reg csrbank6_in2_re = 1'd0;
wire [31:0] csrbank6_in2_r;
reg csrbank6_in2_we = 1'd0;
wire [31:0] csrbank6_in2_w;
reg csrbank6_in1_re = 1'd0;
wire [31:0] csrbank6_in1_r;
reg csrbank6_in1_we = 1'd0;
wire [31:0] csrbank6_in1_w;
reg csrbank6_in0_re = 1'd0;
wire [31:0] csrbank6_in0_r;
reg csrbank6_in0_we = 1'd0;
wire [31:0] csrbank6_in0_w;
reg csrbank6_out3_re = 1'd0;
wire [31:0] csrbank6_out3_r;
reg csrbank6_out3_we = 1'd0;
wire [31:0] csrbank6_out3_w;
reg csrbank6_out2_re = 1'd0;
wire [31:0] csrbank6_out2_r;
reg csrbank6_out2_we = 1'd0;
wire [31:0] csrbank6_out2_w;
reg csrbank6_out1_re = 1'd0;
wire [31:0] csrbank6_out1_r;
reg csrbank6_out1_we = 1'd0;
wire [31:0] csrbank6_out1_w;
reg csrbank6_out0_re = 1'd0;
wire [31:0] csrbank6_out0_r;
reg csrbank6_out0_we = 1'd0;
wire [31:0] csrbank6_out0_w;
wire csrbank6_sel;
wire [13:0] interface7_bank_bus_adr;
wire interface7_bank_bus_we;
wire [31:0] interface7_bank_bus_dat_w;
reg [31:0] interface7_bank_bus_dat_r = 32'd0;
reg csrbank7_out0_re = 1'd0;
wire csrbank7_out0_r;
reg csrbank7_out0_we = 1'd0;
wire csrbank7_out0_w;
wire csrbank7_sel;
wire [13:0] interface8_bank_bus_adr;
wire interface8_bank_bus_we;
wire [31:0] interface8_bank_bus_dat_w;
reg [31:0] interface8_bank_bus_dat_r = 32'd0;
reg csrbank8_out0_re = 1'd0;
wire csrbank8_out0_r;
reg csrbank8_out0_we = 1'd0;
wire csrbank8_out0_w;
wire csrbank8_sel;
wire [13:0] interface9_bank_bus_adr;
wire interface9_bank_bus_we;
wire [31:0] interface9_bank_bus_dat_w;
reg [31:0] interface9_bank_bus_dat_r = 32'd0;
reg csrbank9_out0_re = 1'd0;
wire csrbank9_out0_r;
reg csrbank9_out0_we = 1'd0;
wire csrbank9_out0_w;
wire csrbank9_sel;
wire [13:0] interface10_bank_bus_adr;
wire interface10_bank_bus_we;
wire [31:0] interface10_bank_bus_dat_w;
reg [31:0] interface10_bank_bus_dat_r = 32'd0;
reg csrbank10_control0_re = 1'd0;
wire [15:0] csrbank10_control0_r;
reg csrbank10_control0_we = 1'd0;
wire [15:0] csrbank10_control0_w;
reg csrbank10_status_re = 1'd0;
wire csrbank10_status_r;
reg csrbank10_status_we = 1'd0;
wire csrbank10_status_w;
reg csrbank10_mosi0_re = 1'd0;
wire [7:0] csrbank10_mosi0_r;
reg csrbank10_mosi0_we = 1'd0;
wire [7:0] csrbank10_mosi0_w;
reg csrbank10_miso_re = 1'd0;
wire [7:0] csrbank10_miso_r;
reg csrbank10_miso_we = 1'd0;
wire [7:0] csrbank10_miso_w;
reg csrbank10_cs0_re = 1'd0;
wire [16:0] csrbank10_cs0_r;
reg csrbank10_cs0_we = 1'd0;
wire [16:0] csrbank10_cs0_w;
reg csrbank10_loopback0_re = 1'd0;
wire csrbank10_loopback0_r;
reg csrbank10_loopback0_we = 1'd0;
wire csrbank10_loopback0_w;
reg csrbank10_clk_divider0_re = 1'd0;
wire [15:0] csrbank10_clk_divider0_r;
reg csrbank10_clk_divider0_we = 1'd0;
wire [15:0] csrbank10_clk_divider0_w;
wire csrbank10_sel;
wire [13:0] interface11_bank_bus_adr;
wire interface11_bank_bus_we;
wire [31:0] interface11_bank_bus_dat_w;
reg [31:0] interface11_bank_bus_dat_r = 32'd0;
reg csrbank11_out0_re = 1'd0;
wire csrbank11_out0_r;
reg csrbank11_out0_we = 1'd0;
wire csrbank11_out0_w;
wire csrbank11_sel;
wire [13:0] interface12_bank_bus_adr;
wire interface12_bank_bus_we;
wire [31:0] interface12_bank_bus_dat_w;
reg [31:0] interface12_bank_bus_dat_r = 32'd0;
reg csrbank12_in_re = 1'd0;
wire csrbank12_in_r;
reg csrbank12_in_we = 1'd0;
wire csrbank12_in_w;
reg csrbank12_mode0_re = 1'd0;
wire csrbank12_mode0_r;
reg csrbank12_mode0_we = 1'd0;
wire csrbank12_mode0_w;
reg csrbank12_edge0_re = 1'd0;
wire csrbank12_edge0_r;
reg csrbank12_edge0_we = 1'd0;
wire csrbank12_edge0_w;
reg csrbank12_ev_status_re = 1'd0;
wire csrbank12_ev_status_r;
reg csrbank12_ev_status_we = 1'd0;
wire csrbank12_ev_status_w;
reg csrbank12_ev_pending_re = 1'd0;
wire csrbank12_ev_pending_r;
reg csrbank12_ev_pending_we = 1'd0;
wire csrbank12_ev_pending_w;
reg csrbank12_ev_enable0_re = 1'd0;
wire csrbank12_ev_enable0_r;
reg csrbank12_ev_enable0_we = 1'd0;
wire csrbank12_ev_enable0_w;
wire csrbank12_sel;
wire [13:0] interface13_bank_bus_adr;
wire interface13_bank_bus_we;
wire [31:0] interface13_bank_bus_dat_w;
reg [31:0] interface13_bank_bus_dat_r = 32'd0;
reg csrbank13_in_re = 1'd0;
wire csrbank13_in_r;
reg csrbank13_in_we = 1'd0;
wire csrbank13_in_w;
reg csrbank13_mode0_re = 1'd0;
wire csrbank13_mode0_r;
reg csrbank13_mode0_we = 1'd0;
wire csrbank13_mode0_w;
reg csrbank13_edge0_re = 1'd0;
wire csrbank13_edge0_r;
reg csrbank13_edge0_we = 1'd0;
wire csrbank13_edge0_w;
reg csrbank13_ev_status_re = 1'd0;
wire csrbank13_ev_status_r;
reg csrbank13_ev_status_we = 1'd0;
wire csrbank13_ev_status_w;
reg csrbank13_ev_pending_re = 1'd0;
wire csrbank13_ev_pending_r;
reg csrbank13_ev_pending_we = 1'd0;
wire csrbank13_ev_pending_w;
reg csrbank13_ev_enable0_re = 1'd0;
wire csrbank13_ev_enable0_r;
reg csrbank13_ev_enable0_we = 1'd0;
wire csrbank13_ev_enable0_w;
wire csrbank13_sel;
wire [13:0] interface14_bank_bus_adr;
wire interface14_bank_bus_we;
wire [31:0] interface14_bank_bus_dat_w;
reg [31:0] interface14_bank_bus_dat_r = 32'd0;
reg csrbank14_in_re = 1'd0;
wire csrbank14_in_r;
reg csrbank14_in_we = 1'd0;
wire csrbank14_in_w;
reg csrbank14_mode0_re = 1'd0;
wire csrbank14_mode0_r;
reg csrbank14_mode0_we = 1'd0;
wire csrbank14_mode0_w;
reg csrbank14_edge0_re = 1'd0;
wire csrbank14_edge0_r;
reg csrbank14_edge0_we = 1'd0;
wire csrbank14_edge0_w;
reg csrbank14_ev_status_re = 1'd0;
wire csrbank14_ev_status_r;
reg csrbank14_ev_status_we = 1'd0;
wire csrbank14_ev_status_w;
reg csrbank14_ev_pending_re = 1'd0;
wire csrbank14_ev_pending_r;
reg csrbank14_ev_pending_we = 1'd0;
wire csrbank14_ev_pending_w;
reg csrbank14_ev_enable0_re = 1'd0;
wire csrbank14_ev_enable0_r;
reg csrbank14_ev_enable0_we = 1'd0;
wire csrbank14_ev_enable0_w;
wire csrbank14_sel;
wire [13:0] interface15_bank_bus_adr;
wire interface15_bank_bus_we;
wire [31:0] interface15_bank_bus_dat_w;
reg [31:0] interface15_bank_bus_dat_r = 32'd0;
reg csrbank15_in_re = 1'd0;
wire csrbank15_in_r;
reg csrbank15_in_we = 1'd0;
wire csrbank15_in_w;
reg csrbank15_mode0_re = 1'd0;
wire csrbank15_mode0_r;
reg csrbank15_mode0_we = 1'd0;
wire csrbank15_mode0_w;
reg csrbank15_edge0_re = 1'd0;
wire csrbank15_edge0_r;
reg csrbank15_edge0_we = 1'd0;
wire csrbank15_edge0_w;
reg csrbank15_ev_status_re = 1'd0;
wire csrbank15_ev_status_r;
reg csrbank15_ev_status_we = 1'd0;
wire csrbank15_ev_status_w;
reg csrbank15_ev_pending_re = 1'd0;
wire csrbank15_ev_pending_r;
reg csrbank15_ev_pending_we = 1'd0;
wire csrbank15_ev_pending_w;
reg csrbank15_ev_enable0_re = 1'd0;
wire csrbank15_ev_enable0_r;
reg csrbank15_ev_enable0_we = 1'd0;
wire csrbank15_ev_enable0_w;
wire csrbank15_sel;
wire [13:0] interface16_bank_bus_adr;
wire interface16_bank_bus_we;
wire [31:0] interface16_bank_bus_dat_w;
reg [31:0] interface16_bank_bus_dat_r = 32'd0;
reg csrbank16_in_re = 1'd0;
wire csrbank16_in_r;
reg csrbank16_in_we = 1'd0;
wire csrbank16_in_w;
reg csrbank16_mode0_re = 1'd0;
wire csrbank16_mode0_r;
reg csrbank16_mode0_we = 1'd0;
wire csrbank16_mode0_w;
reg csrbank16_edge0_re = 1'd0;
wire csrbank16_edge0_r;
reg csrbank16_edge0_we = 1'd0;
wire csrbank16_edge0_w;
reg csrbank16_ev_status_re = 1'd0;
wire csrbank16_ev_status_r;
reg csrbank16_ev_status_we = 1'd0;
wire csrbank16_ev_status_w;
reg csrbank16_ev_pending_re = 1'd0;
wire csrbank16_ev_pending_r;
reg csrbank16_ev_pending_we = 1'd0;
wire csrbank16_ev_pending_w;
reg csrbank16_ev_enable0_re = 1'd0;
wire csrbank16_ev_enable0_r;
reg csrbank16_ev_enable0_we = 1'd0;
wire csrbank16_ev_enable0_w;
wire csrbank16_sel;
wire [13:0] interface17_bank_bus_adr;
wire interface17_bank_bus_we;
wire [31:0] interface17_bank_bus_dat_w;
reg [31:0] interface17_bank_bus_dat_r = 32'd0;
reg csrbank17_in_re = 1'd0;
wire csrbank17_in_r;
reg csrbank17_in_we = 1'd0;
wire csrbank17_in_w;
reg csrbank17_mode0_re = 1'd0;
wire csrbank17_mode0_r;
reg csrbank17_mode0_we = 1'd0;
wire csrbank17_mode0_w;
reg csrbank17_edge0_re = 1'd0;
wire csrbank17_edge0_r;
reg csrbank17_edge0_we = 1'd0;
wire csrbank17_edge0_w;
reg csrbank17_ev_status_re = 1'd0;
wire csrbank17_ev_status_r;
reg csrbank17_ev_status_we = 1'd0;
wire csrbank17_ev_status_w;
reg csrbank17_ev_pending_re = 1'd0;
wire csrbank17_ev_pending_r;
reg csrbank17_ev_pending_we = 1'd0;
wire csrbank17_ev_pending_w;
reg csrbank17_ev_enable0_re = 1'd0;
wire csrbank17_ev_enable0_r;
reg csrbank17_ev_enable0_we = 1'd0;
wire csrbank17_ev_enable0_w;
wire csrbank17_sel;
wire [13:0] interface18_bank_bus_adr;
wire interface18_bank_bus_we;
wire [31:0] interface18_bank_bus_dat_w;
reg [31:0] interface18_bank_bus_dat_r = 32'd0;
reg csrbank18_out0_re = 1'd0;
wire [2:0] csrbank18_out0_r;
reg csrbank18_out0_we = 1'd0;
wire [2:0] csrbank18_out0_w;
wire csrbank18_sel;
wire [13:0] csr_interconnect_adr;
wire csr_interconnect_we;
wire [31:0] csr_interconnect_dat_w;
wire [31:0] csr_interconnect_dat_r;
reg state = 1'd0;
reg next_state = 1'd0;
reg [29:0] comb_array_muxed0 = 30'd0;
reg [31:0] comb_array_muxed1 = 32'd0;
reg [3:0] comb_array_muxed2 = 4'd0;
reg comb_array_muxed3 = 1'd0;
reg comb_array_muxed4 = 1'd0;
reg comb_array_muxed5 = 1'd0;
reg [2:0] comb_array_muxed6 = 3'd0;
reg [1:0] comb_array_muxed7 = 2'd0;
reg sync_array_muxed = 1'd0;
wire sdrio_clk;
wire sdrio_clk_1;
wire sdrio_clk_2;
wire sdrio_clk_3;
reg multiregimpl0_regs0 = 1'd0;
reg multiregimpl0_regs1 = 1'd0;
reg multiregimpl1_regs0 = 1'd0;
reg multiregimpl1_regs1 = 1'd0;
reg multiregimpl2_regs0 = 1'd0;
reg multiregimpl2_regs1 = 1'd0;
reg multiregimpl3_regs0 = 1'd0;
reg multiregimpl3_regs1 = 1'd0;
reg multiregimpl4_regs0 = 1'd0;
reg multiregimpl4_regs1 = 1'd0;
reg multiregimpl5_regs0 = 1'd0;
reg multiregimpl5_regs1 = 1'd0;
reg multiregimpl6_regs0 = 1'd0;
reg multiregimpl6_regs1 = 1'd0;
reg multiregimpl7_regs0 = 1'd0;
reg multiregimpl7_regs1 = 1'd0;
reg multiregimpl8_regs0 = 1'd0;
reg multiregimpl8_regs1 = 1'd0;
reg multiregimpl9_regs0 = 1'd0;
reg multiregimpl9_regs1 = 1'd0;
reg multiregimpl10_regs0 = 1'd0;
reg multiregimpl10_regs1 = 1'd0;
reg multiregimpl11_regs0 = 1'd0;
reg multiregimpl11_regs1 = 1'd0;
reg multiregimpl12_regs0 = 1'd0;
reg multiregimpl12_regs1 = 1'd0;
reg multiregimpl13_regs0 = 1'd0;
reg multiregimpl13_regs1 = 1'd0;
reg multiregimpl14_regs0 = 1'd0;
reg multiregimpl14_regs1 = 1'd0;
reg multiregimpl15_regs0 = 1'd0;
reg multiregimpl15_regs1 = 1'd0;
reg multiregimpl16_regs0 = 1'd0;
reg multiregimpl16_regs1 = 1'd0;
reg multiregimpl17_regs0 = 1'd0;
reg multiregimpl17_regs1 = 1'd0;
reg multiregimpl18_regs0 = 1'd0;
reg multiregimpl18_regs1 = 1'd0;
reg multiregimpl19_regs0 = 1'd0;
reg multiregimpl19_regs1 = 1'd0;
reg multiregimpl20_regs0 = 1'd0;
reg multiregimpl20_regs1 = 1'd0;
reg multiregimpl21_regs0 = 1'd0;
reg multiregimpl21_regs1 = 1'd0;
reg multiregimpl22_regs0 = 1'd0;
reg multiregimpl22_regs1 = 1'd0;
reg multiregimpl23_regs0 = 1'd0;
reg multiregimpl23_regs1 = 1'd0;
reg multiregimpl24_regs0 = 1'd0;
reg multiregimpl24_regs1 = 1'd0;
reg multiregimpl25_regs0 = 1'd0;
reg multiregimpl25_regs1 = 1'd0;
reg multiregimpl26_regs0 = 1'd0;
reg multiregimpl26_regs1 = 1'd0;
reg multiregimpl27_regs0 = 1'd0;
reg multiregimpl27_regs1 = 1'd0;
reg multiregimpl28_regs0 = 1'd0;
reg multiregimpl28_regs1 = 1'd0;
reg multiregimpl29_regs0 = 1'd0;
reg multiregimpl29_regs1 = 1'd0;
reg multiregimpl30_regs0 = 1'd0;
reg multiregimpl30_regs1 = 1'd0;
reg multiregimpl31_regs0 = 1'd0;
reg multiregimpl31_regs1 = 1'd0;
reg multiregimpl32_regs0 = 1'd0;
reg multiregimpl32_regs1 = 1'd0;
reg multiregimpl33_regs0 = 1'd0;
reg multiregimpl33_regs1 = 1'd0;
reg multiregimpl34_regs0 = 1'd0;
reg multiregimpl34_regs1 = 1'd0;
reg multiregimpl35_regs0 = 1'd0;
reg multiregimpl35_regs1 = 1'd0;
reg multiregimpl36_regs0 = 1'd0;
reg multiregimpl36_regs1 = 1'd0;
reg multiregimpl37_regs0 = 1'd0;
reg multiregimpl37_regs1 = 1'd0;
reg multiregimpl38_regs0 = 1'd0;
reg multiregimpl38_regs1 = 1'd0;
reg multiregimpl39_regs0 = 1'd0;
reg multiregimpl39_regs1 = 1'd0;
reg multiregimpl40_regs0 = 1'd0;
reg multiregimpl40_regs1 = 1'd0;
reg multiregimpl41_regs0 = 1'd0;
reg multiregimpl41_regs1 = 1'd0;
reg multiregimpl42_regs0 = 1'd0;
reg multiregimpl42_regs1 = 1'd0;
reg multiregimpl43_regs0 = 1'd0;
reg multiregimpl43_regs1 = 1'd0;
reg multiregimpl44_regs0 = 1'd0;
reg multiregimpl44_regs1 = 1'd0;
reg multiregimpl45_regs0 = 1'd0;
reg multiregimpl45_regs1 = 1'd0;
reg multiregimpl46_regs0 = 1'd0;
reg multiregimpl46_regs1 = 1'd0;
reg multiregimpl47_regs0 = 1'd0;
reg multiregimpl47_regs1 = 1'd0;
reg multiregimpl48_regs0 = 1'd0;
reg multiregimpl48_regs1 = 1'd0;
reg multiregimpl49_regs0 = 1'd0;
reg multiregimpl49_regs1 = 1'd0;
reg multiregimpl50_regs0 = 1'd0;
reg multiregimpl50_regs1 = 1'd0;
reg multiregimpl51_regs0 = 1'd0;
reg multiregimpl51_regs1 = 1'd0;
reg multiregimpl52_regs0 = 1'd0;
reg multiregimpl52_regs1 = 1'd0;
reg multiregimpl53_regs0 = 1'd0;
reg multiregimpl53_regs1 = 1'd0;
reg multiregimpl54_regs0 = 1'd0;
reg multiregimpl54_regs1 = 1'd0;
reg multiregimpl55_regs0 = 1'd0;
reg multiregimpl55_regs1 = 1'd0;
reg multiregimpl56_regs0 = 1'd0;
reg multiregimpl56_regs1 = 1'd0;
reg multiregimpl57_regs0 = 1'd0;
reg multiregimpl57_regs1 = 1'd0;
reg multiregimpl58_regs0 = 1'd0;
reg multiregimpl58_regs1 = 1'd0;
reg multiregimpl59_regs0 = 1'd0;
reg multiregimpl59_regs1 = 1'd0;
reg multiregimpl60_regs0 = 1'd0;
reg multiregimpl60_regs1 = 1'd0;
reg multiregimpl61_regs0 = 1'd0;
reg multiregimpl61_regs1 = 1'd0;
reg multiregimpl62_regs0 = 1'd0;
reg multiregimpl62_regs1 = 1'd0;
reg multiregimpl63_regs0 = 1'd0;
reg multiregimpl63_regs1 = 1'd0;
reg multiregimpl64_regs0 = 1'd0;
reg multiregimpl64_regs1 = 1'd0;
reg multiregimpl65_regs0 = 1'd0;
reg multiregimpl65_regs1 = 1'd0;
reg multiregimpl66_regs0 = 1'd0;
reg multiregimpl66_regs1 = 1'd0;
reg multiregimpl67_regs0 = 1'd0;
reg multiregimpl67_regs1 = 1'd0;
reg multiregimpl68_regs0 = 1'd0;
reg multiregimpl68_regs1 = 1'd0;
reg multiregimpl69_regs0 = 1'd0;
reg multiregimpl69_regs1 = 1'd0;
reg multiregimpl70_regs0 = 1'd0;
reg multiregimpl70_regs1 = 1'd0;
reg multiregimpl71_regs0 = 1'd0;
reg multiregimpl71_regs1 = 1'd0;
reg multiregimpl72_regs0 = 1'd0;
reg multiregimpl72_regs1 = 1'd0;
reg multiregimpl73_regs0 = 1'd0;
reg multiregimpl73_regs1 = 1'd0;
reg multiregimpl74_regs0 = 1'd0;
reg multiregimpl74_regs1 = 1'd0;
reg multiregimpl75_regs0 = 1'd0;
reg multiregimpl75_regs1 = 1'd0;
reg multiregimpl76_regs0 = 1'd0;
reg multiregimpl76_regs1 = 1'd0;
reg multiregimpl77_regs0 = 1'd0;
reg multiregimpl77_regs1 = 1'd0;
reg multiregimpl78_regs0 = 1'd0;
reg multiregimpl78_regs1 = 1'd0;
reg multiregimpl79_regs0 = 1'd0;
reg multiregimpl79_regs1 = 1'd0;
reg multiregimpl80_regs0 = 1'd0;
reg multiregimpl80_regs1 = 1'd0;
reg multiregimpl81_regs0 = 1'd0;
reg multiregimpl81_regs1 = 1'd0;
reg multiregimpl82_regs0 = 1'd0;
reg multiregimpl82_regs1 = 1'd0;
reg multiregimpl83_regs0 = 1'd0;
reg multiregimpl83_regs1 = 1'd0;
reg multiregimpl84_regs0 = 1'd0;
reg multiregimpl84_regs1 = 1'd0;
reg multiregimpl85_regs0 = 1'd0;
reg multiregimpl85_regs1 = 1'd0;
reg multiregimpl86_regs0 = 1'd0;
reg multiregimpl86_regs1 = 1'd0;
reg multiregimpl87_regs0 = 1'd0;
reg multiregimpl87_regs1 = 1'd0;
reg multiregimpl88_regs0 = 1'd0;
reg multiregimpl88_regs1 = 1'd0;
reg multiregimpl89_regs0 = 1'd0;
reg multiregimpl89_regs1 = 1'd0;
reg multiregimpl90_regs0 = 1'd0;
reg multiregimpl90_regs1 = 1'd0;
reg multiregimpl91_regs0 = 1'd0;
reg multiregimpl91_regs1 = 1'd0;
reg multiregimpl92_regs0 = 1'd0;
reg multiregimpl92_regs1 = 1'd0;
reg multiregimpl93_regs0 = 1'd0;
reg multiregimpl93_regs1 = 1'd0;
reg multiregimpl94_regs0 = 1'd0;
reg multiregimpl94_regs1 = 1'd0;
reg multiregimpl95_regs0 = 1'd0;
reg multiregimpl95_regs1 = 1'd0;
reg multiregimpl96_regs0 = 1'd0;
reg multiregimpl96_regs1 = 1'd0;
reg multiregimpl97_regs0 = 1'd0;
reg multiregimpl97_regs1 = 1'd0;
reg multiregimpl98_regs0 = 1'd0;
reg multiregimpl98_regs1 = 1'd0;
reg multiregimpl99_regs0 = 1'd0;
reg multiregimpl99_regs1 = 1'd0;
reg multiregimpl100_regs0 = 1'd0;
reg multiregimpl100_regs1 = 1'd0;
reg multiregimpl101_regs0 = 1'd0;
reg multiregimpl101_regs1 = 1'd0;
reg multiregimpl102_regs0 = 1'd0;
reg multiregimpl102_regs1 = 1'd0;
reg multiregimpl103_regs0 = 1'd0;
reg multiregimpl103_regs1 = 1'd0;
reg multiregimpl104_regs0 = 1'd0;
reg multiregimpl104_regs1 = 1'd0;
reg multiregimpl105_regs0 = 1'd0;
reg multiregimpl105_regs1 = 1'd0;
reg multiregimpl106_regs0 = 1'd0;
reg multiregimpl106_regs1 = 1'd0;
reg multiregimpl107_regs0 = 1'd0;
reg multiregimpl107_regs1 = 1'd0;
reg multiregimpl108_regs0 = 1'd0;
reg multiregimpl108_regs1 = 1'd0;
reg multiregimpl109_regs0 = 1'd0;
reg multiregimpl109_regs1 = 1'd0;
reg multiregimpl110_regs0 = 1'd0;
reg multiregimpl110_regs1 = 1'd0;
reg multiregimpl111_regs0 = 1'd0;
reg multiregimpl111_regs1 = 1'd0;
reg multiregimpl112_regs0 = 1'd0;
reg multiregimpl112_regs1 = 1'd0;
reg multiregimpl113_regs0 = 1'd0;
reg multiregimpl113_regs1 = 1'd0;
reg multiregimpl114_regs0 = 1'd0;
reg multiregimpl114_regs1 = 1'd0;
reg multiregimpl115_regs0 = 1'd0;
reg multiregimpl115_regs1 = 1'd0;
reg multiregimpl116_regs0 = 1'd0;
reg multiregimpl116_regs1 = 1'd0;
reg multiregimpl117_regs0 = 1'd0;
reg multiregimpl117_regs1 = 1'd0;
reg multiregimpl118_regs0 = 1'd0;
reg multiregimpl118_regs1 = 1'd0;
reg multiregimpl119_regs0 = 1'd0;
reg multiregimpl119_regs1 = 1'd0;
reg multiregimpl120_regs0 = 1'd0;
reg multiregimpl120_regs1 = 1'd0;
reg multiregimpl121_regs0 = 1'd0;
reg multiregimpl121_regs1 = 1'd0;
reg multiregimpl122_regs0 = 1'd0;
reg multiregimpl122_regs1 = 1'd0;
reg multiregimpl123_regs0 = 1'd0;
reg multiregimpl123_regs1 = 1'd0;
reg multiregimpl124_regs0 = 1'd0;
reg multiregimpl124_regs1 = 1'd0;
reg multiregimpl125_regs0 = 1'd0;
reg multiregimpl125_regs1 = 1'd0;
reg multiregimpl126_regs0 = 1'd0;
reg multiregimpl126_regs1 = 1'd0;
reg multiregimpl127_regs0 = 1'd0;
reg multiregimpl127_regs1 = 1'd0;
reg multiregimpl128_regs0 = 1'd0;
reg multiregimpl128_regs1 = 1'd0;
reg multiregimpl129_regs0 = 1'd0;
reg multiregimpl129_regs1 = 1'd0;
reg multiregimpl130_regs0 = 1'd0;
reg multiregimpl130_regs1 = 1'd0;
reg multiregimpl131_regs0 = 1'd0;
reg multiregimpl131_regs1 = 1'd0;
reg multiregimpl132_regs0 = 1'd0;
reg multiregimpl132_regs1 = 1'd0;
reg multiregimpl133_regs0 = 1'd0;
reg multiregimpl133_regs1 = 1'd0;
reg multiregimpl134_regs0 = 1'd0;
reg multiregimpl134_regs1 = 1'd0;
reg multiregimpl135_regs0 = 1'd0;
reg multiregimpl135_regs1 = 1'd0;
reg multiregimpl136_regs0 = 1'd0;
reg multiregimpl136_regs1 = 1'd0;

assign picorv32_reset = (soc_rst | cpu_rst);
assign mgmt_soc_dff_WE = dff_we;
assign mgmt_soc_dff_A = dff_bus_adr;
assign dff_do = mgmt_soc_dff_Do;
assign mgmt_soc_dff_Di = dff_di;
assign mgmt_soc_dff_EN = dff_en;
assign sram_ro_clk = sram_clk1;
assign sram_ro_csb = sram_cs_b1;
assign sram_ro_addr = sram_adr1;
assign sram_ro_data = sram_dataout1;
assign spi_sdoenb = (~spi_cs_n);
assign mprj_cyc_o = mprj_cyc;
assign mprj_stb_o = mprj_stb;
assign mprj_we_o = mprj_we;
assign mprj_sel_o = mprj_sel;
assign mprj_adr_o = mprj_adr;
assign mprj_dat_r = mprj_dat_i;
assign mprj_dat_o = mprj_dat_w;
assign mprj_ack = mprj_ack_i;
assign hk_stb_o = hk_stb;
assign hk_dat_r = hk_dat_i;
assign hk_ack = hk_ack_i;
assign trap = picorv32_trap;
assign bus_error = error;
always @(*) begin
	picorv32_interrupt = 32'd0;
	picorv32_interrupt[0] = gpioin0_gpioin0_irq;
	picorv32_interrupt[1] = gpioin1_gpioin1_irq;
	picorv32_interrupt[2] = gpioin2_gpioin2_irq;
	picorv32_interrupt[3] = gpioin3_gpioin3_irq;
	picorv32_interrupt[4] = gpioin4_gpioin4_irq;
	picorv32_interrupt[5] = gpioin5_gpioin5_irq;
end
assign sys_clk = core_clk;
assign por_clk = core_clk;
assign sys_rst = int_rst;
assign bus_errors_status = bus_errors;
assign picorv32_idbus_adr = picorv32_mem_addr[31:2];
assign picorv32_idbus_dat_w = picorv32_mem_wdata;
assign picorv32_idbus_we = (picorv32_mem_wstrb != 1'd0);
assign picorv32_idbus_sel = picorv32_mem_wstrb;
assign picorv32_idbus_cyc = picorv32_mem_valid;
assign picorv32_idbus_stb = picorv32_mem_valid;
assign picorv32_idbus_cti = 1'd0;
assign picorv32_idbus_bte = 1'd0;
assign picorv32_mem_ready = picorv32_idbus_ack;
assign picorv32_mem_rdata = picorv32_idbus_dat_r;
assign dff_di = dff_bus_dat_w[31:0];
assign dff_we = ((dff_bus_we & dff_bus_stb) & dff_bus_cyc);
assign dff_bus_dat_r[31:0] = dff_do;
assign dff_en = (dff_bus_stb & dff_bus_cyc);
assign sram_datain = sram_bus_dat_w[31:0];
assign sram_wren_b = (~((sram_bus_we & sram_bus_stb) & sram_bus_cyc));
assign sram_bus_dat_r[31:0] = sram_dataout;
assign sram_cs_b = 1'd0;
always @(*) begin
	sram_maskwren = 4'd0;
	sram_maskwren[0] = sram_bus_sel[0];
	sram_maskwren[1] = sram_bus_sel[1];
	sram_maskwren[2] = sram_bus_sel[2];
	sram_maskwren[3] = sram_bus_sel[3];
end
assign litespisdrphycore_div = litespisdrphycore_spi_clk_divisor;
assign litespisdrphycore_sample_cnt = 1'd1;
assign litespisdrphycore_update_cnt = 1'd1;
assign litespisdrphycore_wait = litespisdrphycore_cs;
assign litespisdrphycore_cs_enable = litespisdrphycore_done;
assign flash_cs_n = (~litespisdrphycore_cs_enable);
assign litespisdrphycore_dq_oe = litespisdrphycore_sink_payload_mask;
always @(*) begin
	litespisdrphycore_dq_o = 1'd0;
	case (litespisdrphycore_sink_payload_width)
		1'd1: begin
			litespisdrphycore_dq_o = litespisdrphycore_sr_out[31];
		end
		2'd2: begin
			litespisdrphycore_dq_o = litespisdrphycore_sr_out[31:30];
		end
		3'd4: begin
			litespisdrphycore_dq_o = litespisdrphycore_sr_out[31:28];
		end
		4'd8: begin
			litespisdrphycore_dq_o = litespisdrphycore_sr_out[31:24];
		end
	endcase
end
assign litespisdrphycore_source_payload_data = litespisdrphycore_sr_in;
assign litespisdrphycore_spi_clk_divisor = litespisdrphycore_storage;
assign litespisdrphycore_posedge = ((litespisdrphycore_en & (~litespisdrphycore_clk)) & (litespisdrphycore_cnt == litespisdrphycore_div));
assign litespisdrphycore_negedge = ((litespisdrphycore_en & litespisdrphycore_clk) & (litespisdrphycore_cnt == litespisdrphycore_div));
assign litespisdrphycore_sample = (litespisdrphycore_cnt == litespisdrphycore_sample_cnt);
assign litespisdrphycore_update = (litespisdrphycore_cnt == litespisdrphycore_update_cnt);
assign litespisdrphycore_done = (litespisdrphycore_count == 1'd0);
always @(*) begin
	litespiphy_next_state = 2'd0;
	litespiphy_next_state = litespiphy_state;
	case (litespiphy_state)
		1'd1: begin
			if (litespisdrphycore_negedge) begin
				if ((litespisdrphycore_sr_cnt == 1'd0)) begin
					litespiphy_next_state = 2'd2;
				end
			end
		end
		2'd2: begin
			if (((litespisdrphycore_spi_clk_divisor > 1'd0) | litespisdrphycore_posedge_reg2)) begin
				litespiphy_next_state = 2'd3;
			end
		end
		2'd3: begin
			if (litespisdrphycore_source_ready) begin
				litespiphy_next_state = 1'd0;
			end
		end
		default: begin
			if ((litespisdrphycore_cs_enable & litespisdrphycore_sink_valid)) begin
				litespiphy_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	litespisdrphycore_sr_cnt_litespiphy_next_value = 8'd0;
	case (litespiphy_state)
		1'd1: begin
			if (litespisdrphycore_negedge) begin
				litespisdrphycore_sr_cnt_litespiphy_next_value = (litespisdrphycore_sr_cnt - litespisdrphycore_sink_payload_width);
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
			if ((litespisdrphycore_cs_enable & litespisdrphycore_sink_valid)) begin
				litespisdrphycore_sr_cnt_litespiphy_next_value = (litespisdrphycore_sink_payload_len - litespisdrphycore_sink_payload_width);
			end
		end
	endcase
end
always @(*) begin
	litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd0;
	case (litespiphy_state)
		1'd1: begin
			if (litespisdrphycore_negedge) begin
				litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
			if ((litespisdrphycore_cs_enable & litespisdrphycore_sink_valid)) begin
				litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	litespisdrphycore_source_valid = 1'd0;
	case (litespiphy_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			litespisdrphycore_source_valid = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespisdrphycore_sr_in_shift = 1'd0;
	case (litespiphy_state)
		1'd1: begin
			if (litespisdrphycore_posedge_reg2) begin
				litespisdrphycore_sr_in_shift = 1'd1;
			end
		end
		2'd2: begin
			if (((litespisdrphycore_spi_clk_divisor > 1'd0) | litespisdrphycore_posedge_reg2)) begin
				litespisdrphycore_sr_in_shift = (litespisdrphycore_spi_clk_divisor == 1'd0);
			end
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespisdrphycore_source_last = 1'd0;
	case (litespiphy_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			litespisdrphycore_source_last = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespisdrphycore_sr_out_load = 1'd0;
	case (litespiphy_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
			if ((litespisdrphycore_cs_enable & litespisdrphycore_sink_valid)) begin
				litespisdrphycore_sr_out_load = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	litespisdrphycore_sink_ready = 1'd0;
	case (litespiphy_state)
		1'd1: begin
		end
		2'd2: begin
			if (((litespisdrphycore_spi_clk_divisor > 1'd0) | litespisdrphycore_posedge_reg2)) begin
				litespisdrphycore_sink_ready = 1'd1;
			end
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespisdrphycore_sr_out_shift = 1'd0;
	case (litespiphy_state)
		1'd1: begin
			if (litespisdrphycore_negedge) begin
				litespisdrphycore_sr_out_shift = 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespisdrphycore_en = 1'd0;
	case (litespiphy_state)
		1'd1: begin
			litespisdrphycore_en = 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
end
assign litespisdrphycore_cs = crossbar_cs;
assign litespimmap_sink_valid = port_mmap_user_port_source_valid;
assign port_mmap_user_port_source_ready = litespimmap_sink_ready;
assign litespimmap_sink_first = port_mmap_user_port_source_first;
assign litespimmap_sink_last = port_mmap_user_port_source_last;
assign litespimmap_sink_payload_data = port_mmap_user_port_source_payload_data;
assign port_mmap_user_port_sink_valid = litespimmap_source_valid;
assign litespimmap_source_ready = port_mmap_user_port_sink_ready;
assign port_mmap_user_port_sink_first = litespimmap_source_first;
assign port_mmap_user_port_sink_last = litespimmap_source_last;
assign port_mmap_user_port_sink_payload_data = litespimmap_source_payload_data;
assign port_mmap_user_port_sink_payload_len = litespimmap_source_payload_len;
assign port_mmap_user_port_sink_payload_width = litespimmap_source_payload_width;
assign port_mmap_user_port_sink_payload_mask = litespimmap_source_payload_mask;
assign master_sink_sink_valid = port_master_user_port_source_valid;
assign port_master_user_port_source_ready = master_sink_sink_ready;
assign master_sink_sink_first = port_master_user_port_source_first;
assign master_sink_sink_last = port_master_user_port_source_last;
assign master_sink_sink_payload_data = port_master_user_port_source_payload_data;
assign port_master_user_port_sink_valid = master_source_source_valid;
assign master_source_source_ready = port_master_user_port_sink_ready;
assign port_master_user_port_sink_first = master_source_source_first;
assign port_master_user_port_sink_last = master_source_source_last;
assign port_master_user_port_sink_payload_data = master_source_source_payload_data;
assign port_master_user_port_sink_payload_len = master_source_source_payload_len;
assign port_master_user_port_sink_payload_width = master_source_source_payload_width;
assign port_master_user_port_sink_payload_mask = master_source_source_payload_mask;
assign litespisdrphycore_sink_valid = crossbar_source_valid;
assign crossbar_source_ready = litespisdrphycore_sink_ready;
assign litespisdrphycore_sink_first = crossbar_source_first;
assign litespisdrphycore_sink_last = crossbar_source_last;
assign litespisdrphycore_sink_payload_data = crossbar_source_payload_data;
assign litespisdrphycore_sink_payload_len = crossbar_source_payload_len;
assign litespisdrphycore_sink_payload_width = crossbar_source_payload_width;
assign litespisdrphycore_sink_payload_mask = crossbar_source_payload_mask;
assign crossbar_sink_valid = litespisdrphycore_source_valid;
assign litespisdrphycore_source_ready = crossbar_sink_ready;
assign crossbar_sink_first = litespisdrphycore_source_first;
assign crossbar_sink_last = litespisdrphycore_source_last;
assign crossbar_sink_payload_data = litespisdrphycore_source_payload_data;
assign port_mmap_internal_port_sink_valid = port_mmap_user_port_sink_valid;
assign port_mmap_user_port_sink_ready = port_mmap_internal_port_sink_ready;
assign port_mmap_internal_port_sink_first = port_mmap_user_port_sink_first;
assign port_mmap_internal_port_sink_last = port_mmap_user_port_sink_last;
assign port_mmap_internal_port_sink_payload_data = port_mmap_user_port_sink_payload_data;
assign port_mmap_internal_port_sink_payload_len = port_mmap_user_port_sink_payload_len;
assign port_mmap_internal_port_sink_payload_width = port_mmap_user_port_sink_payload_width;
assign port_mmap_internal_port_sink_payload_mask = port_mmap_user_port_sink_payload_mask;
assign port_mmap_user_port_source_valid = port_mmap_internal_port_source_valid;
assign port_mmap_internal_port_source_ready = port_mmap_user_port_source_ready;
assign port_mmap_user_port_source_first = port_mmap_internal_port_source_first;
assign port_mmap_user_port_source_last = port_mmap_internal_port_source_last;
assign port_mmap_user_port_source_payload_data = port_mmap_internal_port_source_payload_data;
assign port_mmap_request = litespimmap_cs;
assign port_master_internal_port_sink_valid = port_master_user_port_sink_valid;
assign port_master_user_port_sink_ready = port_master_internal_port_sink_ready;
assign port_master_internal_port_sink_first = port_master_user_port_sink_first;
assign port_master_internal_port_sink_last = port_master_user_port_sink_last;
assign port_master_internal_port_sink_payload_data = port_master_user_port_sink_payload_data;
assign port_master_internal_port_sink_payload_len = port_master_user_port_sink_payload_len;
assign port_master_internal_port_sink_payload_width = port_master_user_port_sink_payload_width;
assign port_master_internal_port_sink_payload_mask = port_master_user_port_sink_payload_mask;
assign port_master_user_port_source_valid = port_master_internal_port_source_valid;
assign port_master_internal_port_source_ready = port_master_user_port_source_ready;
assign port_master_user_port_source_first = port_master_internal_port_source_first;
assign port_master_user_port_source_last = port_master_internal_port_source_last;
assign port_master_user_port_source_payload_data = port_master_internal_port_source_payload_data;
assign port_master_request = master_cs;
assign litespi_tx_mux_endpoint0_sink_valid = port_mmap_internal_port_sink_valid;
assign port_mmap_internal_port_sink_ready = litespi_tx_mux_endpoint0_sink_ready;
assign litespi_tx_mux_endpoint0_sink_first = port_mmap_internal_port_sink_first;
assign litespi_tx_mux_endpoint0_sink_last = port_mmap_internal_port_sink_last;
assign litespi_tx_mux_endpoint0_sink_payload_data = port_mmap_internal_port_sink_payload_data;
assign litespi_tx_mux_endpoint0_sink_payload_len = port_mmap_internal_port_sink_payload_len;
assign litespi_tx_mux_endpoint0_sink_payload_width = port_mmap_internal_port_sink_payload_width;
assign litespi_tx_mux_endpoint0_sink_payload_mask = port_mmap_internal_port_sink_payload_mask;
assign port_mmap_internal_port_source_valid = litespi_rx_demux_endpoint0_source_valid;
assign litespi_rx_demux_endpoint0_source_ready = port_mmap_internal_port_source_ready;
assign port_mmap_internal_port_source_first = litespi_rx_demux_endpoint0_source_first;
assign port_mmap_internal_port_source_last = litespi_rx_demux_endpoint0_source_last;
assign port_mmap_internal_port_source_payload_data = litespi_rx_demux_endpoint0_source_payload_data;
assign litespi_tx_mux_endpoint1_sink_valid = port_master_internal_port_sink_valid;
assign port_master_internal_port_sink_ready = litespi_tx_mux_endpoint1_sink_ready;
assign litespi_tx_mux_endpoint1_sink_first = port_master_internal_port_sink_first;
assign litespi_tx_mux_endpoint1_sink_last = port_master_internal_port_sink_last;
assign litespi_tx_mux_endpoint1_sink_payload_data = port_master_internal_port_sink_payload_data;
assign litespi_tx_mux_endpoint1_sink_payload_len = port_master_internal_port_sink_payload_len;
assign litespi_tx_mux_endpoint1_sink_payload_width = port_master_internal_port_sink_payload_width;
assign litespi_tx_mux_endpoint1_sink_payload_mask = port_master_internal_port_sink_payload_mask;
assign port_master_internal_port_source_valid = litespi_rx_demux_endpoint1_source_valid;
assign litespi_rx_demux_endpoint1_source_ready = port_master_internal_port_source_ready;
assign port_master_internal_port_source_first = litespi_rx_demux_endpoint1_source_first;
assign port_master_internal_port_source_last = litespi_rx_demux_endpoint1_source_last;
assign port_master_internal_port_source_payload_data = litespi_rx_demux_endpoint1_source_payload_data;
assign litespi_request = {port_master_request, port_mmap_request};
assign crossbar_source_valid = litespi_tx_mux_source_valid;
assign litespi_tx_mux_source_ready = crossbar_source_ready;
assign crossbar_source_first = litespi_tx_mux_source_first;
assign crossbar_source_last = litespi_tx_mux_source_last;
assign crossbar_source_payload_data = litespi_tx_mux_source_payload_data;
assign crossbar_source_payload_len = litespi_tx_mux_source_payload_len;
assign crossbar_source_payload_width = litespi_tx_mux_source_payload_width;
assign crossbar_source_payload_mask = litespi_tx_mux_source_payload_mask;
assign litespi_tx_mux_sel = litespi_grant;
assign litespi_rx_demux_sink_valid = crossbar_sink_valid;
assign crossbar_sink_ready = litespi_rx_demux_sink_ready;
assign litespi_rx_demux_sink_first = crossbar_sink_first;
assign litespi_rx_demux_sink_last = crossbar_sink_last;
assign litespi_rx_demux_sink_payload_data = crossbar_sink_payload_data;
assign litespi_rx_demux_sel = litespi_grant;
always @(*) begin
	crossbar_cs = 1'd0;
	case (litespi_grant)
		1'd0: begin
			crossbar_cs = litespimmap_cs;
		end
		1'd1: begin
			crossbar_cs = master_cs;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_source_valid = 1'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_source_valid = litespi_tx_mux_endpoint0_sink_valid;
		end
		1'd1: begin
			litespi_tx_mux_source_valid = litespi_tx_mux_endpoint1_sink_valid;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_endpoint1_sink_ready = 1'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
		end
		1'd1: begin
			litespi_tx_mux_endpoint1_sink_ready = litespi_tx_mux_source_ready;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_source_first = 1'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_source_first = litespi_tx_mux_endpoint0_sink_first;
		end
		1'd1: begin
			litespi_tx_mux_source_first = litespi_tx_mux_endpoint1_sink_first;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_source_last = 1'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_source_last = litespi_tx_mux_endpoint0_sink_last;
		end
		1'd1: begin
			litespi_tx_mux_source_last = litespi_tx_mux_endpoint1_sink_last;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_source_payload_data = 32'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_source_payload_data = litespi_tx_mux_endpoint0_sink_payload_data;
		end
		1'd1: begin
			litespi_tx_mux_source_payload_data = litespi_tx_mux_endpoint1_sink_payload_data;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_source_payload_len = 6'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_source_payload_len = litespi_tx_mux_endpoint0_sink_payload_len;
		end
		1'd1: begin
			litespi_tx_mux_source_payload_len = litespi_tx_mux_endpoint1_sink_payload_len;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_source_payload_width = 4'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_source_payload_width = litespi_tx_mux_endpoint0_sink_payload_width;
		end
		1'd1: begin
			litespi_tx_mux_source_payload_width = litespi_tx_mux_endpoint1_sink_payload_width;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_source_payload_mask = 8'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_source_payload_mask = litespi_tx_mux_endpoint0_sink_payload_mask;
		end
		1'd1: begin
			litespi_tx_mux_source_payload_mask = litespi_tx_mux_endpoint1_sink_payload_mask;
		end
	endcase
end
always @(*) begin
	litespi_tx_mux_endpoint0_sink_ready = 1'd0;
	case (litespi_tx_mux_sel)
		1'd0: begin
			litespi_tx_mux_endpoint0_sink_ready = litespi_tx_mux_source_ready;
		end
		1'd1: begin
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint0_source_valid = 1'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
			litespi_rx_demux_endpoint0_source_valid = litespi_rx_demux_sink_valid;
		end
		1'd1: begin
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint0_source_first = 1'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
			litespi_rx_demux_endpoint0_source_first = litespi_rx_demux_sink_first;
		end
		1'd1: begin
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint0_source_last = 1'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
			litespi_rx_demux_endpoint0_source_last = litespi_rx_demux_sink_last;
		end
		1'd1: begin
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint0_source_payload_data = 32'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
			litespi_rx_demux_endpoint0_source_payload_data = litespi_rx_demux_sink_payload_data;
		end
		1'd1: begin
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint1_source_valid = 1'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
		end
		1'd1: begin
			litespi_rx_demux_endpoint1_source_valid = litespi_rx_demux_sink_valid;
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint1_source_first = 1'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
		end
		1'd1: begin
			litespi_rx_demux_endpoint1_source_first = litespi_rx_demux_sink_first;
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint1_source_last = 1'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
		end
		1'd1: begin
			litespi_rx_demux_endpoint1_source_last = litespi_rx_demux_sink_last;
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_endpoint1_source_payload_data = 32'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
		end
		1'd1: begin
			litespi_rx_demux_endpoint1_source_payload_data = litespi_rx_demux_sink_payload_data;
		end
	endcase
end
always @(*) begin
	litespi_rx_demux_sink_ready = 1'd0;
	case (litespi_rx_demux_sel)
		1'd0: begin
			litespi_rx_demux_sink_ready = litespi_rx_demux_endpoint0_source_ready;
		end
		1'd1: begin
			litespi_rx_demux_sink_ready = litespi_rx_demux_endpoint1_source_ready;
		end
	endcase
end
assign litespimmap_spi_dummy_bits = litespimmap_storage;
assign litespimmap_done = (litespimmap_count == 1'd0);
always @(*) begin
	litespi_next_state = 4'd0;
	litespi_next_state = litespi_state;
	case (litespi_state)
		1'd1: begin
			if (litespimmap_source_ready) begin
				litespi_next_state = 2'd2;
			end
		end
		2'd2: begin
			if (litespimmap_sink_valid) begin
				litespi_next_state = 2'd3;
			end
		end
		2'd3: begin
			if (litespimmap_source_ready) begin
				litespi_next_state = 3'd4;
			end
		end
		3'd4: begin
			if (litespimmap_sink_valid) begin
				if ((litespimmap_spi_dummy_bits == 1'd0)) begin
					litespi_next_state = 3'd7;
				end else begin
					litespi_next_state = 3'd5;
				end
			end
		end
		3'd5: begin
			if (litespimmap_source_ready) begin
				litespi_next_state = 3'd6;
			end
		end
		3'd6: begin
			if (litespimmap_sink_valid) begin
				litespi_next_state = 3'd7;
			end
		end
		3'd7: begin
			if (litespimmap_source_ready) begin
				litespi_next_state = 4'd8;
			end
		end
		4'd8: begin
			if (litespimmap_sink_valid) begin
				litespi_next_state = 1'd0;
			end
		end
		default: begin
			if (((litespimmap_bus_cyc & litespimmap_bus_stb) & (~litespimmap_bus_we))) begin
				if ((litespimmap_burst_cs & (litespimmap_bus_adr == litespimmap_burst_adr))) begin
					litespi_next_state = 3'd7;
				end else begin
					litespi_next_state = 1'd1;
				end
			end
		end
	endcase
end
always @(*) begin
	litespimmap_source_payload_width = 4'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_source_payload_width = 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_source_payload_width = 1'd1;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_source_payload_width = 1'd1;
		end
		3'd6: begin
		end
		3'd7: begin
			litespimmap_source_payload_width = 1'd1;
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_burst_cs_litespi_next_value0 = 1'd0;
	case (litespi_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_burst_cs_litespi_next_value0 = 1'd1;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_burst_cs_litespi_next_value0 = 1'd1;
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			litespimmap_burst_cs_litespi_next_value0 = (litespimmap_burst_cs & (~litespimmap_done));
		end
	endcase
end
always @(*) begin
	litespimmap_source_payload_mask = 8'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_source_payload_mask = 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_source_payload_mask = 1'd1;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_source_payload_mask = 1'd1;
		end
		3'd6: begin
		end
		3'd7: begin
			litespimmap_source_payload_mask = 1'd0;
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_burst_cs_litespi_next_value_ce0 = 1'd0;
	case (litespi_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
		end
	endcase
end
always @(*) begin
	litespimmap_cs = 1'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_cs = 1'd1;
		end
		2'd2: begin
			litespimmap_cs = 1'd1;
		end
		2'd3: begin
			litespimmap_cs = 1'd1;
		end
		3'd4: begin
			litespimmap_cs = 1'd1;
		end
		3'd5: begin
			litespimmap_cs = 1'd1;
		end
		3'd6: begin
			litespimmap_cs = 1'd1;
		end
		3'd7: begin
			litespimmap_cs = 1'd1;
		end
		4'd8: begin
			litespimmap_cs = 1'd1;
		end
		default: begin
			litespimmap_cs = litespimmap_burst_cs;
			if (((litespimmap_bus_cyc & litespimmap_bus_stb) & (~litespimmap_bus_we))) begin
				if ((litespimmap_burst_cs & (litespimmap_bus_adr == litespimmap_burst_adr))) begin
				end else begin
					litespimmap_cs = 1'd0;
				end
			end
		end
	endcase
end
always @(*) begin
	litespimmap_sink_ready = 1'd0;
	case (litespi_state)
		1'd1: begin
		end
		2'd2: begin
			litespimmap_sink_ready = 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			litespimmap_sink_ready = 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
			litespimmap_sink_ready = 1'd1;
		end
		3'd7: begin
		end
		4'd8: begin
			litespimmap_sink_ready = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_wait = 1'd0;
	case (litespi_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			litespimmap_wait = 1'd1;
		end
	endcase
end
always @(*) begin
	litespimmap_burst_adr_litespi_next_value1 = 30'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_burst_adr_litespi_next_value1 = litespimmap_bus_adr;
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_burst_adr_litespi_next_value1 = litespimmap_bus_adr;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_burst_adr_litespi_next_value1 = litespimmap_bus_adr;
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
			if (litespimmap_sink_valid) begin
				litespimmap_burst_adr_litespi_next_value1 = (litespimmap_burst_adr + 1'd1);
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_burst_adr_litespi_next_value_ce1 = 1'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
			if (litespimmap_sink_valid) begin
				litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_bus_dat_r = 32'd0;
	case (litespi_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
			litespimmap_bus_dat_r = {litespimmap_sink_payload_data[7:0], litespimmap_sink_payload_data[15:8], litespimmap_sink_payload_data[23:16], litespimmap_sink_payload_data[31:24]};
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_source_valid = 1'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_source_valid = 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_source_valid = 1'd1;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_source_valid = 1'd1;
		end
		3'd6: begin
		end
		3'd7: begin
			litespimmap_source_valid = 1'd1;
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_bus_ack = 1'd0;
	case (litespi_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
			if (litespimmap_sink_valid) begin
				litespimmap_bus_ack = 1'd1;
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_source_last = 1'd0;
	case (litespi_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
			litespimmap_source_last = 1'd1;
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_source_payload_data = 32'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_source_payload_data = 2'd3;
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_source_payload_data = {litespimmap_bus_adr, litespimmap};
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_source_payload_data = litespimmap_dummy;
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	litespimmap_source_payload_len = 6'd0;
	case (litespi_state)
		1'd1: begin
			litespimmap_source_payload_len = 4'd8;
		end
		2'd2: begin
		end
		2'd3: begin
			litespimmap_source_payload_len = 5'd24;
		end
		3'd4: begin
		end
		3'd5: begin
			litespimmap_source_payload_len = litespimmap_spi_dummy_bits;
		end
		3'd6: begin
		end
		3'd7: begin
			litespimmap_source_payload_len = 6'd32;
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
end
assign master_rx_fifo_sink_valid = master_sink_sink_valid;
assign master_sink_sink_ready = master_rx_fifo_sink_ready;
assign master_rx_fifo_sink_first = master_sink_sink_first;
assign master_rx_fifo_sink_last = master_sink_sink_last;
assign master_rx_fifo_sink_payload_data = master_sink_sink_payload_data;
assign master_source_source_valid = master_tx_fifo_source_valid;
assign master_tx_fifo_source_ready = master_source_source_ready;
assign master_source_source_first = master_tx_fifo_source_first;
assign master_source_source_last = master_tx_fifo_source_last;
assign master_source_source_payload_data = master_tx_fifo_source_payload_data;
assign master_source_source_payload_len = master_tx_fifo_source_payload_len;
assign master_source_source_payload_width = master_tx_fifo_source_payload_width;
assign master_source_source_payload_mask = master_tx_fifo_source_payload_mask;
assign master_cs = master_cs_storage;
assign master_tx_fifo_sink_valid = master_rxtx_re;
assign master_tx_ready = master_tx_fifo_sink_ready;
assign master_tx_fifo_sink_payload_data = master_rxtx_r;
assign master_tx_fifo_sink_payload_len = master_len;
assign master_tx_fifo_sink_payload_width = master_width;
assign master_tx_fifo_sink_payload_mask = master_mask;
assign master_tx_fifo_sink_last = 1'd1;
assign master_rx_fifo_source_ready = master_rxtx_we;
assign master_rx_ready = master_rx_fifo_source_valid;
assign master_rxtx_w = master_rx_fifo_source_payload_data;
assign master_tx_fifo_sink_ready = ((~master_tx_fifo_source_valid) | master_tx_fifo_source_ready);
assign master_rx_fifo_sink_ready = ((~master_rx_fifo_source_valid) | master_rx_fifo_source_ready);
assign spi_master_start0 = spi_master_start1;
assign spi_master_length0 = spi_master_length1;
assign spi_master_done1 = spi_master_done0;
assign spi_master_mosi = spi_master_mosi_storage;
assign spi_master_miso_status = spi_master_miso;
assign spi_master_cs = spi_master_sel;
assign spi_master_cs_mode = spi_master_mode0;
assign spi_master_loopback = spi_master_mode1;
assign spi_master_clk_rise = (spi_master_clk_divider1 == (spi_master_clk_divider0[15:1] - 1'd1));
assign spi_master_clk_fall = (spi_master_clk_divider1 == (spi_master_clk_divider0 - 1'd1));
assign spi_master_clk_divider0 = spimaster_storage;
always @(*) begin
	spimaster_next_state = 2'd0;
	spimaster_next_state = spimaster_state;
	case (spimaster_state)
		1'd1: begin
			if (spi_master_clk_fall) begin
				spimaster_next_state = 2'd2;
			end
		end
		2'd2: begin
			if (spi_master_clk_fall) begin
				if ((spi_master_count == (spi_master_length0 - 1'd1))) begin
					spimaster_next_state = 2'd3;
				end
			end
		end
		2'd3: begin
			if (spi_master_clk_rise) begin
				spimaster_next_state = 1'd0;
			end
		end
		default: begin
			if (spi_master_start0) begin
				spimaster_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	spi_master_done0 = 1'd0;
	case (spimaster_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
			spi_master_done0 = 1'd1;
			if (spi_master_start0) begin
				spi_master_done0 = 1'd0;
			end
		end
	endcase
end
always @(*) begin
	spi_master_irq = 1'd0;
	case (spimaster_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (spi_master_clk_rise) begin
				spi_master_irq = 1'd1;
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	spi_master_xfer_enable = 1'd0;
	case (spimaster_state)
		1'd1: begin
			if (spi_master_clk_fall) begin
				spi_master_xfer_enable = 1'd1;
			end
		end
		2'd2: begin
			spi_master_xfer_enable = 1'd1;
		end
		2'd3: begin
			spi_master_xfer_enable = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	spi_master_clk_enable = 1'd0;
	case (spimaster_state)
		1'd1: begin
		end
		2'd2: begin
			spi_master_clk_enable = 1'd1;
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	spi_master_count_spimaster_next_value = 3'd0;
	case (spimaster_state)
		1'd1: begin
			spi_master_count_spimaster_next_value = 1'd0;
		end
		2'd2: begin
			if (spi_master_clk_fall) begin
				spi_master_count_spimaster_next_value = (spi_master_count + 1'd1);
			end
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	spi_master_mosi_latch = 1'd0;
	case (spimaster_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
			if (spi_master_start0) begin
				spi_master_mosi_latch = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	spi_master_count_spimaster_next_value_ce = 1'd0;
	case (spimaster_state)
		1'd1: begin
			spi_master_count_spimaster_next_value_ce = 1'd1;
		end
		2'd2: begin
			if (spi_master_clk_fall) begin
				spi_master_count_spimaster_next_value_ce = 1'd1;
			end
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	spi_master_miso_latch = 1'd0;
	case (spimaster_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (spi_master_clk_rise) begin
				spi_master_miso_latch = 1'd1;
			end
		end
		default: begin
		end
	endcase
end
assign mprj_wb_iena = mprj_wb_iena_storage;
assign debug_wait = (~debug_is_ongoing);
assign debug_reset = debug_done;
assign debug_wishbone_adr = debug_address;
assign debug_wishbone_dat_w = debug_data;
assign debug_wishbone_sel = 4'd15;
always @(*) begin
	debug_tx_sink_payload_data = 8'd0;
	case (debug_bytes_count)
		1'd0: begin
			debug_tx_sink_payload_data = debug_data[31:24];
		end
		1'd1: begin
			debug_tx_sink_payload_data = debug_data[31:16];
		end
		2'd2: begin
			debug_tx_sink_payload_data = debug_data[31:8];
		end
		2'd3: begin
			debug_tx_sink_payload_data = debug_data[31:0];
		end
	endcase
end
assign debug_tx_sink_last = ((debug_bytes_count == 2'd3) & (debug_words_count == (debug_length - 1'd1)));
always @(*) begin
	uartwishbonebridge0_rs232phytx0_next_state = 1'd0;
	uartwishbonebridge0_rs232phytx0_next_state = uartwishbonebridge0_rs232phytx0_state;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				if ((debug_tx_count == 4'd9)) begin
					uartwishbonebridge0_rs232phytx0_next_state = 1'd0;
				end
			end
		end
		default: begin
			if (debug_tx_sink_valid) begin
				uartwishbonebridge0_rs232phytx0_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value2 = 8'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value2 = {1'd1, debug_tx_data[7:1]};
			end
		end
		default: begin
			if (debug_tx_sink_valid) begin
				debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value2 = debug_tx_sink_payload_data;
			end
		end
	endcase
end
always @(*) begin
	debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value_ce2 = 1'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value_ce2 = 1'd1;
			end
		end
		default: begin
			if (debug_tx_sink_valid) begin
				debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value_ce2 = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value0 = 4'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value0 = (debug_tx_count + 1'd1);
			end
		end
		default: begin
			debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value0 = 1'd0;
		end
	endcase
end
always @(*) begin
	debug_tx_sink_ready = 1'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				if ((debug_tx_count == 4'd9)) begin
					debug_tx_sink_ready = 1'd1;
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value_ce0 = 1'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value_ce0 = 1'd1;
			end
		end
		default: begin
			debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value_ce0 = 1'd1;
		end
	endcase
end
always @(*) begin
	debug_tx_uartwishbonebridge0_rs232phytx0_next_value1 = 1'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				debug_tx_uartwishbonebridge0_rs232phytx0_next_value1 = debug_tx_data;
			end
		end
		default: begin
			debug_tx_uartwishbonebridge0_rs232phytx0_next_value1 = 1'd1;
			if (debug_tx_sink_valid) begin
				debug_tx_uartwishbonebridge0_rs232phytx0_next_value1 = 1'd0;
			end
		end
	endcase
end
always @(*) begin
	debug_tx_uartwishbonebridge0_rs232phytx0_next_value_ce1 = 1'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			if (debug_tx_tick) begin
				debug_tx_uartwishbonebridge0_rs232phytx0_next_value_ce1 = 1'd1;
			end
		end
		default: begin
			debug_tx_uartwishbonebridge0_rs232phytx0_next_value_ce1 = 1'd1;
			if (debug_tx_sink_valid) begin
				debug_tx_uartwishbonebridge0_rs232phytx0_next_value_ce1 = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	debug_tx_enable = 1'd0;
	case (uartwishbonebridge0_rs232phytx0_state)
		1'd1: begin
			debug_tx_enable = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uartwishbonebridge0_rs232phyrx0_next_state = 1'd0;
	uartwishbonebridge0_rs232phyrx0_next_state = uartwishbonebridge0_rs232phyrx0_state;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			if (debug_rx_tick) begin
				if ((debug_rx_count == 4'd9)) begin
					uartwishbonebridge0_rs232phyrx0_next_state = 1'd0;
				end
			end
		end
		default: begin
			if (((debug_rx_rx == 1'd0) & (debug_rx_rx_d == 1'd1))) begin
				uartwishbonebridge0_rs232phyrx0_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	debug_rx_enable = 1'd0;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			debug_rx_enable = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value_ce1 = 1'd0;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			if (debug_rx_tick) begin
				debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value_ce1 = 1'd1;
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_rx_source_valid = 1'd0;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			if (debug_rx_tick) begin
				if ((debug_rx_count == 4'd9)) begin
					debug_rx_source_valid = (debug_rx_rx == 1'd1);
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value0 = 4'd0;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			if (debug_rx_tick) begin
				debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value0 = (debug_rx_count + 1'd1);
			end
		end
		default: begin
			debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value0 = 1'd0;
		end
	endcase
end
always @(*) begin
	debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value_ce0 = 1'd0;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			if (debug_rx_tick) begin
				debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value_ce0 = 1'd1;
			end
		end
		default: begin
			debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value_ce0 = 1'd1;
		end
	endcase
end
always @(*) begin
	debug_rx_source_payload_data = 8'd0;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			if (debug_rx_tick) begin
				if ((debug_rx_count == 4'd9)) begin
					debug_rx_source_payload_data = debug_rx_data;
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value1 = 8'd0;
	case (uartwishbonebridge0_rs232phyrx0_state)
		1'd1: begin
			if (debug_rx_tick) begin
				debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value1 = {debug_rx_rx, debug_rx_data[7:1]};
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uartwishbonebridge0_next_state = 3'd0;
	uartwishbonebridge0_next_state = uartwishbonebridge0_state;
	case (uartwishbonebridge0_state)
		1'd1: begin
			if (debug_rx_source_valid) begin
				uartwishbonebridge0_next_state = 2'd2;
			end
		end
		2'd2: begin
			if (debug_rx_source_valid) begin
				if ((debug_bytes_count == 2'd3)) begin
					if (((debug_cmd == 1'd1) | (debug_cmd == 2'd3))) begin
						uartwishbonebridge0_next_state = 2'd3;
					end else begin
						if (((debug_cmd == 2'd2) | (debug_cmd == 3'd4))) begin
							uartwishbonebridge0_next_state = 3'd5;
						end else begin
							uartwishbonebridge0_next_state = 1'd0;
						end
					end
				end
			end
		end
		2'd3: begin
			if (debug_rx_source_valid) begin
				if ((debug_bytes_count == 2'd3)) begin
					uartwishbonebridge0_next_state = 3'd4;
				end
			end
		end
		3'd4: begin
			if (debug_wishbone_ack) begin
				if ((debug_words_count == (debug_length - 1'd1))) begin
					uartwishbonebridge0_next_state = 1'd0;
				end else begin
					uartwishbonebridge0_next_state = 2'd3;
				end
			end
		end
		3'd5: begin
			if (debug_wishbone_ack) begin
				uartwishbonebridge0_next_state = 3'd6;
			end
		end
		3'd6: begin
			if (debug_tx_sink_ready) begin
				if ((debug_bytes_count == 2'd3)) begin
					if ((debug_words_count == (debug_length - 1'd1))) begin
						uartwishbonebridge0_next_state = 1'd0;
					end else begin
						uartwishbonebridge0_next_state = 3'd5;
					end
				end
			end
		end
		default: begin
			if (debug_rx_source_valid) begin
				uartwishbonebridge0_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	debug_length_uartwishbonebridge0_next_value3 = 8'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
			if (debug_rx_source_valid) begin
				debug_length_uartwishbonebridge0_next_value3 = debug_rx_source_payload_data;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_length_uartwishbonebridge0_next_value_ce3 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
			if (debug_rx_source_valid) begin
				debug_length_uartwishbonebridge0_next_value_ce3 = 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_wishbone_cyc = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			debug_wishbone_cyc = 1'd1;
		end
		3'd5: begin
			debug_wishbone_cyc = 1'd1;
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_address_uartwishbonebridge0_next_value4 = 32'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
			if (debug_rx_source_valid) begin
				debug_address_uartwishbonebridge0_next_value4 = {debug_address, debug_rx_source_payload_data};
			end
		end
		2'd3: begin
		end
		3'd4: begin
			if (debug_wishbone_ack) begin
				debug_address_uartwishbonebridge0_next_value4 = (debug_address + debug_incr);
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (debug_tx_sink_ready) begin
				if ((debug_bytes_count == 2'd3)) begin
					debug_address_uartwishbonebridge0_next_value4 = (debug_address + debug_incr);
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_wishbone_stb = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			debug_wishbone_stb = 1'd1;
		end
		3'd5: begin
			debug_wishbone_stb = 1'd1;
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_address_uartwishbonebridge0_next_value_ce4 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
			if (debug_rx_source_valid) begin
				debug_address_uartwishbonebridge0_next_value_ce4 = 1'd1;
			end
		end
		2'd3: begin
		end
		3'd4: begin
			if (debug_wishbone_ack) begin
				debug_address_uartwishbonebridge0_next_value_ce4 = 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (debug_tx_sink_ready) begin
				if ((debug_bytes_count == 2'd3)) begin
					debug_address_uartwishbonebridge0_next_value_ce4 = 1'd1;
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_wishbone_we = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			debug_wishbone_we = 1'd1;
		end
		3'd5: begin
			debug_wishbone_we = 1'd0;
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_incr_uartwishbonebridge0_next_value5 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
			if (debug_rx_source_valid) begin
				if ((debug_bytes_count == 2'd3)) begin
					if (((debug_cmd == 1'd1) | (debug_cmd == 2'd3))) begin
						debug_incr_uartwishbonebridge0_next_value5 = (debug_cmd == 1'd1);
					end else begin
						if (((debug_cmd == 2'd2) | (debug_cmd == 3'd4))) begin
							debug_incr_uartwishbonebridge0_next_value5 = (debug_cmd == 2'd2);
						end else begin
						end
					end
				end
			end
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_incr_uartwishbonebridge0_next_value_ce5 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
			if (debug_rx_source_valid) begin
				if ((debug_bytes_count == 2'd3)) begin
					if (((debug_cmd == 1'd1) | (debug_cmd == 2'd3))) begin
						debug_incr_uartwishbonebridge0_next_value_ce5 = 1'd1;
					end else begin
						if (((debug_cmd == 2'd2) | (debug_cmd == 3'd4))) begin
							debug_incr_uartwishbonebridge0_next_value_ce5 = 1'd1;
						end else begin
						end
					end
				end
			end
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_data_uartwishbonebridge0_next_value6 = 32'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (debug_rx_source_valid) begin
				debug_data_uartwishbonebridge0_next_value6 = {debug_data, debug_rx_source_payload_data};
			end
		end
		3'd4: begin
		end
		3'd5: begin
			if (debug_wishbone_ack) begin
				debug_data_uartwishbonebridge0_next_value6 = debug_wishbone_dat_r;
			end
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_data_uartwishbonebridge0_next_value_ce6 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (debug_rx_source_valid) begin
				debug_data_uartwishbonebridge0_next_value_ce6 = 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
			if (debug_wishbone_ack) begin
				debug_data_uartwishbonebridge0_next_value_ce6 = 1'd1;
			end
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_tx_sink_valid = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
			debug_tx_sink_valid = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	debug_is_ongoing = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
			debug_is_ongoing = 1'd1;
		end
	endcase
end
always @(*) begin
	debug_rx_source_ready = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
			debug_rx_source_ready = 1'd1;
		end
		2'd2: begin
			debug_rx_source_ready = 1'd1;
		end
		2'd3: begin
			debug_rx_source_ready = 1'd1;
		end
		3'd4: begin
			debug_rx_source_ready = 1'd0;
		end
		3'd5: begin
			debug_rx_source_ready = 1'd0;
		end
		3'd6: begin
			debug_rx_source_ready = 1'd0;
		end
		default: begin
			debug_rx_source_ready = 1'd1;
		end
	endcase
end
always @(*) begin
	debug_bytes_count_uartwishbonebridge0_next_value0 = 2'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
			if (debug_rx_source_valid) begin
				debug_bytes_count_uartwishbonebridge0_next_value0 = (debug_bytes_count + 1'd1);
			end
		end
		2'd3: begin
			if (debug_rx_source_valid) begin
				debug_bytes_count_uartwishbonebridge0_next_value0 = (debug_bytes_count + 1'd1);
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
			if (debug_tx_sink_ready) begin
				debug_bytes_count_uartwishbonebridge0_next_value0 = (debug_bytes_count + 1'd1);
			end
		end
		default: begin
			debug_bytes_count_uartwishbonebridge0_next_value0 = 1'd0;
		end
	endcase
end
always @(*) begin
	debug_bytes_count_uartwishbonebridge0_next_value_ce0 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
			if (debug_rx_source_valid) begin
				debug_bytes_count_uartwishbonebridge0_next_value_ce0 = 1'd1;
			end
		end
		2'd3: begin
			if (debug_rx_source_valid) begin
				debug_bytes_count_uartwishbonebridge0_next_value_ce0 = 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
			if (debug_tx_sink_ready) begin
				debug_bytes_count_uartwishbonebridge0_next_value_ce0 = 1'd1;
			end
		end
		default: begin
			debug_bytes_count_uartwishbonebridge0_next_value_ce0 = 1'd1;
		end
	endcase
end
always @(*) begin
	debug_words_count_uartwishbonebridge0_next_value1 = 8'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (debug_wishbone_ack) begin
				debug_words_count_uartwishbonebridge0_next_value1 = (debug_words_count + 1'd1);
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (debug_tx_sink_ready) begin
				if ((debug_bytes_count == 2'd3)) begin
					debug_words_count_uartwishbonebridge0_next_value1 = (debug_words_count + 1'd1);
				end
			end
		end
		default: begin
			debug_words_count_uartwishbonebridge0_next_value1 = 1'd0;
		end
	endcase
end
always @(*) begin
	debug_words_count_uartwishbonebridge0_next_value_ce1 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (debug_wishbone_ack) begin
				debug_words_count_uartwishbonebridge0_next_value_ce1 = 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (debug_tx_sink_ready) begin
				if ((debug_bytes_count == 2'd3)) begin
					debug_words_count_uartwishbonebridge0_next_value_ce1 = 1'd1;
				end
			end
		end
		default: begin
			debug_words_count_uartwishbonebridge0_next_value_ce1 = 1'd1;
		end
	endcase
end
always @(*) begin
	debug_cmd_uartwishbonebridge0_next_value2 = 8'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
			if (debug_rx_source_valid) begin
				debug_cmd_uartwishbonebridge0_next_value2 = debug_rx_source_payload_data;
			end
		end
	endcase
end
always @(*) begin
	debug_cmd_uartwishbonebridge0_next_value_ce2 = 1'd0;
	case (uartwishbonebridge0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
			if (debug_rx_source_valid) begin
				debug_cmd_uartwishbonebridge0_next_value_ce2 = 1'd1;
			end
		end
	endcase
end
assign debug_done = (debug_count == 1'd0);
assign debug_oeb = debug_oeb_storage;
assign uart_wait = (~uart_is_ongoing);
assign uart_reset = uart_done;
assign uart_wishbone_adr = uart_address;
assign uart_wishbone_dat_w = uart_data;
assign uart_wishbone_sel = 4'd15;
always @(*) begin
	uart_tx_sink_payload_data = 8'd0;
	case (uart_bytes_count)
		1'd0: begin
			uart_tx_sink_payload_data = uart_data[31:24];
		end
		1'd1: begin
			uart_tx_sink_payload_data = uart_data[31:16];
		end
		2'd2: begin
			uart_tx_sink_payload_data = uart_data[31:8];
		end
		2'd3: begin
			uart_tx_sink_payload_data = uart_data[31:0];
		end
	endcase
end
assign uart_tx_sink_last = ((uart_bytes_count == 2'd3) & (uart_words_count == (uart_length - 1'd1)));
always @(*) begin
	uartwishbonebridge1_rs232phytx1_next_state = 1'd0;
	uartwishbonebridge1_rs232phytx1_next_state = uartwishbonebridge1_rs232phytx1_state;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				if ((uart_tx_count == 4'd9)) begin
					uartwishbonebridge1_rs232phytx1_next_state = 1'd0;
				end
			end
		end
		default: begin
			if (uart_tx_sink_valid) begin
				uartwishbonebridge1_rs232phytx1_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value0 = 4'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value0 = (uart_tx_count + 1'd1);
			end
		end
		default: begin
			uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value0 = 1'd0;
		end
	endcase
end
always @(*) begin
	uart_tx_enable = 1'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			uart_tx_enable = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value_ce0 = 1'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value_ce0 = 1'd1;
			end
		end
		default: begin
			uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value_ce0 = 1'd1;
		end
	endcase
end
always @(*) begin
	platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value1 = 1'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value1 = uart_tx_data;
			end
		end
		default: begin
			platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value1 = 1'd1;
			if (uart_tx_sink_valid) begin
				platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value1 = 1'd0;
			end
		end
	endcase
end
always @(*) begin
	platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value_ce1 = 1'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value_ce1 = 1'd1;
			end
		end
		default: begin
			platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value_ce1 = 1'd1;
			if (uart_tx_sink_valid) begin
				platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value_ce1 = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value2 = 8'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value2 = {1'd1, uart_tx_data[7:1]};
			end
		end
		default: begin
			if (uart_tx_sink_valid) begin
				uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value2 = uart_tx_sink_payload_data;
			end
		end
	endcase
end
always @(*) begin
	uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value_ce2 = 1'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value_ce2 = 1'd1;
			end
		end
		default: begin
			if (uart_tx_sink_valid) begin
				uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value_ce2 = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	uart_tx_sink_ready = 1'd0;
	case (uartwishbonebridge1_rs232phytx1_state)
		1'd1: begin
			if (uart_tx_tick) begin
				if ((uart_tx_count == 4'd9)) begin
					uart_tx_sink_ready = 1'd1;
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uartwishbonebridge1_rs232phyrx1_next_state = 1'd0;
	uartwishbonebridge1_rs232phyrx1_next_state = uartwishbonebridge1_rs232phyrx1_state;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			if (uart_rx_tick) begin
				if ((uart_rx_count == 4'd9)) begin
					uartwishbonebridge1_rs232phyrx1_next_state = 1'd0;
				end
			end
		end
		default: begin
			if (((uart_rx_rx == 1'd0) & (uart_rx_rx_d == 1'd1))) begin
				uartwishbonebridge1_rs232phyrx1_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	uart_rx_source_payload_data = 8'd0;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			if (uart_rx_tick) begin
				if ((uart_rx_count == 4'd9)) begin
					uart_rx_source_payload_data = uart_rx_data;
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value0 = 4'd0;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			if (uart_rx_tick) begin
				uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value0 = (uart_rx_count + 1'd1);
			end
		end
		default: begin
			uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value0 = 1'd0;
		end
	endcase
end
always @(*) begin
	uart_rx_enable = 1'd0;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			uart_rx_enable = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value_ce0 = 1'd0;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			if (uart_rx_tick) begin
				uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value_ce0 = 1'd1;
			end
		end
		default: begin
			uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value_ce0 = 1'd1;
		end
	endcase
end
always @(*) begin
	uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value1 = 8'd0;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			if (uart_rx_tick) begin
				uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value1 = {uart_rx_rx, uart_rx_data[7:1]};
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value_ce1 = 1'd0;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			if (uart_rx_tick) begin
				uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value_ce1 = 1'd1;
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_rx_source_valid = 1'd0;
	case (uartwishbonebridge1_rs232phyrx1_state)
		1'd1: begin
			if (uart_rx_tick) begin
				if ((uart_rx_count == 4'd9)) begin
					uart_rx_source_valid = (uart_rx_rx == 1'd1);
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uartwishbonebridge1_next_state = 3'd0;
	uartwishbonebridge1_next_state = uartwishbonebridge1_state;
	case (uartwishbonebridge1_state)
		1'd1: begin
			if (uart_rx_source_valid) begin
				uartwishbonebridge1_next_state = 2'd2;
			end
		end
		2'd2: begin
			if (uart_rx_source_valid) begin
				if ((uart_bytes_count == 2'd3)) begin
					if (((uart_cmd == 1'd1) | (uart_cmd == 2'd3))) begin
						uartwishbonebridge1_next_state = 2'd3;
					end else begin
						if (((uart_cmd == 2'd2) | (uart_cmd == 3'd4))) begin
							uartwishbonebridge1_next_state = 3'd5;
						end else begin
							uartwishbonebridge1_next_state = 1'd0;
						end
					end
				end
			end
		end
		2'd3: begin
			if (uart_rx_source_valid) begin
				if ((uart_bytes_count == 2'd3)) begin
					uartwishbonebridge1_next_state = 3'd4;
				end
			end
		end
		3'd4: begin
			if (uart_wishbone_ack) begin
				if ((uart_words_count == (uart_length - 1'd1))) begin
					uartwishbonebridge1_next_state = 1'd0;
				end else begin
					uartwishbonebridge1_next_state = 2'd3;
				end
			end
		end
		3'd5: begin
			if (uart_wishbone_ack) begin
				uartwishbonebridge1_next_state = 3'd6;
			end
		end
		3'd6: begin
			if (uart_tx_sink_ready) begin
				if ((uart_bytes_count == 2'd3)) begin
					if ((uart_words_count == (uart_length - 1'd1))) begin
						uartwishbonebridge1_next_state = 1'd0;
					end else begin
						uartwishbonebridge1_next_state = 3'd5;
					end
				end
			end
		end
		default: begin
			if (uart_rx_source_valid) begin
				uartwishbonebridge1_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	uart_bytes_count_uartwishbonebridge1_next_value0 = 2'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
			if (uart_rx_source_valid) begin
				uart_bytes_count_uartwishbonebridge1_next_value0 = (uart_bytes_count + 1'd1);
			end
		end
		2'd3: begin
			if (uart_rx_source_valid) begin
				uart_bytes_count_uartwishbonebridge1_next_value0 = (uart_bytes_count + 1'd1);
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
			if (uart_tx_sink_ready) begin
				uart_bytes_count_uartwishbonebridge1_next_value0 = (uart_bytes_count + 1'd1);
			end
		end
		default: begin
			uart_bytes_count_uartwishbonebridge1_next_value0 = 1'd0;
		end
	endcase
end
always @(*) begin
	uart_bytes_count_uartwishbonebridge1_next_value_ce0 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
			if (uart_rx_source_valid) begin
				uart_bytes_count_uartwishbonebridge1_next_value_ce0 = 1'd1;
			end
		end
		2'd3: begin
			if (uart_rx_source_valid) begin
				uart_bytes_count_uartwishbonebridge1_next_value_ce0 = 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
			if (uart_tx_sink_ready) begin
				uart_bytes_count_uartwishbonebridge1_next_value_ce0 = 1'd1;
			end
		end
		default: begin
			uart_bytes_count_uartwishbonebridge1_next_value_ce0 = 1'd1;
		end
	endcase
end
always @(*) begin
	uart_words_count_uartwishbonebridge1_next_value1 = 8'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (uart_wishbone_ack) begin
				uart_words_count_uartwishbonebridge1_next_value1 = (uart_words_count + 1'd1);
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (uart_tx_sink_ready) begin
				if ((uart_bytes_count == 2'd3)) begin
					uart_words_count_uartwishbonebridge1_next_value1 = (uart_words_count + 1'd1);
				end
			end
		end
		default: begin
			uart_words_count_uartwishbonebridge1_next_value1 = 1'd0;
		end
	endcase
end
always @(*) begin
	uart_words_count_uartwishbonebridge1_next_value_ce1 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (uart_wishbone_ack) begin
				uart_words_count_uartwishbonebridge1_next_value_ce1 = 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (uart_tx_sink_ready) begin
				if ((uart_bytes_count == 2'd3)) begin
					uart_words_count_uartwishbonebridge1_next_value_ce1 = 1'd1;
				end
			end
		end
		default: begin
			uart_words_count_uartwishbonebridge1_next_value_ce1 = 1'd1;
		end
	endcase
end
always @(*) begin
	uart_cmd_uartwishbonebridge1_next_value2 = 8'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
			if (uart_rx_source_valid) begin
				uart_cmd_uartwishbonebridge1_next_value2 = uart_rx_source_payload_data;
			end
		end
	endcase
end
always @(*) begin
	uart_cmd_uartwishbonebridge1_next_value_ce2 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
			if (uart_rx_source_valid) begin
				uart_cmd_uartwishbonebridge1_next_value_ce2 = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	uart_length_uartwishbonebridge1_next_value3 = 8'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
			if (uart_rx_source_valid) begin
				uart_length_uartwishbonebridge1_next_value3 = uart_rx_source_payload_data;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_length_uartwishbonebridge1_next_value_ce3 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
			if (uart_rx_source_valid) begin
				uart_length_uartwishbonebridge1_next_value_ce3 = 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_address_uartwishbonebridge1_next_value4 = 32'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
			if (uart_rx_source_valid) begin
				uart_address_uartwishbonebridge1_next_value4 = {uart_address, uart_rx_source_payload_data};
			end
		end
		2'd3: begin
		end
		3'd4: begin
			if (uart_wishbone_ack) begin
				uart_address_uartwishbonebridge1_next_value4 = (uart_address + uart_incr);
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (uart_tx_sink_ready) begin
				if ((uart_bytes_count == 2'd3)) begin
					uart_address_uartwishbonebridge1_next_value4 = (uart_address + uart_incr);
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_rx_source_ready = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
			uart_rx_source_ready = 1'd1;
		end
		2'd2: begin
			uart_rx_source_ready = 1'd1;
		end
		2'd3: begin
			uart_rx_source_ready = 1'd1;
		end
		3'd4: begin
			uart_rx_source_ready = 1'd0;
		end
		3'd5: begin
			uart_rx_source_ready = 1'd0;
		end
		3'd6: begin
			uart_rx_source_ready = 1'd0;
		end
		default: begin
			uart_rx_source_ready = 1'd1;
		end
	endcase
end
always @(*) begin
	uart_address_uartwishbonebridge1_next_value_ce4 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
			if (uart_rx_source_valid) begin
				uart_address_uartwishbonebridge1_next_value_ce4 = 1'd1;
			end
		end
		2'd3: begin
		end
		3'd4: begin
			if (uart_wishbone_ack) begin
				uart_address_uartwishbonebridge1_next_value_ce4 = 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
			if (uart_tx_sink_ready) begin
				if ((uart_bytes_count == 2'd3)) begin
					uart_address_uartwishbonebridge1_next_value_ce4 = 1'd1;
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_incr_uartwishbonebridge1_next_value5 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
			if (uart_rx_source_valid) begin
				if ((uart_bytes_count == 2'd3)) begin
					if (((uart_cmd == 1'd1) | (uart_cmd == 2'd3))) begin
						uart_incr_uartwishbonebridge1_next_value5 = (uart_cmd == 1'd1);
					end else begin
						if (((uart_cmd == 2'd2) | (uart_cmd == 3'd4))) begin
							uart_incr_uartwishbonebridge1_next_value5 = (uart_cmd == 2'd2);
						end else begin
						end
					end
				end
			end
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_incr_uartwishbonebridge1_next_value_ce5 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
			if (uart_rx_source_valid) begin
				if ((uart_bytes_count == 2'd3)) begin
					if (((uart_cmd == 1'd1) | (uart_cmd == 2'd3))) begin
						uart_incr_uartwishbonebridge1_next_value_ce5 = 1'd1;
					end else begin
						if (((uart_cmd == 2'd2) | (uart_cmd == 3'd4))) begin
							uart_incr_uartwishbonebridge1_next_value_ce5 = 1'd1;
						end else begin
						end
					end
				end
			end
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_data_uartwishbonebridge1_next_value6 = 32'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (uart_rx_source_valid) begin
				uart_data_uartwishbonebridge1_next_value6 = {uart_data, uart_rx_source_payload_data};
			end
		end
		3'd4: begin
		end
		3'd5: begin
			if (uart_wishbone_ack) begin
				uart_data_uartwishbonebridge1_next_value6 = uart_wishbone_dat_r;
			end
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_data_uartwishbonebridge1_next_value_ce6 = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (uart_rx_source_valid) begin
				uart_data_uartwishbonebridge1_next_value_ce6 = 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
			if (uart_wishbone_ack) begin
				uart_data_uartwishbonebridge1_next_value_ce6 = 1'd1;
			end
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_wishbone_cyc = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			uart_wishbone_cyc = 1'd1;
		end
		3'd5: begin
			uart_wishbone_cyc = 1'd1;
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_wishbone_stb = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			uart_wishbone_stb = 1'd1;
		end
		3'd5: begin
			uart_wishbone_stb = 1'd1;
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_wishbone_we = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			uart_wishbone_we = 1'd1;
		end
		3'd5: begin
			uart_wishbone_we = 1'd0;
		end
		3'd6: begin
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_tx_sink_valid = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
			uart_tx_sink_valid = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	uart_is_ongoing = 1'd0;
	case (uartwishbonebridge1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		default: begin
			uart_is_ongoing = 1'd1;
		end
	endcase
end
assign uart_done = (uart_count == 1'd0);
assign gpio_mode0_pad = gpio_mode0_storage;
assign gpio_mode1_pad = gpio_mode1_storage;
assign gpio_inenb_pad = (~gpio_ien_storage);
assign gpio_outenb_pad = (~gpio_oe_storage);
assign gpio_out_pad = gpio_out_storage;
always @(*) begin
	la_iena = 128'd0;
	la_iena[0] = (~la_ien_storage[0]);
	la_iena[1] = (~la_ien_storage[1]);
	la_iena[2] = (~la_ien_storage[2]);
	la_iena[3] = (~la_ien_storage[3]);
	la_iena[4] = (~la_ien_storage[4]);
	la_iena[5] = (~la_ien_storage[5]);
	la_iena[6] = (~la_ien_storage[6]);
	la_iena[7] = (~la_ien_storage[7]);
	la_iena[8] = (~la_ien_storage[8]);
	la_iena[9] = (~la_ien_storage[9]);
	la_iena[10] = (~la_ien_storage[10]);
	la_iena[11] = (~la_ien_storage[11]);
	la_iena[12] = (~la_ien_storage[12]);
	la_iena[13] = (~la_ien_storage[13]);
	la_iena[14] = (~la_ien_storage[14]);
	la_iena[15] = (~la_ien_storage[15]);
	la_iena[16] = (~la_ien_storage[16]);
	la_iena[17] = (~la_ien_storage[17]);
	la_iena[18] = (~la_ien_storage[18]);
	la_iena[19] = (~la_ien_storage[19]);
	la_iena[20] = (~la_ien_storage[20]);
	la_iena[21] = (~la_ien_storage[21]);
	la_iena[22] = (~la_ien_storage[22]);
	la_iena[23] = (~la_ien_storage[23]);
	la_iena[24] = (~la_ien_storage[24]);
	la_iena[25] = (~la_ien_storage[25]);
	la_iena[26] = (~la_ien_storage[26]);
	la_iena[27] = (~la_ien_storage[27]);
	la_iena[28] = (~la_ien_storage[28]);
	la_iena[29] = (~la_ien_storage[29]);
	la_iena[30] = (~la_ien_storage[30]);
	la_iena[31] = (~la_ien_storage[31]);
	la_iena[32] = (~la_ien_storage[32]);
	la_iena[33] = (~la_ien_storage[33]);
	la_iena[34] = (~la_ien_storage[34]);
	la_iena[35] = (~la_ien_storage[35]);
	la_iena[36] = (~la_ien_storage[36]);
	la_iena[37] = (~la_ien_storage[37]);
	la_iena[38] = (~la_ien_storage[38]);
	la_iena[39] = (~la_ien_storage[39]);
	la_iena[40] = (~la_ien_storage[40]);
	la_iena[41] = (~la_ien_storage[41]);
	la_iena[42] = (~la_ien_storage[42]);
	la_iena[43] = (~la_ien_storage[43]);
	la_iena[44] = (~la_ien_storage[44]);
	la_iena[45] = (~la_ien_storage[45]);
	la_iena[46] = (~la_ien_storage[46]);
	la_iena[47] = (~la_ien_storage[47]);
	la_iena[48] = (~la_ien_storage[48]);
	la_iena[49] = (~la_ien_storage[49]);
	la_iena[50] = (~la_ien_storage[50]);
	la_iena[51] = (~la_ien_storage[51]);
	la_iena[52] = (~la_ien_storage[52]);
	la_iena[53] = (~la_ien_storage[53]);
	la_iena[54] = (~la_ien_storage[54]);
	la_iena[55] = (~la_ien_storage[55]);
	la_iena[56] = (~la_ien_storage[56]);
	la_iena[57] = (~la_ien_storage[57]);
	la_iena[58] = (~la_ien_storage[58]);
	la_iena[59] = (~la_ien_storage[59]);
	la_iena[60] = (~la_ien_storage[60]);
	la_iena[61] = (~la_ien_storage[61]);
	la_iena[62] = (~la_ien_storage[62]);
	la_iena[63] = (~la_ien_storage[63]);
	la_iena[64] = (~la_ien_storage[64]);
	la_iena[65] = (~la_ien_storage[65]);
	la_iena[66] = (~la_ien_storage[66]);
	la_iena[67] = (~la_ien_storage[67]);
	la_iena[68] = (~la_ien_storage[68]);
	la_iena[69] = (~la_ien_storage[69]);
	la_iena[70] = (~la_ien_storage[70]);
	la_iena[71] = (~la_ien_storage[71]);
	la_iena[72] = (~la_ien_storage[72]);
	la_iena[73] = (~la_ien_storage[73]);
	la_iena[74] = (~la_ien_storage[74]);
	la_iena[75] = (~la_ien_storage[75]);
	la_iena[76] = (~la_ien_storage[76]);
	la_iena[77] = (~la_ien_storage[77]);
	la_iena[78] = (~la_ien_storage[78]);
	la_iena[79] = (~la_ien_storage[79]);
	la_iena[80] = (~la_ien_storage[80]);
	la_iena[81] = (~la_ien_storage[81]);
	la_iena[82] = (~la_ien_storage[82]);
	la_iena[83] = (~la_ien_storage[83]);
	la_iena[84] = (~la_ien_storage[84]);
	la_iena[85] = (~la_ien_storage[85]);
	la_iena[86] = (~la_ien_storage[86]);
	la_iena[87] = (~la_ien_storage[87]);
	la_iena[88] = (~la_ien_storage[88]);
	la_iena[89] = (~la_ien_storage[89]);
	la_iena[90] = (~la_ien_storage[90]);
	la_iena[91] = (~la_ien_storage[91]);
	la_iena[92] = (~la_ien_storage[92]);
	la_iena[93] = (~la_ien_storage[93]);
	la_iena[94] = (~la_ien_storage[94]);
	la_iena[95] = (~la_ien_storage[95]);
	la_iena[96] = (~la_ien_storage[96]);
	la_iena[97] = (~la_ien_storage[97]);
	la_iena[98] = (~la_ien_storage[98]);
	la_iena[99] = (~la_ien_storage[99]);
	la_iena[100] = (~la_ien_storage[100]);
	la_iena[101] = (~la_ien_storage[101]);
	la_iena[102] = (~la_ien_storage[102]);
	la_iena[103] = (~la_ien_storage[103]);
	la_iena[104] = (~la_ien_storage[104]);
	la_iena[105] = (~la_ien_storage[105]);
	la_iena[106] = (~la_ien_storage[106]);
	la_iena[107] = (~la_ien_storage[107]);
	la_iena[108] = (~la_ien_storage[108]);
	la_iena[109] = (~la_ien_storage[109]);
	la_iena[110] = (~la_ien_storage[110]);
	la_iena[111] = (~la_ien_storage[111]);
	la_iena[112] = (~la_ien_storage[112]);
	la_iena[113] = (~la_ien_storage[113]);
	la_iena[114] = (~la_ien_storage[114]);
	la_iena[115] = (~la_ien_storage[115]);
	la_iena[116] = (~la_ien_storage[116]);
	la_iena[117] = (~la_ien_storage[117]);
	la_iena[118] = (~la_ien_storage[118]);
	la_iena[119] = (~la_ien_storage[119]);
	la_iena[120] = (~la_ien_storage[120]);
	la_iena[121] = (~la_ien_storage[121]);
	la_iena[122] = (~la_ien_storage[122]);
	la_iena[123] = (~la_ien_storage[123]);
	la_iena[124] = (~la_ien_storage[124]);
	la_iena[125] = (~la_ien_storage[125]);
	la_iena[126] = (~la_ien_storage[126]);
	la_iena[127] = (~la_ien_storage[127]);
end
always @(*) begin
	la_oenb = 128'd0;
	la_oenb[0] = (~la_oe_storage[0]);
	la_oenb[1] = (~la_oe_storage[1]);
	la_oenb[2] = (~la_oe_storage[2]);
	la_oenb[3] = (~la_oe_storage[3]);
	la_oenb[4] = (~la_oe_storage[4]);
	la_oenb[5] = (~la_oe_storage[5]);
	la_oenb[6] = (~la_oe_storage[6]);
	la_oenb[7] = (~la_oe_storage[7]);
	la_oenb[8] = (~la_oe_storage[8]);
	la_oenb[9] = (~la_oe_storage[9]);
	la_oenb[10] = (~la_oe_storage[10]);
	la_oenb[11] = (~la_oe_storage[11]);
	la_oenb[12] = (~la_oe_storage[12]);
	la_oenb[13] = (~la_oe_storage[13]);
	la_oenb[14] = (~la_oe_storage[14]);
	la_oenb[15] = (~la_oe_storage[15]);
	la_oenb[16] = (~la_oe_storage[16]);
	la_oenb[17] = (~la_oe_storage[17]);
	la_oenb[18] = (~la_oe_storage[18]);
	la_oenb[19] = (~la_oe_storage[19]);
	la_oenb[20] = (~la_oe_storage[20]);
	la_oenb[21] = (~la_oe_storage[21]);
	la_oenb[22] = (~la_oe_storage[22]);
	la_oenb[23] = (~la_oe_storage[23]);
	la_oenb[24] = (~la_oe_storage[24]);
	la_oenb[25] = (~la_oe_storage[25]);
	la_oenb[26] = (~la_oe_storage[26]);
	la_oenb[27] = (~la_oe_storage[27]);
	la_oenb[28] = (~la_oe_storage[28]);
	la_oenb[29] = (~la_oe_storage[29]);
	la_oenb[30] = (~la_oe_storage[30]);
	la_oenb[31] = (~la_oe_storage[31]);
	la_oenb[32] = (~la_oe_storage[32]);
	la_oenb[33] = (~la_oe_storage[33]);
	la_oenb[34] = (~la_oe_storage[34]);
	la_oenb[35] = (~la_oe_storage[35]);
	la_oenb[36] = (~la_oe_storage[36]);
	la_oenb[37] = (~la_oe_storage[37]);
	la_oenb[38] = (~la_oe_storage[38]);
	la_oenb[39] = (~la_oe_storage[39]);
	la_oenb[40] = (~la_oe_storage[40]);
	la_oenb[41] = (~la_oe_storage[41]);
	la_oenb[42] = (~la_oe_storage[42]);
	la_oenb[43] = (~la_oe_storage[43]);
	la_oenb[44] = (~la_oe_storage[44]);
	la_oenb[45] = (~la_oe_storage[45]);
	la_oenb[46] = (~la_oe_storage[46]);
	la_oenb[47] = (~la_oe_storage[47]);
	la_oenb[48] = (~la_oe_storage[48]);
	la_oenb[49] = (~la_oe_storage[49]);
	la_oenb[50] = (~la_oe_storage[50]);
	la_oenb[51] = (~la_oe_storage[51]);
	la_oenb[52] = (~la_oe_storage[52]);
	la_oenb[53] = (~la_oe_storage[53]);
	la_oenb[54] = (~la_oe_storage[54]);
	la_oenb[55] = (~la_oe_storage[55]);
	la_oenb[56] = (~la_oe_storage[56]);
	la_oenb[57] = (~la_oe_storage[57]);
	la_oenb[58] = (~la_oe_storage[58]);
	la_oenb[59] = (~la_oe_storage[59]);
	la_oenb[60] = (~la_oe_storage[60]);
	la_oenb[61] = (~la_oe_storage[61]);
	la_oenb[62] = (~la_oe_storage[62]);
	la_oenb[63] = (~la_oe_storage[63]);
	la_oenb[64] = (~la_oe_storage[64]);
	la_oenb[65] = (~la_oe_storage[65]);
	la_oenb[66] = (~la_oe_storage[66]);
	la_oenb[67] = (~la_oe_storage[67]);
	la_oenb[68] = (~la_oe_storage[68]);
	la_oenb[69] = (~la_oe_storage[69]);
	la_oenb[70] = (~la_oe_storage[70]);
	la_oenb[71] = (~la_oe_storage[71]);
	la_oenb[72] = (~la_oe_storage[72]);
	la_oenb[73] = (~la_oe_storage[73]);
	la_oenb[74] = (~la_oe_storage[74]);
	la_oenb[75] = (~la_oe_storage[75]);
	la_oenb[76] = (~la_oe_storage[76]);
	la_oenb[77] = (~la_oe_storage[77]);
	la_oenb[78] = (~la_oe_storage[78]);
	la_oenb[79] = (~la_oe_storage[79]);
	la_oenb[80] = (~la_oe_storage[80]);
	la_oenb[81] = (~la_oe_storage[81]);
	la_oenb[82] = (~la_oe_storage[82]);
	la_oenb[83] = (~la_oe_storage[83]);
	la_oenb[84] = (~la_oe_storage[84]);
	la_oenb[85] = (~la_oe_storage[85]);
	la_oenb[86] = (~la_oe_storage[86]);
	la_oenb[87] = (~la_oe_storage[87]);
	la_oenb[88] = (~la_oe_storage[88]);
	la_oenb[89] = (~la_oe_storage[89]);
	la_oenb[90] = (~la_oe_storage[90]);
	la_oenb[91] = (~la_oe_storage[91]);
	la_oenb[92] = (~la_oe_storage[92]);
	la_oenb[93] = (~la_oe_storage[93]);
	la_oenb[94] = (~la_oe_storage[94]);
	la_oenb[95] = (~la_oe_storage[95]);
	la_oenb[96] = (~la_oe_storage[96]);
	la_oenb[97] = (~la_oe_storage[97]);
	la_oenb[98] = (~la_oe_storage[98]);
	la_oenb[99] = (~la_oe_storage[99]);
	la_oenb[100] = (~la_oe_storage[100]);
	la_oenb[101] = (~la_oe_storage[101]);
	la_oenb[102] = (~la_oe_storage[102]);
	la_oenb[103] = (~la_oe_storage[103]);
	la_oenb[104] = (~la_oe_storage[104]);
	la_oenb[105] = (~la_oe_storage[105]);
	la_oenb[106] = (~la_oe_storage[106]);
	la_oenb[107] = (~la_oe_storage[107]);
	la_oenb[108] = (~la_oe_storage[108]);
	la_oenb[109] = (~la_oe_storage[109]);
	la_oenb[110] = (~la_oe_storage[110]);
	la_oenb[111] = (~la_oe_storage[111]);
	la_oenb[112] = (~la_oe_storage[112]);
	la_oenb[113] = (~la_oe_storage[113]);
	la_oenb[114] = (~la_oe_storage[114]);
	la_oenb[115] = (~la_oe_storage[115]);
	la_oenb[116] = (~la_oe_storage[116]);
	la_oenb[117] = (~la_oe_storage[117]);
	la_oenb[118] = (~la_oe_storage[118]);
	la_oenb[119] = (~la_oe_storage[119]);
	la_oenb[120] = (~la_oe_storage[120]);
	la_oenb[121] = (~la_oe_storage[121]);
	la_oenb[122] = (~la_oe_storage[122]);
	la_oenb[123] = (~la_oe_storage[123]);
	la_oenb[124] = (~la_oe_storage[124]);
	la_oenb[125] = (~la_oe_storage[125]);
	la_oenb[126] = (~la_oe_storage[126]);
	la_oenb[127] = (~la_oe_storage[127]);
end
always @(*) begin
	la_output = 128'd0;
	la_output[0] = la_out_storage[0];
	la_output[1] = la_out_storage[1];
	la_output[2] = la_out_storage[2];
	la_output[3] = la_out_storage[3];
	la_output[4] = la_out_storage[4];
	la_output[5] = la_out_storage[5];
	la_output[6] = la_out_storage[6];
	la_output[7] = la_out_storage[7];
	la_output[8] = la_out_storage[8];
	la_output[9] = la_out_storage[9];
	la_output[10] = la_out_storage[10];
	la_output[11] = la_out_storage[11];
	la_output[12] = la_out_storage[12];
	la_output[13] = la_out_storage[13];
	la_output[14] = la_out_storage[14];
	la_output[15] = la_out_storage[15];
	la_output[16] = la_out_storage[16];
	la_output[17] = la_out_storage[17];
	la_output[18] = la_out_storage[18];
	la_output[19] = la_out_storage[19];
	la_output[20] = la_out_storage[20];
	la_output[21] = la_out_storage[21];
	la_output[22] = la_out_storage[22];
	la_output[23] = la_out_storage[23];
	la_output[24] = la_out_storage[24];
	la_output[25] = la_out_storage[25];
	la_output[26] = la_out_storage[26];
	la_output[27] = la_out_storage[27];
	la_output[28] = la_out_storage[28];
	la_output[29] = la_out_storage[29];
	la_output[30] = la_out_storage[30];
	la_output[31] = la_out_storage[31];
	la_output[32] = la_out_storage[32];
	la_output[33] = la_out_storage[33];
	la_output[34] = la_out_storage[34];
	la_output[35] = la_out_storage[35];
	la_output[36] = la_out_storage[36];
	la_output[37] = la_out_storage[37];
	la_output[38] = la_out_storage[38];
	la_output[39] = la_out_storage[39];
	la_output[40] = la_out_storage[40];
	la_output[41] = la_out_storage[41];
	la_output[42] = la_out_storage[42];
	la_output[43] = la_out_storage[43];
	la_output[44] = la_out_storage[44];
	la_output[45] = la_out_storage[45];
	la_output[46] = la_out_storage[46];
	la_output[47] = la_out_storage[47];
	la_output[48] = la_out_storage[48];
	la_output[49] = la_out_storage[49];
	la_output[50] = la_out_storage[50];
	la_output[51] = la_out_storage[51];
	la_output[52] = la_out_storage[52];
	la_output[53] = la_out_storage[53];
	la_output[54] = la_out_storage[54];
	la_output[55] = la_out_storage[55];
	la_output[56] = la_out_storage[56];
	la_output[57] = la_out_storage[57];
	la_output[58] = la_out_storage[58];
	la_output[59] = la_out_storage[59];
	la_output[60] = la_out_storage[60];
	la_output[61] = la_out_storage[61];
	la_output[62] = la_out_storage[62];
	la_output[63] = la_out_storage[63];
	la_output[64] = la_out_storage[64];
	la_output[65] = la_out_storage[65];
	la_output[66] = la_out_storage[66];
	la_output[67] = la_out_storage[67];
	la_output[68] = la_out_storage[68];
	la_output[69] = la_out_storage[69];
	la_output[70] = la_out_storage[70];
	la_output[71] = la_out_storage[71];
	la_output[72] = la_out_storage[72];
	la_output[73] = la_out_storage[73];
	la_output[74] = la_out_storage[74];
	la_output[75] = la_out_storage[75];
	la_output[76] = la_out_storage[76];
	la_output[77] = la_out_storage[77];
	la_output[78] = la_out_storage[78];
	la_output[79] = la_out_storage[79];
	la_output[80] = la_out_storage[80];
	la_output[81] = la_out_storage[81];
	la_output[82] = la_out_storage[82];
	la_output[83] = la_out_storage[83];
	la_output[84] = la_out_storage[84];
	la_output[85] = la_out_storage[85];
	la_output[86] = la_out_storage[86];
	la_output[87] = la_out_storage[87];
	la_output[88] = la_out_storage[88];
	la_output[89] = la_out_storage[89];
	la_output[90] = la_out_storage[90];
	la_output[91] = la_out_storage[91];
	la_output[92] = la_out_storage[92];
	la_output[93] = la_out_storage[93];
	la_output[94] = la_out_storage[94];
	la_output[95] = la_out_storage[95];
	la_output[96] = la_out_storage[96];
	la_output[97] = la_out_storage[97];
	la_output[98] = la_out_storage[98];
	la_output[99] = la_out_storage[99];
	la_output[100] = la_out_storage[100];
	la_output[101] = la_out_storage[101];
	la_output[102] = la_out_storage[102];
	la_output[103] = la_out_storage[103];
	la_output[104] = la_out_storage[104];
	la_output[105] = la_out_storage[105];
	la_output[106] = la_out_storage[106];
	la_output[107] = la_out_storage[107];
	la_output[108] = la_out_storage[108];
	la_output[109] = la_out_storage[109];
	la_output[110] = la_out_storage[110];
	la_output[111] = la_out_storage[111];
	la_output[112] = la_out_storage[112];
	la_output[113] = la_out_storage[113];
	la_output[114] = la_out_storage[114];
	la_output[115] = la_out_storage[115];
	la_output[116] = la_out_storage[116];
	la_output[117] = la_out_storage[117];
	la_output[118] = la_out_storage[118];
	la_output[119] = la_out_storage[119];
	la_output[120] = la_out_storage[120];
	la_output[121] = la_out_storage[121];
	la_output[122] = la_out_storage[122];
	la_output[123] = la_out_storage[123];
	la_output[124] = la_out_storage[124];
	la_output[125] = la_out_storage[125];
	la_output[126] = la_out_storage[126];
	la_output[127] = la_out_storage[127];
end
assign qspi_enabled = qspi_enabled_storage;
assign uart_enabled = uart_enabled_storage;
assign spi_enabled = spi_enabled_storage;
assign debug_mode = debug_mode_storage;
assign user_irq_ena = user_irq_ena_storage;
always @(*) begin
	gpioin0_gpioin0_trigger = 1'd0;
	if (gpioin0_gpioin0_mode_storage) begin
		gpioin0_gpioin0_trigger = (gpioin0_in_status ^ gpioin0_gpioin0_in_pads_n_d);
	end else begin
		gpioin0_gpioin0_trigger = (gpioin0_in_status ^ gpioin0_gpioin0_edge_storage);
	end
end
assign gpioin0_i00 = gpioin0_gpioin0_status;
assign gpioin0_i01 = gpioin0_gpioin0_pending;
always @(*) begin
	gpioin0_gpioin0_clear = 1'd0;
	if ((gpioin0_pending_re & gpioin0_pending_r)) begin
		gpioin0_gpioin0_clear = 1'd1;
	end
end
assign gpioin0_gpioin0_irq = (gpioin0_pending_status & gpioin0_enable_storage);
assign gpioin0_gpioin0_status = gpioin0_gpioin0_trigger;
always @(*) begin
	gpioin1_gpioin1_trigger = 1'd0;
	if (gpioin1_gpioin1_mode_storage) begin
		gpioin1_gpioin1_trigger = (gpioin1_in_status ^ gpioin1_gpioin1_in_pads_n_d);
	end else begin
		gpioin1_gpioin1_trigger = (gpioin1_in_status ^ gpioin1_gpioin1_edge_storage);
	end
end
assign gpioin1_i00 = gpioin1_gpioin1_status;
assign gpioin1_i01 = gpioin1_gpioin1_pending;
always @(*) begin
	gpioin1_gpioin1_clear = 1'd0;
	if ((gpioin1_pending_re & gpioin1_pending_r)) begin
		gpioin1_gpioin1_clear = 1'd1;
	end
end
assign gpioin1_gpioin1_irq = (gpioin1_pending_status & gpioin1_enable_storage);
assign gpioin1_gpioin1_status = gpioin1_gpioin1_trigger;
always @(*) begin
	gpioin2_gpioin2_trigger = 1'd0;
	if (gpioin2_gpioin2_mode_storage) begin
		gpioin2_gpioin2_trigger = (gpioin2_in_status ^ gpioin2_gpioin2_in_pads_n_d);
	end else begin
		gpioin2_gpioin2_trigger = (gpioin2_in_status ^ gpioin2_gpioin2_edge_storage);
	end
end
assign gpioin2_i00 = gpioin2_gpioin2_status;
assign gpioin2_i01 = gpioin2_gpioin2_pending;
always @(*) begin
	gpioin2_gpioin2_clear = 1'd0;
	if ((gpioin2_pending_re & gpioin2_pending_r)) begin
		gpioin2_gpioin2_clear = 1'd1;
	end
end
assign gpioin2_gpioin2_irq = (gpioin2_pending_status & gpioin2_enable_storage);
assign gpioin2_gpioin2_status = gpioin2_gpioin2_trigger;
always @(*) begin
	gpioin3_gpioin3_trigger = 1'd0;
	if (gpioin3_gpioin3_mode_storage) begin
		gpioin3_gpioin3_trigger = (gpioin3_in_status ^ gpioin3_gpioin3_in_pads_n_d);
	end else begin
		gpioin3_gpioin3_trigger = (gpioin3_in_status ^ gpioin3_gpioin3_edge_storage);
	end
end
assign gpioin3_i00 = gpioin3_gpioin3_status;
assign gpioin3_i01 = gpioin3_gpioin3_pending;
always @(*) begin
	gpioin3_gpioin3_clear = 1'd0;
	if ((gpioin3_pending_re & gpioin3_pending_r)) begin
		gpioin3_gpioin3_clear = 1'd1;
	end
end
assign gpioin3_gpioin3_irq = (gpioin3_pending_status & gpioin3_enable_storage);
assign gpioin3_gpioin3_status = gpioin3_gpioin3_trigger;
always @(*) begin
	gpioin4_gpioin4_trigger = 1'd0;
	if (gpioin4_gpioin4_mode_storage) begin
		gpioin4_gpioin4_trigger = (gpioin4_in_status ^ gpioin4_gpioin4_in_pads_n_d);
	end else begin
		gpioin4_gpioin4_trigger = (gpioin4_in_status ^ gpioin4_gpioin4_edge_storage);
	end
end
assign gpioin4_i00 = gpioin4_gpioin4_status;
assign gpioin4_i01 = gpioin4_gpioin4_pending;
always @(*) begin
	gpioin4_gpioin4_clear = 1'd0;
	if ((gpioin4_pending_re & gpioin4_pending_r)) begin
		gpioin4_gpioin4_clear = 1'd1;
	end
end
assign gpioin4_gpioin4_irq = (gpioin4_pending_status & gpioin4_enable_storage);
assign gpioin4_gpioin4_status = gpioin4_gpioin4_trigger;
always @(*) begin
	gpioin5_gpioin5_trigger = 1'd0;
	if (gpioin5_gpioin5_mode_storage) begin
		gpioin5_gpioin5_trigger = (gpioin5_in_status ^ gpioin5_gpioin5_in_pads_n_d);
	end else begin
		gpioin5_gpioin5_trigger = (gpioin5_in_status ^ gpioin5_gpioin5_edge_storage);
	end
end
assign gpioin5_i00 = gpioin5_gpioin5_status;
assign gpioin5_i01 = gpioin5_gpioin5_pending;
always @(*) begin
	gpioin5_gpioin5_clear = 1'd0;
	if ((gpioin5_pending_re & gpioin5_pending_r)) begin
		gpioin5_gpioin5_clear = 1'd1;
	end
end
assign gpioin5_gpioin5_irq = (gpioin5_pending_status & gpioin5_enable_storage);
assign gpioin5_gpioin5_status = gpioin5_gpioin5_trigger;
always @(*) begin
	next_state = 1'd0;
	next_state = state;
	case (state)
		1'd1: begin
			next_state = 1'd0;
		end
		default: begin
			if ((mgmtsoc_wishbone_cyc & mgmtsoc_wishbone_stb)) begin
				next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	mgmtsoc_adr = 14'd0;
	case (state)
		1'd1: begin
		end
		default: begin
			if ((mgmtsoc_wishbone_cyc & mgmtsoc_wishbone_stb)) begin
				mgmtsoc_adr = mgmtsoc_wishbone_adr;
			end
		end
	endcase
end
always @(*) begin
	mgmtsoc_we = 1'd0;
	case (state)
		1'd1: begin
		end
		default: begin
			if ((mgmtsoc_wishbone_cyc & mgmtsoc_wishbone_stb)) begin
				mgmtsoc_we = (mgmtsoc_wishbone_we & (mgmtsoc_wishbone_sel != 1'd0));
			end
		end
	endcase
end
always @(*) begin
	mgmtsoc_dat_w = 32'd0;
	case (state)
		1'd1: begin
		end
		default: begin
			mgmtsoc_dat_w = mgmtsoc_wishbone_dat_w;
		end
	endcase
end
always @(*) begin
	mgmtsoc_wishbone_dat_r = 32'd0;
	case (state)
		1'd1: begin
			mgmtsoc_wishbone_dat_r = mgmtsoc_dat_r;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	mgmtsoc_wishbone_ack = 1'd0;
	case (state)
		1'd1: begin
			mgmtsoc_wishbone_ack = 1'd1;
		end
		default: begin
		end
	endcase
end
assign shared_adr = comb_array_muxed0;
assign shared_dat_w = comb_array_muxed1;
assign shared_sel = comb_array_muxed2;
assign shared_cyc = comb_array_muxed3;
assign shared_stb = comb_array_muxed4;
assign shared_we = comb_array_muxed5;
assign shared_cti = comb_array_muxed6;
assign shared_bte = comb_array_muxed7;
assign picorv32_idbus_dat_r = shared_dat_r;
assign debug_wishbone_dat_r = shared_dat_r;
assign picorv32_idbus_ack = (shared_ack & (grant == 1'd0));
assign debug_wishbone_ack = (shared_ack & (grant == 1'd1));
assign picorv32_idbus_err = (shared_err & (grant == 1'd0));
assign debug_wishbone_err = (shared_err & (grant == 1'd1));
assign request = {debug_wishbone_cyc, picorv32_idbus_cyc};
always @(*) begin
	slave_sel = 6'd0;
	slave_sel[0] = (shared_adr[29:8] == 1'd0);
	slave_sel[1] = (shared_adr[29:9] == 14'd8192);
	slave_sel[2] = (shared_adr[29:22] == 5'd16);
	slave_sel[3] = (shared_adr[29:18] == 10'd768);
	slave_sel[4] = (shared_adr[29:18] == 10'd608);
	slave_sel[5] = (shared_adr[29:14] == 16'd33280);
end
assign dff_bus_adr = shared_adr;
assign dff_bus_dat_w = shared_dat_w;
assign dff_bus_sel = shared_sel;
assign dff_bus_stb = shared_stb;
assign dff_bus_we = shared_we;
assign dff_bus_cti = shared_cti;
assign dff_bus_bte = shared_bte;
assign sram_bus_adr = shared_adr;
assign sram_bus_dat_w = shared_dat_w;
assign sram_bus_sel = shared_sel;
assign sram_bus_stb = shared_stb;
assign sram_bus_we = shared_we;
assign sram_bus_cti = shared_cti;
assign sram_bus_bte = shared_bte;
assign litespimmap_bus_adr = shared_adr;
assign litespimmap_bus_dat_w = shared_dat_w;
assign litespimmap_bus_sel = shared_sel;
assign litespimmap_bus_stb = shared_stb;
assign litespimmap_bus_we = shared_we;
assign litespimmap_bus_cti = shared_cti;
assign litespimmap_bus_bte = shared_bte;
assign mprj_adr = shared_adr;
assign mprj_dat_w = shared_dat_w;
assign mprj_sel = shared_sel;
assign mprj_stb = shared_stb;
assign mprj_we = shared_we;
assign mprj_cti = shared_cti;
assign mprj_bte = shared_bte;
assign hk_adr = shared_adr;
assign hk_dat_w = shared_dat_w;
assign hk_sel = shared_sel;
assign hk_stb = shared_stb;
assign hk_we = shared_we;
assign hk_cti = shared_cti;
assign hk_bte = shared_bte;
assign mgmtsoc_wishbone_adr = shared_adr;
assign mgmtsoc_wishbone_dat_w = shared_dat_w;
assign mgmtsoc_wishbone_sel = shared_sel;
assign mgmtsoc_wishbone_stb = shared_stb;
assign mgmtsoc_wishbone_we = shared_we;
assign mgmtsoc_wishbone_cti = shared_cti;
assign mgmtsoc_wishbone_bte = shared_bte;
assign dff_bus_cyc = (shared_cyc & slave_sel[0]);
assign sram_bus_cyc = (shared_cyc & slave_sel[1]);
assign litespimmap_bus_cyc = (shared_cyc & slave_sel[2]);
assign mprj_cyc = (shared_cyc & slave_sel[3]);
assign hk_cyc = (shared_cyc & slave_sel[4]);
assign mgmtsoc_wishbone_cyc = (shared_cyc & slave_sel[5]);
always @(*) begin
	shared_ack = 1'd0;
	shared_ack = (((((dff_bus_ack | sram_bus_ack) | litespimmap_bus_ack) | mprj_ack) | hk_ack) | mgmtsoc_wishbone_ack);
	if (done) begin
		shared_ack = 1'd1;
	end
end
assign shared_err = (((((dff_bus_err | sram_bus_err) | litespimmap_bus_err) | mprj_err) | hk_err) | mgmtsoc_wishbone_err);
always @(*) begin
	shared_dat_r = 32'd0;
	shared_dat_r = (((((({32{slave_sel_r[0]}} & dff_bus_dat_r) | ({32{slave_sel_r[1]}} & sram_bus_dat_r)) | ({32{slave_sel_r[2]}} & litespimmap_bus_dat_r)) | ({32{slave_sel_r[3]}} & mprj_dat_r)) | ({32{slave_sel_r[4]}} & hk_dat_r)) | ({32{slave_sel_r[5]}} & mgmtsoc_wishbone_dat_r));
	if (done) begin
		shared_dat_r = 32'd4294967295;
	end
end
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
	error = 1'd0;
	if (done) begin
		error = 1'd1;
	end
end
assign done = (count == 1'd0);
assign csrbank0_sel = (interface0_bank_bus_adr[13:9] == 1'd1);
assign csrbank0_reset0_r = interface0_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank0_reset0_re = 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank0_reset0_re = interface0_bank_bus_we;
	end
end
always @(*) begin
	csrbank0_reset0_we = 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank0_reset0_we = (~interface0_bank_bus_we);
	end
end
assign csrbank0_scratch0_r = interface0_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank0_scratch0_we = 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank0_scratch0_we = (~interface0_bank_bus_we);
	end
end
always @(*) begin
	csrbank0_scratch0_re = 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank0_scratch0_re = interface0_bank_bus_we;
	end
end
assign csrbank0_bus_errors_r = interface0_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank0_bus_errors_re = 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank0_bus_errors_re = interface0_bank_bus_we;
	end
end
always @(*) begin
	csrbank0_bus_errors_we = 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank0_bus_errors_we = (~interface0_bank_bus_we);
	end
end
always @(*) begin
	soc_rst = 1'd0;
	if (reset_re) begin
		soc_rst = reset_storage[0];
	end
end
assign cpu_rst = reset_storage[1];
assign csrbank0_reset0_w = reset_storage[1:0];
assign csrbank0_scratch0_w = scratch_storage[31:0];
assign csrbank0_bus_errors_w = bus_errors_status[31:0];
assign bus_errors_we = csrbank0_bus_errors_we;
assign csrbank1_sel = (interface1_bank_bus_adr[13:9] == 2'd2);
assign csrbank1_out0_r = interface1_bank_bus_dat_w[0];
always @(*) begin
	csrbank1_out0_we = 1'd0;
	if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank1_out0_we = (~interface1_bank_bus_we);
	end
end
always @(*) begin
	csrbank1_out0_re = 1'd0;
	if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank1_out0_re = interface1_bank_bus_we;
	end
end
assign csrbank1_out0_w = debug_mode_storage;
assign csrbank2_sel = (interface2_bank_bus_adr[13:9] == 2'd3);
assign csrbank2_out0_r = interface2_bank_bus_dat_w[0];
always @(*) begin
	csrbank2_out0_re = 1'd0;
	if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank2_out0_re = interface2_bank_bus_we;
	end
end
always @(*) begin
	csrbank2_out0_we = 1'd0;
	if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank2_out0_we = (~interface2_bank_bus_we);
	end
end
assign csrbank2_out0_w = debug_oeb_storage;
assign csrbank3_sel = (interface3_bank_bus_adr[13:9] == 3'd4);
assign csrbank3_mmap_dummy_bits0_r = interface3_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank3_mmap_dummy_bits0_re = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank3_mmap_dummy_bits0_re = interface3_bank_bus_we;
	end
end
always @(*) begin
	csrbank3_mmap_dummy_bits0_we = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank3_mmap_dummy_bits0_we = (~interface3_bank_bus_we);
	end
end
assign csrbank3_master_cs0_r = interface3_bank_bus_dat_w[0];
always @(*) begin
	csrbank3_master_cs0_we = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank3_master_cs0_we = (~interface3_bank_bus_we);
	end
end
always @(*) begin
	csrbank3_master_cs0_re = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank3_master_cs0_re = interface3_bank_bus_we;
	end
end
assign csrbank3_master_phyconfig0_r = interface3_bank_bus_dat_w[23:0];
always @(*) begin
	csrbank3_master_phyconfig0_we = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank3_master_phyconfig0_we = (~interface3_bank_bus_we);
	end
end
always @(*) begin
	csrbank3_master_phyconfig0_re = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank3_master_phyconfig0_re = interface3_bank_bus_we;
	end
end
assign master_rxtx_r = interface3_bank_bus_dat_w[31:0];
always @(*) begin
	master_rxtx_re = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd3))) begin
		master_rxtx_re = interface3_bank_bus_we;
	end
end
always @(*) begin
	master_rxtx_we = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd3))) begin
		master_rxtx_we = (~interface3_bank_bus_we);
	end
end
assign csrbank3_master_status_r = interface3_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank3_master_status_re = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank3_master_status_re = interface3_bank_bus_we;
	end
end
always @(*) begin
	csrbank3_master_status_we = 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank3_master_status_we = (~interface3_bank_bus_we);
	end
end
assign csrbank3_mmap_dummy_bits0_w = litespimmap_storage[7:0];
assign csrbank3_master_cs0_w = master_cs_storage;
assign master_len = master_phyconfig_storage[7:0];
assign master_width = master_phyconfig_storage[11:8];
assign master_mask = master_phyconfig_storage[23:16];
assign csrbank3_master_phyconfig0_w = master_phyconfig_storage[23:0];
always @(*) begin
	master_status_status = 2'd0;
	master_status_status[0] = master_tx_ready;
	master_status_status[1] = master_rx_ready;
end
assign csrbank3_master_status_w = master_status_status[1:0];
assign master_status_we = csrbank3_master_status_we;
assign csrbank4_sel = (interface4_bank_bus_adr[13:9] == 3'd5);
assign csrbank4_clk_divisor0_r = interface4_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank4_clk_divisor0_we = 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank4_clk_divisor0_we = (~interface4_bank_bus_we);
	end
end
always @(*) begin
	csrbank4_clk_divisor0_re = 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank4_clk_divisor0_re = interface4_bank_bus_we;
	end
end
assign csrbank4_clk_divisor0_w = litespisdrphycore_storage[7:0];
assign csrbank5_sel = (interface5_bank_bus_adr[13:9] == 3'd6);
assign csrbank5_mode10_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_mode10_we = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank5_mode10_we = (~interface5_bank_bus_we);
	end
end
always @(*) begin
	csrbank5_mode10_re = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank5_mode10_re = interface5_bank_bus_we;
	end
end
assign csrbank5_mode00_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_mode00_re = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank5_mode00_re = interface5_bank_bus_we;
	end
end
always @(*) begin
	csrbank5_mode00_we = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank5_mode00_we = (~interface5_bank_bus_we);
	end
end
assign csrbank5_ien0_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_ien0_we = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank5_ien0_we = (~interface5_bank_bus_we);
	end
end
always @(*) begin
	csrbank5_ien0_re = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank5_ien0_re = interface5_bank_bus_we;
	end
end
assign csrbank5_oe0_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_oe0_re = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank5_oe0_re = interface5_bank_bus_we;
	end
end
always @(*) begin
	csrbank5_oe0_we = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank5_oe0_we = (~interface5_bank_bus_we);
	end
end
assign csrbank5_in_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_in_re = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank5_in_re = interface5_bank_bus_we;
	end
end
always @(*) begin
	csrbank5_in_we = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank5_in_we = (~interface5_bank_bus_we);
	end
end
assign csrbank5_out0_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_out0_we = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank5_out0_we = (~interface5_bank_bus_we);
	end
end
always @(*) begin
	csrbank5_out0_re = 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank5_out0_re = interface5_bank_bus_we;
	end
end
assign csrbank5_mode10_w = gpio_mode1_storage;
assign csrbank5_mode00_w = gpio_mode0_storage;
assign csrbank5_ien0_w = gpio_ien_storage;
assign csrbank5_oe0_w = gpio_oe_storage;
assign csrbank5_in_w = gpio_in_status;
assign gpio_in_we = csrbank5_in_we;
assign csrbank5_out0_w = gpio_out_storage;
assign csrbank6_sel = (interface6_bank_bus_adr[13:9] == 3'd7);
assign csrbank6_ien3_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_ien3_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank6_ien3_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_ien3_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank6_ien3_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_ien2_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_ien2_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank6_ien2_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_ien2_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank6_ien2_re = interface6_bank_bus_we;
	end
end
assign csrbank6_ien1_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_ien1_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank6_ien1_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_ien1_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank6_ien1_re = interface6_bank_bus_we;
	end
end
assign csrbank6_ien0_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_ien0_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank6_ien0_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_ien0_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank6_ien0_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_oe3_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_oe3_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank6_oe3_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_oe3_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank6_oe3_re = interface6_bank_bus_we;
	end
end
assign csrbank6_oe2_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_oe2_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank6_oe2_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_oe2_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank6_oe2_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_oe1_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_oe1_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank6_oe1_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_oe1_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank6_oe1_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_oe0_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_oe0_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd7))) begin
		csrbank6_oe0_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_oe0_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd7))) begin
		csrbank6_oe0_re = interface6_bank_bus_we;
	end
end
assign csrbank6_in3_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_in3_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd8))) begin
		csrbank6_in3_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_in3_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd8))) begin
		csrbank6_in3_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_in2_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_in2_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd9))) begin
		csrbank6_in2_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_in2_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd9))) begin
		csrbank6_in2_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_in1_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_in1_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd10))) begin
		csrbank6_in1_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_in1_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd10))) begin
		csrbank6_in1_re = interface6_bank_bus_we;
	end
end
assign csrbank6_in0_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_in0_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd11))) begin
		csrbank6_in0_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_in0_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd11))) begin
		csrbank6_in0_re = interface6_bank_bus_we;
	end
end
assign csrbank6_out3_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_out3_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd12))) begin
		csrbank6_out3_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_out3_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd12))) begin
		csrbank6_out3_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_out2_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_out2_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd13))) begin
		csrbank6_out2_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_out2_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd13))) begin
		csrbank6_out2_re = interface6_bank_bus_we;
	end
end
assign csrbank6_out1_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_out1_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd14))) begin
		csrbank6_out1_we = (~interface6_bank_bus_we);
	end
end
always @(*) begin
	csrbank6_out1_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd14))) begin
		csrbank6_out1_re = interface6_bank_bus_we;
	end
end
assign csrbank6_out0_r = interface6_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank6_out0_re = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd15))) begin
		csrbank6_out0_re = interface6_bank_bus_we;
	end
end
always @(*) begin
	csrbank6_out0_we = 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd15))) begin
		csrbank6_out0_we = (~interface6_bank_bus_we);
	end
end
assign csrbank6_ien3_w = la_ien_storage[127:96];
assign csrbank6_ien2_w = la_ien_storage[95:64];
assign csrbank6_ien1_w = la_ien_storage[63:32];
assign csrbank6_ien0_w = la_ien_storage[31:0];
assign csrbank6_oe3_w = la_oe_storage[127:96];
assign csrbank6_oe2_w = la_oe_storage[95:64];
assign csrbank6_oe1_w = la_oe_storage[63:32];
assign csrbank6_oe0_w = la_oe_storage[31:0];
assign csrbank6_in3_w = la_in_status[127:96];
assign csrbank6_in2_w = la_in_status[95:64];
assign csrbank6_in1_w = la_in_status[63:32];
assign csrbank6_in0_w = la_in_status[31:0];
assign la_in_we = csrbank6_in0_we;
assign csrbank6_out3_w = la_out_storage[127:96];
assign csrbank6_out2_w = la_out_storage[95:64];
assign csrbank6_out1_w = la_out_storage[63:32];
assign csrbank6_out0_w = la_out_storage[31:0];
assign csrbank7_sel = (interface7_bank_bus_adr[13:9] == 4'd8);
assign csrbank7_out0_r = interface7_bank_bus_dat_w[0];
always @(*) begin
	csrbank7_out0_we = 1'd0;
	if ((csrbank7_sel & (interface7_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank7_out0_we = (~interface7_bank_bus_we);
	end
end
always @(*) begin
	csrbank7_out0_re = 1'd0;
	if ((csrbank7_sel & (interface7_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank7_out0_re = interface7_bank_bus_we;
	end
end
assign csrbank7_out0_w = mprj_wb_iena_storage;
assign csrbank8_sel = (interface8_bank_bus_adr[13:9] == 4'd9);
assign csrbank8_out0_r = interface8_bank_bus_dat_w[0];
always @(*) begin
	csrbank8_out0_we = 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank8_out0_we = (~interface8_bank_bus_we);
	end
end
always @(*) begin
	csrbank8_out0_re = 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank8_out0_re = interface8_bank_bus_we;
	end
end
assign csrbank8_out0_w = qspi_enabled_storage;
assign csrbank9_sel = (interface9_bank_bus_adr[13:9] == 4'd10);
assign csrbank9_out0_r = interface9_bank_bus_dat_w[0];
always @(*) begin
	csrbank9_out0_we = 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank9_out0_we = (~interface9_bank_bus_we);
	end
end
always @(*) begin
	csrbank9_out0_re = 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank9_out0_re = interface9_bank_bus_we;
	end
end
assign csrbank9_out0_w = spi_enabled_storage;
assign csrbank10_sel = (interface10_bank_bus_adr[13:9] == 4'd11);
assign csrbank10_control0_r = interface10_bank_bus_dat_w[15:0];
always @(*) begin
	csrbank10_control0_we = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank10_control0_we = (~interface10_bank_bus_we);
	end
end
always @(*) begin
	csrbank10_control0_re = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank10_control0_re = interface10_bank_bus_we;
	end
end
assign csrbank10_status_r = interface10_bank_bus_dat_w[0];
always @(*) begin
	csrbank10_status_re = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank10_status_re = interface10_bank_bus_we;
	end
end
always @(*) begin
	csrbank10_status_we = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank10_status_we = (~interface10_bank_bus_we);
	end
end
assign csrbank10_mosi0_r = interface10_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank10_mosi0_we = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank10_mosi0_we = (~interface10_bank_bus_we);
	end
end
always @(*) begin
	csrbank10_mosi0_re = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank10_mosi0_re = interface10_bank_bus_we;
	end
end
assign csrbank10_miso_r = interface10_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank10_miso_we = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank10_miso_we = (~interface10_bank_bus_we);
	end
end
always @(*) begin
	csrbank10_miso_re = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank10_miso_re = interface10_bank_bus_we;
	end
end
assign csrbank10_cs0_r = interface10_bank_bus_dat_w[16:0];
always @(*) begin
	csrbank10_cs0_re = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank10_cs0_re = interface10_bank_bus_we;
	end
end
always @(*) begin
	csrbank10_cs0_we = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank10_cs0_we = (~interface10_bank_bus_we);
	end
end
assign csrbank10_loopback0_r = interface10_bank_bus_dat_w[0];
always @(*) begin
	csrbank10_loopback0_we = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank10_loopback0_we = (~interface10_bank_bus_we);
	end
end
always @(*) begin
	csrbank10_loopback0_re = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank10_loopback0_re = interface10_bank_bus_we;
	end
end
assign csrbank10_clk_divider0_r = interface10_bank_bus_dat_w[15:0];
always @(*) begin
	csrbank10_clk_divider0_we = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank10_clk_divider0_we = (~interface10_bank_bus_we);
	end
end
always @(*) begin
	csrbank10_clk_divider0_re = 1'd0;
	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank10_clk_divider0_re = interface10_bank_bus_we;
	end
end
always @(*) begin
	spi_master_start1 = 1'd0;
	if (spi_master_control_re) begin
		spi_master_start1 = spi_master_control_storage[0];
	end
end
assign spi_master_length1 = spi_master_control_storage[15:8];
assign csrbank10_control0_w = spi_master_control_storage[15:0];
assign spi_master_status_status = spi_master_done1;
assign csrbank10_status_w = spi_master_status_status;
assign spi_master_status_we = csrbank10_status_we;
assign csrbank10_mosi0_w = spi_master_mosi_storage[7:0];
assign csrbank10_miso_w = spi_master_miso_status[7:0];
assign spi_master_miso_we = csrbank10_miso_we;
assign spi_master_sel = spi_master_cs_storage[0];
assign spi_master_mode0 = spi_master_cs_storage[16];
assign csrbank10_cs0_w = spi_master_cs_storage[16:0];
assign spi_master_mode1 = spi_master_loopback_storage;
assign csrbank10_loopback0_w = spi_master_loopback_storage;
assign csrbank10_clk_divider0_w = spimaster_storage[15:0];
assign csrbank11_sel = (interface11_bank_bus_adr[13:9] == 4'd12);
assign csrbank11_out0_r = interface11_bank_bus_dat_w[0];
always @(*) begin
	csrbank11_out0_re = 1'd0;
	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank11_out0_re = interface11_bank_bus_we;
	end
end
always @(*) begin
	csrbank11_out0_we = 1'd0;
	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank11_out0_we = (~interface11_bank_bus_we);
	end
end
assign csrbank11_out0_w = uart_enabled_storage;
assign csrbank12_sel = (interface12_bank_bus_adr[13:9] == 4'd13);
assign csrbank12_in_r = interface12_bank_bus_dat_w[0];
always @(*) begin
	csrbank12_in_re = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank12_in_re = interface12_bank_bus_we;
	end
end
always @(*) begin
	csrbank12_in_we = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank12_in_we = (~interface12_bank_bus_we);
	end
end
assign csrbank12_mode0_r = interface12_bank_bus_dat_w[0];
always @(*) begin
	csrbank12_mode0_we = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank12_mode0_we = (~interface12_bank_bus_we);
	end
end
always @(*) begin
	csrbank12_mode0_re = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank12_mode0_re = interface12_bank_bus_we;
	end
end
assign csrbank12_edge0_r = interface12_bank_bus_dat_w[0];
always @(*) begin
	csrbank12_edge0_re = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank12_edge0_re = interface12_bank_bus_we;
	end
end
always @(*) begin
	csrbank12_edge0_we = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank12_edge0_we = (~interface12_bank_bus_we);
	end
end
assign csrbank12_ev_status_r = interface12_bank_bus_dat_w[0];
always @(*) begin
	csrbank12_ev_status_re = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank12_ev_status_re = interface12_bank_bus_we;
	end
end
always @(*) begin
	csrbank12_ev_status_we = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank12_ev_status_we = (~interface12_bank_bus_we);
	end
end
assign csrbank12_ev_pending_r = interface12_bank_bus_dat_w[0];
always @(*) begin
	csrbank12_ev_pending_we = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank12_ev_pending_we = (~interface12_bank_bus_we);
	end
end
always @(*) begin
	csrbank12_ev_pending_re = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank12_ev_pending_re = interface12_bank_bus_we;
	end
end
assign csrbank12_ev_enable0_r = interface12_bank_bus_dat_w[0];
always @(*) begin
	csrbank12_ev_enable0_re = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank12_ev_enable0_re = interface12_bank_bus_we;
	end
end
always @(*) begin
	csrbank12_ev_enable0_we = 1'd0;
	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank12_ev_enable0_we = (~interface12_bank_bus_we);
	end
end
assign csrbank12_in_w = gpioin0_in_status;
assign gpioin0_in_we = csrbank12_in_we;
assign csrbank12_mode0_w = gpioin0_gpioin0_mode_storage;
assign csrbank12_edge0_w = gpioin0_gpioin0_edge_storage;
assign gpioin0_status_status = gpioin0_i00;
assign csrbank12_ev_status_w = gpioin0_status_status;
assign gpioin0_status_we = csrbank12_ev_status_we;
assign gpioin0_pending_status = gpioin0_i01;
assign csrbank12_ev_pending_w = gpioin0_pending_status;
assign gpioin0_pending_we = csrbank12_ev_pending_we;
assign gpioin0_i02 = gpioin0_enable_storage;
assign csrbank12_ev_enable0_w = gpioin0_enable_storage;
assign csrbank13_sel = (interface13_bank_bus_adr[13:9] == 4'd14);
assign csrbank13_in_r = interface13_bank_bus_dat_w[0];
always @(*) begin
	csrbank13_in_we = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank13_in_we = (~interface13_bank_bus_we);
	end
end
always @(*) begin
	csrbank13_in_re = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank13_in_re = interface13_bank_bus_we;
	end
end
assign csrbank13_mode0_r = interface13_bank_bus_dat_w[0];
always @(*) begin
	csrbank13_mode0_we = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank13_mode0_we = (~interface13_bank_bus_we);
	end
end
always @(*) begin
	csrbank13_mode0_re = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank13_mode0_re = interface13_bank_bus_we;
	end
end
assign csrbank13_edge0_r = interface13_bank_bus_dat_w[0];
always @(*) begin
	csrbank13_edge0_re = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank13_edge0_re = interface13_bank_bus_we;
	end
end
always @(*) begin
	csrbank13_edge0_we = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank13_edge0_we = (~interface13_bank_bus_we);
	end
end
assign csrbank13_ev_status_r = interface13_bank_bus_dat_w[0];
always @(*) begin
	csrbank13_ev_status_we = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank13_ev_status_we = (~interface13_bank_bus_we);
	end
end
always @(*) begin
	csrbank13_ev_status_re = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank13_ev_status_re = interface13_bank_bus_we;
	end
end
assign csrbank13_ev_pending_r = interface13_bank_bus_dat_w[0];
always @(*) begin
	csrbank13_ev_pending_we = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank13_ev_pending_we = (~interface13_bank_bus_we);
	end
end
always @(*) begin
	csrbank13_ev_pending_re = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank13_ev_pending_re = interface13_bank_bus_we;
	end
end
assign csrbank13_ev_enable0_r = interface13_bank_bus_dat_w[0];
always @(*) begin
	csrbank13_ev_enable0_re = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank13_ev_enable0_re = interface13_bank_bus_we;
	end
end
always @(*) begin
	csrbank13_ev_enable0_we = 1'd0;
	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank13_ev_enable0_we = (~interface13_bank_bus_we);
	end
end
assign csrbank13_in_w = gpioin1_in_status;
assign gpioin1_in_we = csrbank13_in_we;
assign csrbank13_mode0_w = gpioin1_gpioin1_mode_storage;
assign csrbank13_edge0_w = gpioin1_gpioin1_edge_storage;
assign gpioin1_status_status = gpioin1_i00;
assign csrbank13_ev_status_w = gpioin1_status_status;
assign gpioin1_status_we = csrbank13_ev_status_we;
assign gpioin1_pending_status = gpioin1_i01;
assign csrbank13_ev_pending_w = gpioin1_pending_status;
assign gpioin1_pending_we = csrbank13_ev_pending_we;
assign gpioin1_i02 = gpioin1_enable_storage;
assign csrbank13_ev_enable0_w = gpioin1_enable_storage;
assign csrbank14_sel = (interface14_bank_bus_adr[13:9] == 4'd15);
assign csrbank14_in_r = interface14_bank_bus_dat_w[0];
always @(*) begin
	csrbank14_in_we = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank14_in_we = (~interface14_bank_bus_we);
	end
end
always @(*) begin
	csrbank14_in_re = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank14_in_re = interface14_bank_bus_we;
	end
end
assign csrbank14_mode0_r = interface14_bank_bus_dat_w[0];
always @(*) begin
	csrbank14_mode0_we = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank14_mode0_we = (~interface14_bank_bus_we);
	end
end
always @(*) begin
	csrbank14_mode0_re = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank14_mode0_re = interface14_bank_bus_we;
	end
end
assign csrbank14_edge0_r = interface14_bank_bus_dat_w[0];
always @(*) begin
	csrbank14_edge0_re = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank14_edge0_re = interface14_bank_bus_we;
	end
end
always @(*) begin
	csrbank14_edge0_we = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank14_edge0_we = (~interface14_bank_bus_we);
	end
end
assign csrbank14_ev_status_r = interface14_bank_bus_dat_w[0];
always @(*) begin
	csrbank14_ev_status_we = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank14_ev_status_we = (~interface14_bank_bus_we);
	end
end
always @(*) begin
	csrbank14_ev_status_re = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank14_ev_status_re = interface14_bank_bus_we;
	end
end
assign csrbank14_ev_pending_r = interface14_bank_bus_dat_w[0];
always @(*) begin
	csrbank14_ev_pending_we = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank14_ev_pending_we = (~interface14_bank_bus_we);
	end
end
always @(*) begin
	csrbank14_ev_pending_re = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank14_ev_pending_re = interface14_bank_bus_we;
	end
end
assign csrbank14_ev_enable0_r = interface14_bank_bus_dat_w[0];
always @(*) begin
	csrbank14_ev_enable0_re = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank14_ev_enable0_re = interface14_bank_bus_we;
	end
end
always @(*) begin
	csrbank14_ev_enable0_we = 1'd0;
	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank14_ev_enable0_we = (~interface14_bank_bus_we);
	end
end
assign csrbank14_in_w = gpioin2_in_status;
assign gpioin2_in_we = csrbank14_in_we;
assign csrbank14_mode0_w = gpioin2_gpioin2_mode_storage;
assign csrbank14_edge0_w = gpioin2_gpioin2_edge_storage;
assign gpioin2_status_status = gpioin2_i00;
assign csrbank14_ev_status_w = gpioin2_status_status;
assign gpioin2_status_we = csrbank14_ev_status_we;
assign gpioin2_pending_status = gpioin2_i01;
assign csrbank14_ev_pending_w = gpioin2_pending_status;
assign gpioin2_pending_we = csrbank14_ev_pending_we;
assign gpioin2_i02 = gpioin2_enable_storage;
assign csrbank14_ev_enable0_w = gpioin2_enable_storage;
assign csrbank15_sel = (interface15_bank_bus_adr[13:9] == 5'd16);
assign csrbank15_in_r = interface15_bank_bus_dat_w[0];
always @(*) begin
	csrbank15_in_we = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank15_in_we = (~interface15_bank_bus_we);
	end
end
always @(*) begin
	csrbank15_in_re = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank15_in_re = interface15_bank_bus_we;
	end
end
assign csrbank15_mode0_r = interface15_bank_bus_dat_w[0];
always @(*) begin
	csrbank15_mode0_re = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank15_mode0_re = interface15_bank_bus_we;
	end
end
always @(*) begin
	csrbank15_mode0_we = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank15_mode0_we = (~interface15_bank_bus_we);
	end
end
assign csrbank15_edge0_r = interface15_bank_bus_dat_w[0];
always @(*) begin
	csrbank15_edge0_re = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank15_edge0_re = interface15_bank_bus_we;
	end
end
always @(*) begin
	csrbank15_edge0_we = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank15_edge0_we = (~interface15_bank_bus_we);
	end
end
assign csrbank15_ev_status_r = interface15_bank_bus_dat_w[0];
always @(*) begin
	csrbank15_ev_status_we = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank15_ev_status_we = (~interface15_bank_bus_we);
	end
end
always @(*) begin
	csrbank15_ev_status_re = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank15_ev_status_re = interface15_bank_bus_we;
	end
end
assign csrbank15_ev_pending_r = interface15_bank_bus_dat_w[0];
always @(*) begin
	csrbank15_ev_pending_re = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank15_ev_pending_re = interface15_bank_bus_we;
	end
end
always @(*) begin
	csrbank15_ev_pending_we = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank15_ev_pending_we = (~interface15_bank_bus_we);
	end
end
assign csrbank15_ev_enable0_r = interface15_bank_bus_dat_w[0];
always @(*) begin
	csrbank15_ev_enable0_re = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank15_ev_enable0_re = interface15_bank_bus_we;
	end
end
always @(*) begin
	csrbank15_ev_enable0_we = 1'd0;
	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank15_ev_enable0_we = (~interface15_bank_bus_we);
	end
end
assign csrbank15_in_w = gpioin3_in_status;
assign gpioin3_in_we = csrbank15_in_we;
assign csrbank15_mode0_w = gpioin3_gpioin3_mode_storage;
assign csrbank15_edge0_w = gpioin3_gpioin3_edge_storage;
assign gpioin3_status_status = gpioin3_i00;
assign csrbank15_ev_status_w = gpioin3_status_status;
assign gpioin3_status_we = csrbank15_ev_status_we;
assign gpioin3_pending_status = gpioin3_i01;
assign csrbank15_ev_pending_w = gpioin3_pending_status;
assign gpioin3_pending_we = csrbank15_ev_pending_we;
assign gpioin3_i02 = gpioin3_enable_storage;
assign csrbank15_ev_enable0_w = gpioin3_enable_storage;
assign csrbank16_sel = (interface16_bank_bus_adr[13:9] == 5'd17);
assign csrbank16_in_r = interface16_bank_bus_dat_w[0];
always @(*) begin
	csrbank16_in_we = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank16_in_we = (~interface16_bank_bus_we);
	end
end
always @(*) begin
	csrbank16_in_re = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank16_in_re = interface16_bank_bus_we;
	end
end
assign csrbank16_mode0_r = interface16_bank_bus_dat_w[0];
always @(*) begin
	csrbank16_mode0_re = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank16_mode0_re = interface16_bank_bus_we;
	end
end
always @(*) begin
	csrbank16_mode0_we = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank16_mode0_we = (~interface16_bank_bus_we);
	end
end
assign csrbank16_edge0_r = interface16_bank_bus_dat_w[0];
always @(*) begin
	csrbank16_edge0_we = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank16_edge0_we = (~interface16_bank_bus_we);
	end
end
always @(*) begin
	csrbank16_edge0_re = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank16_edge0_re = interface16_bank_bus_we;
	end
end
assign csrbank16_ev_status_r = interface16_bank_bus_dat_w[0];
always @(*) begin
	csrbank16_ev_status_we = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank16_ev_status_we = (~interface16_bank_bus_we);
	end
end
always @(*) begin
	csrbank16_ev_status_re = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank16_ev_status_re = interface16_bank_bus_we;
	end
end
assign csrbank16_ev_pending_r = interface16_bank_bus_dat_w[0];
always @(*) begin
	csrbank16_ev_pending_re = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank16_ev_pending_re = interface16_bank_bus_we;
	end
end
always @(*) begin
	csrbank16_ev_pending_we = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank16_ev_pending_we = (~interface16_bank_bus_we);
	end
end
assign csrbank16_ev_enable0_r = interface16_bank_bus_dat_w[0];
always @(*) begin
	csrbank16_ev_enable0_we = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank16_ev_enable0_we = (~interface16_bank_bus_we);
	end
end
always @(*) begin
	csrbank16_ev_enable0_re = 1'd0;
	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank16_ev_enable0_re = interface16_bank_bus_we;
	end
end
assign csrbank16_in_w = gpioin4_in_status;
assign gpioin4_in_we = csrbank16_in_we;
assign csrbank16_mode0_w = gpioin4_gpioin4_mode_storage;
assign csrbank16_edge0_w = gpioin4_gpioin4_edge_storage;
assign gpioin4_status_status = gpioin4_i00;
assign csrbank16_ev_status_w = gpioin4_status_status;
assign gpioin4_status_we = csrbank16_ev_status_we;
assign gpioin4_pending_status = gpioin4_i01;
assign csrbank16_ev_pending_w = gpioin4_pending_status;
assign gpioin4_pending_we = csrbank16_ev_pending_we;
assign gpioin4_i02 = gpioin4_enable_storage;
assign csrbank16_ev_enable0_w = gpioin4_enable_storage;
assign csrbank17_sel = (interface17_bank_bus_adr[13:9] == 5'd18);
assign csrbank17_in_r = interface17_bank_bus_dat_w[0];
always @(*) begin
	csrbank17_in_re = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank17_in_re = interface17_bank_bus_we;
	end
end
always @(*) begin
	csrbank17_in_we = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank17_in_we = (~interface17_bank_bus_we);
	end
end
assign csrbank17_mode0_r = interface17_bank_bus_dat_w[0];
always @(*) begin
	csrbank17_mode0_re = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank17_mode0_re = interface17_bank_bus_we;
	end
end
always @(*) begin
	csrbank17_mode0_we = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank17_mode0_we = (~interface17_bank_bus_we);
	end
end
assign csrbank17_edge0_r = interface17_bank_bus_dat_w[0];
always @(*) begin
	csrbank17_edge0_we = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank17_edge0_we = (~interface17_bank_bus_we);
	end
end
always @(*) begin
	csrbank17_edge0_re = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank17_edge0_re = interface17_bank_bus_we;
	end
end
assign csrbank17_ev_status_r = interface17_bank_bus_dat_w[0];
always @(*) begin
	csrbank17_ev_status_re = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank17_ev_status_re = interface17_bank_bus_we;
	end
end
always @(*) begin
	csrbank17_ev_status_we = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank17_ev_status_we = (~interface17_bank_bus_we);
	end
end
assign csrbank17_ev_pending_r = interface17_bank_bus_dat_w[0];
always @(*) begin
	csrbank17_ev_pending_re = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank17_ev_pending_re = interface17_bank_bus_we;
	end
end
always @(*) begin
	csrbank17_ev_pending_we = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank17_ev_pending_we = (~interface17_bank_bus_we);
	end
end
assign csrbank17_ev_enable0_r = interface17_bank_bus_dat_w[0];
always @(*) begin
	csrbank17_ev_enable0_we = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank17_ev_enable0_we = (~interface17_bank_bus_we);
	end
end
always @(*) begin
	csrbank17_ev_enable0_re = 1'd0;
	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank17_ev_enable0_re = interface17_bank_bus_we;
	end
end
assign csrbank17_in_w = gpioin5_in_status;
assign gpioin5_in_we = csrbank17_in_we;
assign csrbank17_mode0_w = gpioin5_gpioin5_mode_storage;
assign csrbank17_edge0_w = gpioin5_gpioin5_edge_storage;
assign gpioin5_status_status = gpioin5_i00;
assign csrbank17_ev_status_w = gpioin5_status_status;
assign gpioin5_status_we = csrbank17_ev_status_we;
assign gpioin5_pending_status = gpioin5_i01;
assign csrbank17_ev_pending_w = gpioin5_pending_status;
assign gpioin5_pending_we = csrbank17_ev_pending_we;
assign gpioin5_i02 = gpioin5_enable_storage;
assign csrbank17_ev_enable0_w = gpioin5_enable_storage;
assign csrbank18_sel = (interface18_bank_bus_adr[13:9] == 5'd19);
assign csrbank18_out0_r = interface18_bank_bus_dat_w[2:0];
always @(*) begin
	csrbank18_out0_re = 1'd0;
	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank18_out0_re = interface18_bank_bus_we;
	end
end
always @(*) begin
	csrbank18_out0_we = 1'd0;
	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank18_out0_we = (~interface18_bank_bus_we);
	end
end
assign csrbank18_out0_w = user_irq_ena_storage[2:0];
assign csr_interconnect_adr = mgmtsoc_adr;
assign csr_interconnect_we = mgmtsoc_we;
assign csr_interconnect_dat_w = mgmtsoc_dat_w;
assign mgmtsoc_dat_r = csr_interconnect_dat_r;
assign interface0_bank_bus_adr = csr_interconnect_adr;
assign interface1_bank_bus_adr = csr_interconnect_adr;
assign interface2_bank_bus_adr = csr_interconnect_adr;
assign interface3_bank_bus_adr = csr_interconnect_adr;
assign interface4_bank_bus_adr = csr_interconnect_adr;
assign interface5_bank_bus_adr = csr_interconnect_adr;
assign interface6_bank_bus_adr = csr_interconnect_adr;
assign interface7_bank_bus_adr = csr_interconnect_adr;
assign interface8_bank_bus_adr = csr_interconnect_adr;
assign interface9_bank_bus_adr = csr_interconnect_adr;
assign interface10_bank_bus_adr = csr_interconnect_adr;
assign interface11_bank_bus_adr = csr_interconnect_adr;
assign interface12_bank_bus_adr = csr_interconnect_adr;
assign interface13_bank_bus_adr = csr_interconnect_adr;
assign interface14_bank_bus_adr = csr_interconnect_adr;
assign interface15_bank_bus_adr = csr_interconnect_adr;
assign interface16_bank_bus_adr = csr_interconnect_adr;
assign interface17_bank_bus_adr = csr_interconnect_adr;
assign interface18_bank_bus_adr = csr_interconnect_adr;
assign interface0_bank_bus_we = csr_interconnect_we;
assign interface1_bank_bus_we = csr_interconnect_we;
assign interface2_bank_bus_we = csr_interconnect_we;
assign interface3_bank_bus_we = csr_interconnect_we;
assign interface4_bank_bus_we = csr_interconnect_we;
assign interface5_bank_bus_we = csr_interconnect_we;
assign interface6_bank_bus_we = csr_interconnect_we;
assign interface7_bank_bus_we = csr_interconnect_we;
assign interface8_bank_bus_we = csr_interconnect_we;
assign interface9_bank_bus_we = csr_interconnect_we;
assign interface10_bank_bus_we = csr_interconnect_we;
assign interface11_bank_bus_we = csr_interconnect_we;
assign interface12_bank_bus_we = csr_interconnect_we;
assign interface13_bank_bus_we = csr_interconnect_we;
assign interface14_bank_bus_we = csr_interconnect_we;
assign interface15_bank_bus_we = csr_interconnect_we;
assign interface16_bank_bus_we = csr_interconnect_we;
assign interface17_bank_bus_we = csr_interconnect_we;
assign interface18_bank_bus_we = csr_interconnect_we;
assign interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface6_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface7_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface8_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface9_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface10_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface11_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface12_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface13_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface14_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface15_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface16_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface17_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface18_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = ((((((((((((((((((interface0_bank_bus_dat_r | interface1_bank_bus_dat_r) | interface2_bank_bus_dat_r) | interface3_bank_bus_dat_r) | interface4_bank_bus_dat_r) | interface5_bank_bus_dat_r) | interface6_bank_bus_dat_r) | interface7_bank_bus_dat_r) | interface8_bank_bus_dat_r) | interface9_bank_bus_dat_r) | interface10_bank_bus_dat_r) | interface11_bank_bus_dat_r) | interface12_bank_bus_dat_r) | interface13_bank_bus_dat_r) | interface14_bank_bus_dat_r) | interface15_bank_bus_dat_r) | interface16_bank_bus_dat_r) | interface17_bank_bus_dat_r) | interface18_bank_bus_dat_r);
always @(*) begin
	comb_array_muxed0 = 30'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed0 = picorv32_idbus_adr;
		end
		default: begin
			comb_array_muxed0 = debug_wishbone_adr;
		end
	endcase
end
always @(*) begin
	comb_array_muxed1 = 32'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed1 = picorv32_idbus_dat_w;
		end
		default: begin
			comb_array_muxed1 = debug_wishbone_dat_w;
		end
	endcase
end
always @(*) begin
	comb_array_muxed2 = 4'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed2 = picorv32_idbus_sel;
		end
		default: begin
			comb_array_muxed2 = debug_wishbone_sel;
		end
	endcase
end
always @(*) begin
	comb_array_muxed3 = 1'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed3 = picorv32_idbus_cyc;
		end
		default: begin
			comb_array_muxed3 = debug_wishbone_cyc;
		end
	endcase
end
always @(*) begin
	comb_array_muxed4 = 1'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed4 = picorv32_idbus_stb;
		end
		default: begin
			comb_array_muxed4 = debug_wishbone_stb;
		end
	endcase
end
always @(*) begin
	comb_array_muxed5 = 1'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed5 = picorv32_idbus_we;
		end
		default: begin
			comb_array_muxed5 = debug_wishbone_we;
		end
	endcase
end
always @(*) begin
	comb_array_muxed6 = 3'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed6 = picorv32_idbus_cti;
		end
		default: begin
			comb_array_muxed6 = debug_wishbone_cti;
		end
	endcase
end
always @(*) begin
	comb_array_muxed7 = 2'd0;
	case (grant)
		1'd0: begin
			comb_array_muxed7 = picorv32_idbus_bte;
		end
		default: begin
			comb_array_muxed7 = debug_wishbone_bte;
		end
	endcase
end
always @(*) begin
	sync_array_muxed = 1'd0;
	case (spi_master_mosi_sel)
		1'd0: begin
			sync_array_muxed = spi_master_mosi_data[0];
		end
		1'd1: begin
			sync_array_muxed = spi_master_mosi_data[1];
		end
		2'd2: begin
			sync_array_muxed = spi_master_mosi_data[2];
		end
		2'd3: begin
			sync_array_muxed = spi_master_mosi_data[3];
		end
		3'd4: begin
			sync_array_muxed = spi_master_mosi_data[4];
		end
		3'd5: begin
			sync_array_muxed = spi_master_mosi_data[5];
		end
		3'd6: begin
			sync_array_muxed = spi_master_mosi_data[6];
		end
		default: begin
			sync_array_muxed = spi_master_mosi_data[7];
		end
	endcase
end
assign sdrio_clk = sys_clk;
assign sdrio_clk_1 = sys_clk;
assign sdrio_clk_2 = sys_clk;
assign sdrio_clk_3 = sys_clk;
assign debug_rx_rx = multiregimpl0_regs1;
assign uart_rx_rx = multiregimpl1_regs1;
assign gpio_in_status = multiregimpl2_regs1;
always @(*) begin
	la_in_status = 128'd0;
	la_in_status[0] = multiregimpl3_regs1;
	la_in_status[1] = multiregimpl4_regs1;
	la_in_status[2] = multiregimpl5_regs1;
	la_in_status[3] = multiregimpl6_regs1;
	la_in_status[4] = multiregimpl7_regs1;
	la_in_status[5] = multiregimpl8_regs1;
	la_in_status[6] = multiregimpl9_regs1;
	la_in_status[7] = multiregimpl10_regs1;
	la_in_status[8] = multiregimpl11_regs1;
	la_in_status[9] = multiregimpl12_regs1;
	la_in_status[10] = multiregimpl13_regs1;
	la_in_status[11] = multiregimpl14_regs1;
	la_in_status[12] = multiregimpl15_regs1;
	la_in_status[13] = multiregimpl16_regs1;
	la_in_status[14] = multiregimpl17_regs1;
	la_in_status[15] = multiregimpl18_regs1;
	la_in_status[16] = multiregimpl19_regs1;
	la_in_status[17] = multiregimpl20_regs1;
	la_in_status[18] = multiregimpl21_regs1;
	la_in_status[19] = multiregimpl22_regs1;
	la_in_status[20] = multiregimpl23_regs1;
	la_in_status[21] = multiregimpl24_regs1;
	la_in_status[22] = multiregimpl25_regs1;
	la_in_status[23] = multiregimpl26_regs1;
	la_in_status[24] = multiregimpl27_regs1;
	la_in_status[25] = multiregimpl28_regs1;
	la_in_status[26] = multiregimpl29_regs1;
	la_in_status[27] = multiregimpl30_regs1;
	la_in_status[28] = multiregimpl31_regs1;
	la_in_status[29] = multiregimpl32_regs1;
	la_in_status[30] = multiregimpl33_regs1;
	la_in_status[31] = multiregimpl34_regs1;
	la_in_status[32] = multiregimpl35_regs1;
	la_in_status[33] = multiregimpl36_regs1;
	la_in_status[34] = multiregimpl37_regs1;
	la_in_status[35] = multiregimpl38_regs1;
	la_in_status[36] = multiregimpl39_regs1;
	la_in_status[37] = multiregimpl40_regs1;
	la_in_status[38] = multiregimpl41_regs1;
	la_in_status[39] = multiregimpl42_regs1;
	la_in_status[40] = multiregimpl43_regs1;
	la_in_status[41] = multiregimpl44_regs1;
	la_in_status[42] = multiregimpl45_regs1;
	la_in_status[43] = multiregimpl46_regs1;
	la_in_status[44] = multiregimpl47_regs1;
	la_in_status[45] = multiregimpl48_regs1;
	la_in_status[46] = multiregimpl49_regs1;
	la_in_status[47] = multiregimpl50_regs1;
	la_in_status[48] = multiregimpl51_regs1;
	la_in_status[49] = multiregimpl52_regs1;
	la_in_status[50] = multiregimpl53_regs1;
	la_in_status[51] = multiregimpl54_regs1;
	la_in_status[52] = multiregimpl55_regs1;
	la_in_status[53] = multiregimpl56_regs1;
	la_in_status[54] = multiregimpl57_regs1;
	la_in_status[55] = multiregimpl58_regs1;
	la_in_status[56] = multiregimpl59_regs1;
	la_in_status[57] = multiregimpl60_regs1;
	la_in_status[58] = multiregimpl61_regs1;
	la_in_status[59] = multiregimpl62_regs1;
	la_in_status[60] = multiregimpl63_regs1;
	la_in_status[61] = multiregimpl64_regs1;
	la_in_status[62] = multiregimpl65_regs1;
	la_in_status[63] = multiregimpl66_regs1;
	la_in_status[64] = multiregimpl67_regs1;
	la_in_status[65] = multiregimpl68_regs1;
	la_in_status[66] = multiregimpl69_regs1;
	la_in_status[67] = multiregimpl70_regs1;
	la_in_status[68] = multiregimpl71_regs1;
	la_in_status[69] = multiregimpl72_regs1;
	la_in_status[70] = multiregimpl73_regs1;
	la_in_status[71] = multiregimpl74_regs1;
	la_in_status[72] = multiregimpl75_regs1;
	la_in_status[73] = multiregimpl76_regs1;
	la_in_status[74] = multiregimpl77_regs1;
	la_in_status[75] = multiregimpl78_regs1;
	la_in_status[76] = multiregimpl79_regs1;
	la_in_status[77] = multiregimpl80_regs1;
	la_in_status[78] = multiregimpl81_regs1;
	la_in_status[79] = multiregimpl82_regs1;
	la_in_status[80] = multiregimpl83_regs1;
	la_in_status[81] = multiregimpl84_regs1;
	la_in_status[82] = multiregimpl85_regs1;
	la_in_status[83] = multiregimpl86_regs1;
	la_in_status[84] = multiregimpl87_regs1;
	la_in_status[85] = multiregimpl88_regs1;
	la_in_status[86] = multiregimpl89_regs1;
	la_in_status[87] = multiregimpl90_regs1;
	la_in_status[88] = multiregimpl91_regs1;
	la_in_status[89] = multiregimpl92_regs1;
	la_in_status[90] = multiregimpl93_regs1;
	la_in_status[91] = multiregimpl94_regs1;
	la_in_status[92] = multiregimpl95_regs1;
	la_in_status[93] = multiregimpl96_regs1;
	la_in_status[94] = multiregimpl97_regs1;
	la_in_status[95] = multiregimpl98_regs1;
	la_in_status[96] = multiregimpl99_regs1;
	la_in_status[97] = multiregimpl100_regs1;
	la_in_status[98] = multiregimpl101_regs1;
	la_in_status[99] = multiregimpl102_regs1;
	la_in_status[100] = multiregimpl103_regs1;
	la_in_status[101] = multiregimpl104_regs1;
	la_in_status[102] = multiregimpl105_regs1;
	la_in_status[103] = multiregimpl106_regs1;
	la_in_status[104] = multiregimpl107_regs1;
	la_in_status[105] = multiregimpl108_regs1;
	la_in_status[106] = multiregimpl109_regs1;
	la_in_status[107] = multiregimpl110_regs1;
	la_in_status[108] = multiregimpl111_regs1;
	la_in_status[109] = multiregimpl112_regs1;
	la_in_status[110] = multiregimpl113_regs1;
	la_in_status[111] = multiregimpl114_regs1;
	la_in_status[112] = multiregimpl115_regs1;
	la_in_status[113] = multiregimpl116_regs1;
	la_in_status[114] = multiregimpl117_regs1;
	la_in_status[115] = multiregimpl118_regs1;
	la_in_status[116] = multiregimpl119_regs1;
	la_in_status[117] = multiregimpl120_regs1;
	la_in_status[118] = multiregimpl121_regs1;
	la_in_status[119] = multiregimpl122_regs1;
	la_in_status[120] = multiregimpl123_regs1;
	la_in_status[121] = multiregimpl124_regs1;
	la_in_status[122] = multiregimpl125_regs1;
	la_in_status[123] = multiregimpl126_regs1;
	la_in_status[124] = multiregimpl127_regs1;
	la_in_status[125] = multiregimpl128_regs1;
	la_in_status[126] = multiregimpl129_regs1;
	la_in_status[127] = multiregimpl130_regs1;
end
assign gpioin0_in_status = multiregimpl131_regs1;
assign gpioin1_in_status = multiregimpl132_regs1;
assign gpioin2_in_status = multiregimpl133_regs1;
assign gpioin3_in_status = multiregimpl134_regs1;
assign gpioin4_in_status = multiregimpl135_regs1;
assign gpioin5_in_status = multiregimpl136_regs1;

always @(posedge por_clk) begin
	int_rst <= core_rst;
end

always @(posedge sdrio_clk) begin
	flash_clk <= litespisdrphycore_clk;
	flash_io0_oeb <= litespisdrphycore_dq_oe;
	flash_io0_do <= litespisdrphycore_dq_o;
	litespisdrphycore_dq_i[1] <= flash_io1_di;
end

always @(posedge sys_clk) begin
	if ((bus_errors != 32'd4294967295)) begin
		if (bus_error) begin
			bus_errors <= (bus_errors + 1'd1);
		end
	end
	dff_bus_ack <= ((dff_bus_stb & dff_bus_cyc) & (~dff_bus_ack));
	sram_bus_ack <= ((sram_bus_stb & sram_bus_cyc) & (~sram_bus_ack));
	if (litespisdrphycore_sr_out_load) begin
		litespisdrphycore_sr_out <= (litespisdrphycore_sink_payload_data <<< (6'd32 - litespisdrphycore_sink_payload_len));
	end
	if (litespisdrphycore_sr_out_shift) begin
		case (litespisdrphycore_sink_payload_width)
			1'd1: begin
				litespisdrphycore_sr_out <= {litespisdrphycore_sr_out, litespisdrphycore0};
			end
			2'd2: begin
				litespisdrphycore_sr_out <= {litespisdrphycore_sr_out, litespisdrphycore1};
			end
			3'd4: begin
				litespisdrphycore_sr_out <= {litespisdrphycore_sr_out, litespisdrphycore2};
			end
			4'd8: begin
				litespisdrphycore_sr_out <= {litespisdrphycore_sr_out, litespisdrphycore3};
			end
		endcase
	end
	if (litespisdrphycore_sr_in_shift) begin
		case (litespisdrphycore_sink_payload_width)
			1'd1: begin
				litespisdrphycore_sr_in <= {litespisdrphycore_sr_in, litespisdrphycore_dq_i[1]};
			end
			2'd2: begin
				litespisdrphycore_sr_in <= {litespisdrphycore_sr_in, litespisdrphycore_dq_i[1:0]};
			end
			3'd4: begin
				litespisdrphycore_sr_in <= {litespisdrphycore_sr_in, litespisdrphycore_dq_i[1:0]};
			end
			4'd8: begin
				litespisdrphycore_sr_in <= {litespisdrphycore_sr_in, litespisdrphycore_dq_i[1:0]};
			end
		endcase
	end
	litespisdrphycore_posedge_reg <= litespisdrphycore_posedge;
	litespisdrphycore_posedge_reg2 <= litespisdrphycore_posedge_reg;
	if ((litespisdrphycore_en | litespisdrphycore_en_int)) begin
		if ((litespisdrphycore_cnt < litespisdrphycore_div)) begin
			litespisdrphycore_cnt <= (litespisdrphycore_cnt + 1'd1);
		end else begin
			litespisdrphycore_cnt <= 1'd0;
			litespisdrphycore_clk <= (~litespisdrphycore_clk);
		end
	end else begin
		litespisdrphycore_clk <= 1'd0;
		litespisdrphycore_cnt <= 1'd0;
	end
	if (litespisdrphycore_wait) begin
		if ((~litespisdrphycore_done)) begin
			litespisdrphycore_count <= (litespisdrphycore_count - 1'd1);
		end
	end else begin
		litespisdrphycore_count <= 4'd11;
	end
	litespiphy_state <= litespiphy_next_state;
	if (litespisdrphycore_sr_cnt_litespiphy_next_value_ce) begin
		litespisdrphycore_sr_cnt <= litespisdrphycore_sr_cnt_litespiphy_next_value;
	end
	case (litespi_grant)
		1'd0: begin
			if ((~litespi_request[0])) begin
				if (litespi_request[1]) begin
					litespi_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~litespi_request[1])) begin
				if (litespi_request[0]) begin
					litespi_grant <= 1'd0;
				end
			end
		end
	endcase
	if (litespimmap_wait) begin
		if ((~litespimmap_done)) begin
			litespimmap_count <= (litespimmap_count - 1'd1);
		end
	end else begin
		litespimmap_count <= 9'd256;
	end
	litespi_state <= litespi_next_state;
	if (litespimmap_burst_cs_litespi_next_value_ce0) begin
		litespimmap_burst_cs <= litespimmap_burst_cs_litespi_next_value0;
	end
	if (litespimmap_burst_adr_litespi_next_value_ce1) begin
		litespimmap_burst_adr <= litespimmap_burst_adr_litespi_next_value1;
	end
	if (((~master_tx_fifo_source_valid) | master_tx_fifo_source_ready)) begin
		master_tx_fifo_source_valid <= master_tx_fifo_sink_valid;
		master_tx_fifo_source_first <= master_tx_fifo_sink_first;
		master_tx_fifo_source_last <= master_tx_fifo_sink_last;
		master_tx_fifo_source_payload_data <= master_tx_fifo_sink_payload_data;
		master_tx_fifo_source_payload_len <= master_tx_fifo_sink_payload_len;
		master_tx_fifo_source_payload_width <= master_tx_fifo_sink_payload_width;
		master_tx_fifo_source_payload_mask <= master_tx_fifo_sink_payload_mask;
	end
	if (((~master_rx_fifo_source_valid) | master_rx_fifo_source_ready)) begin
		master_rx_fifo_source_valid <= master_rx_fifo_sink_valid;
		master_rx_fifo_source_first <= master_rx_fifo_sink_first;
		master_rx_fifo_source_last <= master_rx_fifo_sink_last;
		master_rx_fifo_source_payload_data <= master_rx_fifo_sink_payload_data;
	end
	spi_master_clk_divider1 <= (spi_master_clk_divider1 + 1'd1);
	if (spi_master_clk_rise) begin
		spi_clk <= spi_master_clk_enable;
	end else begin
		if (spi_master_clk_fall) begin
			spi_master_clk_divider1 <= 1'd0;
			spi_clk <= 1'd0;
		end
	end
	spi_cs_n <= (~(spi_master_cs & (spi_master_xfer_enable | (spi_master_cs_mode == 1'd1))));
	if (spi_master_mosi_latch) begin
		spi_master_mosi_data <= spi_master_mosi;
		spi_master_mosi_sel <= 3'd7;
	end else begin
		if (spi_master_clk_fall) begin
			if (spi_master_xfer_enable) begin
				spi_mosi <= sync_array_muxed;
			end
			spi_master_mosi_sel <= (spi_master_mosi_sel - 1'd1);
		end
	end
	if (spi_master_clk_rise) begin
		if (spi_master_loopback) begin
			spi_master_miso_data <= {spi_master_miso_data, spi_mosi};
		end else begin
			spi_master_miso_data <= {spi_master_miso_data, spi_miso};
		end
	end
	if (spi_master_miso_latch) begin
		spi_master_miso <= spi_master_miso_data;
	end
	spimaster_state <= spimaster_next_state;
	if (spi_master_count_spimaster_next_value_ce) begin
		spi_master_count <= spi_master_count_spimaster_next_value;
	end
	{debug_tx_tick, debug_tx_phase} <= 26'd49478023;
	if (debug_tx_enable) begin
		{debug_tx_tick, debug_tx_phase} <= (debug_tx_phase + 26'd49478023);
	end
	uartwishbonebridge0_rs232phytx0_state <= uartwishbonebridge0_rs232phytx0_next_state;
	if (debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value_ce0) begin
		debug_tx_count <= debug_tx_count_uartwishbonebridge0_rs232phytx0_next_value0;
	end
	if (debug_tx_uartwishbonebridge0_rs232phytx0_next_value_ce1) begin
		debug_tx <= debug_tx_uartwishbonebridge0_rs232phytx0_next_value1;
	end
	if (debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value_ce2) begin
		debug_tx_data <= debug_tx_data_uartwishbonebridge0_rs232phytx0_next_value2;
	end
	debug_rx_rx_d <= debug_rx_rx;
	{debug_rx_tick, debug_rx_phase} <= 32'd2147483648;
	if (debug_rx_enable) begin
		{debug_rx_tick, debug_rx_phase} <= (debug_rx_phase + 26'd49478023);
	end
	uartwishbonebridge0_rs232phyrx0_state <= uartwishbonebridge0_rs232phyrx0_next_state;
	if (debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value_ce0) begin
		debug_rx_count <= debug_rx_count_uartwishbonebridge0_rs232phyrx0_next_value0;
	end
	if (debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value_ce1) begin
		debug_rx_data <= debug_rx_data_uartwishbonebridge0_rs232phyrx0_next_value1;
	end
	uartwishbonebridge0_state <= uartwishbonebridge0_next_state;
	if (debug_bytes_count_uartwishbonebridge0_next_value_ce0) begin
		debug_bytes_count <= debug_bytes_count_uartwishbonebridge0_next_value0;
	end
	if (debug_words_count_uartwishbonebridge0_next_value_ce1) begin
		debug_words_count <= debug_words_count_uartwishbonebridge0_next_value1;
	end
	if (debug_cmd_uartwishbonebridge0_next_value_ce2) begin
		debug_cmd <= debug_cmd_uartwishbonebridge0_next_value2;
	end
	if (debug_length_uartwishbonebridge0_next_value_ce3) begin
		debug_length <= debug_length_uartwishbonebridge0_next_value3;
	end
	if (debug_address_uartwishbonebridge0_next_value_ce4) begin
		debug_address <= debug_address_uartwishbonebridge0_next_value4;
	end
	if (debug_incr_uartwishbonebridge0_next_value_ce5) begin
		debug_incr <= debug_incr_uartwishbonebridge0_next_value5;
	end
	if (debug_data_uartwishbonebridge0_next_value_ce6) begin
		debug_data <= debug_data_uartwishbonebridge0_next_value6;
	end
	if (debug_reset) begin
		debug_incr <= 1'd0;
		uartwishbonebridge0_state <= 3'd0;
	end
	if (debug_wait) begin
		if ((~debug_done)) begin
			debug_count <= (debug_count - 1'd1);
		end
	end else begin
		debug_count <= 20'd1000000;
	end
	{uart_tx_tick, uart_tx_phase} <= 26'd49478023;
	if (uart_tx_enable) begin
		{uart_tx_tick, uart_tx_phase} <= (uart_tx_phase + 26'd49478023);
	end
	uartwishbonebridge1_rs232phytx1_state <= uartwishbonebridge1_rs232phytx1_next_state;
	if (uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value_ce0) begin
		uart_tx_count <= uart_tx_count_uartwishbonebridge1_rs232phytx1_next_value0;
	end
	if (platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value_ce1) begin
		ser_tx <= platform_obj_ser_tx_uartwishbonebridge1_rs232phytx1_next_value1;
	end
	if (uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value_ce2) begin
		uart_tx_data <= uart_tx_data_uartwishbonebridge1_rs232phytx1_next_value2;
	end
	uart_rx_rx_d <= uart_rx_rx;
	{uart_rx_tick, uart_rx_phase} <= 32'd2147483648;
	if (uart_rx_enable) begin
		{uart_rx_tick, uart_rx_phase} <= (uart_rx_phase + 26'd49478023);
	end
	uartwishbonebridge1_rs232phyrx1_state <= uartwishbonebridge1_rs232phyrx1_next_state;
	if (uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value_ce0) begin
		uart_rx_count <= uart_rx_count_uartwishbonebridge1_rs232phyrx1_next_value0;
	end
	if (uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value_ce1) begin
		uart_rx_data <= uart_rx_data_uartwishbonebridge1_rs232phyrx1_next_value1;
	end
	uartwishbonebridge1_state <= uartwishbonebridge1_next_state;
	if (uart_bytes_count_uartwishbonebridge1_next_value_ce0) begin
		uart_bytes_count <= uart_bytes_count_uartwishbonebridge1_next_value0;
	end
	if (uart_words_count_uartwishbonebridge1_next_value_ce1) begin
		uart_words_count <= uart_words_count_uartwishbonebridge1_next_value1;
	end
	if (uart_cmd_uartwishbonebridge1_next_value_ce2) begin
		uart_cmd <= uart_cmd_uartwishbonebridge1_next_value2;
	end
	if (uart_length_uartwishbonebridge1_next_value_ce3) begin
		uart_length <= uart_length_uartwishbonebridge1_next_value3;
	end
	if (uart_address_uartwishbonebridge1_next_value_ce4) begin
		uart_address <= uart_address_uartwishbonebridge1_next_value4;
	end
	if (uart_incr_uartwishbonebridge1_next_value_ce5) begin
		uart_incr <= uart_incr_uartwishbonebridge1_next_value5;
	end
	if (uart_data_uartwishbonebridge1_next_value_ce6) begin
		uart_data <= uart_data_uartwishbonebridge1_next_value6;
	end
	if (uart_reset) begin
		uart_incr <= 1'd0;
		uartwishbonebridge1_state <= 3'd0;
	end
	if (uart_wait) begin
		if ((~uart_done)) begin
			uart_count <= (uart_count - 1'd1);
		end
	end else begin
		uart_count <= 20'd1000000;
	end
	gpioin0_gpioin0_in_pads_n_d <= gpioin0_in_status;
	if (gpioin0_gpioin0_clear) begin
		gpioin0_gpioin0_pending <= 1'd0;
	end
	gpioin0_gpioin0_trigger_d <= gpioin0_gpioin0_trigger;
	if ((gpioin0_gpioin0_trigger & (~gpioin0_gpioin0_trigger_d))) begin
		gpioin0_gpioin0_pending <= 1'd1;
	end
	gpioin1_gpioin1_in_pads_n_d <= gpioin1_in_status;
	if (gpioin1_gpioin1_clear) begin
		gpioin1_gpioin1_pending <= 1'd0;
	end
	gpioin1_gpioin1_trigger_d <= gpioin1_gpioin1_trigger;
	if ((gpioin1_gpioin1_trigger & (~gpioin1_gpioin1_trigger_d))) begin
		gpioin1_gpioin1_pending <= 1'd1;
	end
	gpioin2_gpioin2_in_pads_n_d <= gpioin2_in_status;
	if (gpioin2_gpioin2_clear) begin
		gpioin2_gpioin2_pending <= 1'd0;
	end
	gpioin2_gpioin2_trigger_d <= gpioin2_gpioin2_trigger;
	if ((gpioin2_gpioin2_trigger & (~gpioin2_gpioin2_trigger_d))) begin
		gpioin2_gpioin2_pending <= 1'd1;
	end
	gpioin3_gpioin3_in_pads_n_d <= gpioin3_in_status;
	if (gpioin3_gpioin3_clear) begin
		gpioin3_gpioin3_pending <= 1'd0;
	end
	gpioin3_gpioin3_trigger_d <= gpioin3_gpioin3_trigger;
	if ((gpioin3_gpioin3_trigger & (~gpioin3_gpioin3_trigger_d))) begin
		gpioin3_gpioin3_pending <= 1'd1;
	end
	gpioin4_gpioin4_in_pads_n_d <= gpioin4_in_status;
	if (gpioin4_gpioin4_clear) begin
		gpioin4_gpioin4_pending <= 1'd0;
	end
	gpioin4_gpioin4_trigger_d <= gpioin4_gpioin4_trigger;
	if ((gpioin4_gpioin4_trigger & (~gpioin4_gpioin4_trigger_d))) begin
		gpioin4_gpioin4_pending <= 1'd1;
	end
	gpioin5_gpioin5_in_pads_n_d <= gpioin5_in_status;
	if (gpioin5_gpioin5_clear) begin
		gpioin5_gpioin5_pending <= 1'd0;
	end
	gpioin5_gpioin5_trigger_d <= gpioin5_gpioin5_trigger;
	if ((gpioin5_gpioin5_trigger & (~gpioin5_gpioin5_trigger_d))) begin
		gpioin5_gpioin5_pending <= 1'd1;
	end
	state <= next_state;
	case (grant)
		1'd0: begin
			if ((~request[0])) begin
				if (request[1]) begin
					grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~request[1])) begin
				if (request[0]) begin
					grant <= 1'd0;
				end
			end
		end
	endcase
	slave_sel_r <= slave_sel;
	if (wait_1) begin
		if ((~done)) begin
			count <= (count - 1'd1);
		end
	end else begin
		count <= 20'd1000000;
	end
	interface0_bank_bus_dat_r <= 1'd0;
	if (csrbank0_sel) begin
		case (interface0_bank_bus_adr[8:0])
			1'd0: begin
				interface0_bank_bus_dat_r <= csrbank0_reset0_w;
			end
			1'd1: begin
				interface0_bank_bus_dat_r <= csrbank0_scratch0_w;
			end
			2'd2: begin
				interface0_bank_bus_dat_r <= csrbank0_bus_errors_w;
			end
		endcase
	end
	if (csrbank0_reset0_re) begin
		reset_storage[1:0] <= csrbank0_reset0_r;
	end
	reset_re <= csrbank0_reset0_re;
	if (csrbank0_scratch0_re) begin
		scratch_storage[31:0] <= csrbank0_scratch0_r;
	end
	scratch_re <= csrbank0_scratch0_re;
	bus_errors_re <= csrbank0_bus_errors_re;
	interface1_bank_bus_dat_r <= 1'd0;
	if (csrbank1_sel) begin
		case (interface1_bank_bus_adr[8:0])
			1'd0: begin
				interface1_bank_bus_dat_r <= csrbank1_out0_w;
			end
		endcase
	end
	if (csrbank1_out0_re) begin
		debug_mode_storage <= csrbank1_out0_r;
	end
	debug_mode_re <= csrbank1_out0_re;
	interface2_bank_bus_dat_r <= 1'd0;
	if (csrbank2_sel) begin
		case (interface2_bank_bus_adr[8:0])
			1'd0: begin
				interface2_bank_bus_dat_r <= csrbank2_out0_w;
			end
		endcase
	end
	if (csrbank2_out0_re) begin
		debug_oeb_storage <= csrbank2_out0_r;
	end
	debug_oeb_re <= csrbank2_out0_re;
	interface3_bank_bus_dat_r <= 1'd0;
	if (csrbank3_sel) begin
		case (interface3_bank_bus_adr[8:0])
			1'd0: begin
				interface3_bank_bus_dat_r <= csrbank3_mmap_dummy_bits0_w;
			end
			1'd1: begin
				interface3_bank_bus_dat_r <= csrbank3_master_cs0_w;
			end
			2'd2: begin
				interface3_bank_bus_dat_r <= csrbank3_master_phyconfig0_w;
			end
			2'd3: begin
				interface3_bank_bus_dat_r <= master_rxtx_w;
			end
			3'd4: begin
				interface3_bank_bus_dat_r <= csrbank3_master_status_w;
			end
		endcase
	end
	if (csrbank3_mmap_dummy_bits0_re) begin
		litespimmap_storage[7:0] <= csrbank3_mmap_dummy_bits0_r;
	end
	litespimmap_re <= csrbank3_mmap_dummy_bits0_re;
	if (csrbank3_master_cs0_re) begin
		master_cs_storage <= csrbank3_master_cs0_r;
	end
	master_cs_re <= csrbank3_master_cs0_re;
	if (csrbank3_master_phyconfig0_re) begin
		master_phyconfig_storage[23:0] <= csrbank3_master_phyconfig0_r;
	end
	master_phyconfig_re <= csrbank3_master_phyconfig0_re;
	master_status_re <= csrbank3_master_status_re;
	interface4_bank_bus_dat_r <= 1'd0;
	if (csrbank4_sel) begin
		case (interface4_bank_bus_adr[8:0])
			1'd0: begin
				interface4_bank_bus_dat_r <= csrbank4_clk_divisor0_w;
			end
		endcase
	end
	if (csrbank4_clk_divisor0_re) begin
		litespisdrphycore_storage[7:0] <= csrbank4_clk_divisor0_r;
	end
	litespisdrphycore_re <= csrbank4_clk_divisor0_re;
	interface5_bank_bus_dat_r <= 1'd0;
	if (csrbank5_sel) begin
		case (interface5_bank_bus_adr[8:0])
			1'd0: begin
				interface5_bank_bus_dat_r <= csrbank5_mode10_w;
			end
			1'd1: begin
				interface5_bank_bus_dat_r <= csrbank5_mode00_w;
			end
			2'd2: begin
				interface5_bank_bus_dat_r <= csrbank5_ien0_w;
			end
			2'd3: begin
				interface5_bank_bus_dat_r <= csrbank5_oe0_w;
			end
			3'd4: begin
				interface5_bank_bus_dat_r <= csrbank5_in_w;
			end
			3'd5: begin
				interface5_bank_bus_dat_r <= csrbank5_out0_w;
			end
		endcase
	end
	if (csrbank5_mode10_re) begin
		gpio_mode1_storage <= csrbank5_mode10_r;
	end
	gpio_mode1_re <= csrbank5_mode10_re;
	if (csrbank5_mode00_re) begin
		gpio_mode0_storage <= csrbank5_mode00_r;
	end
	gpio_mode0_re <= csrbank5_mode00_re;
	if (csrbank5_ien0_re) begin
		gpio_ien_storage <= csrbank5_ien0_r;
	end
	gpio_ien_re <= csrbank5_ien0_re;
	if (csrbank5_oe0_re) begin
		gpio_oe_storage <= csrbank5_oe0_r;
	end
	gpio_oe_re <= csrbank5_oe0_re;
	gpio_in_re <= csrbank5_in_re;
	if (csrbank5_out0_re) begin
		gpio_out_storage <= csrbank5_out0_r;
	end
	gpio_out_re <= csrbank5_out0_re;
	interface6_bank_bus_dat_r <= 1'd0;
	if (csrbank6_sel) begin
		case (interface6_bank_bus_adr[8:0])
			1'd0: begin
				interface6_bank_bus_dat_r <= csrbank6_ien3_w;
			end
			1'd1: begin
				interface6_bank_bus_dat_r <= csrbank6_ien2_w;
			end
			2'd2: begin
				interface6_bank_bus_dat_r <= csrbank6_ien1_w;
			end
			2'd3: begin
				interface6_bank_bus_dat_r <= csrbank6_ien0_w;
			end
			3'd4: begin
				interface6_bank_bus_dat_r <= csrbank6_oe3_w;
			end
			3'd5: begin
				interface6_bank_bus_dat_r <= csrbank6_oe2_w;
			end
			3'd6: begin
				interface6_bank_bus_dat_r <= csrbank6_oe1_w;
			end
			3'd7: begin
				interface6_bank_bus_dat_r <= csrbank6_oe0_w;
			end
			4'd8: begin
				interface6_bank_bus_dat_r <= csrbank6_in3_w;
			end
			4'd9: begin
				interface6_bank_bus_dat_r <= csrbank6_in2_w;
			end
			4'd10: begin
				interface6_bank_bus_dat_r <= csrbank6_in1_w;
			end
			4'd11: begin
				interface6_bank_bus_dat_r <= csrbank6_in0_w;
			end
			4'd12: begin
				interface6_bank_bus_dat_r <= csrbank6_out3_w;
			end
			4'd13: begin
				interface6_bank_bus_dat_r <= csrbank6_out2_w;
			end
			4'd14: begin
				interface6_bank_bus_dat_r <= csrbank6_out1_w;
			end
			4'd15: begin
				interface6_bank_bus_dat_r <= csrbank6_out0_w;
			end
		endcase
	end
	if (csrbank6_ien3_re) begin
		la_ien_storage[127:96] <= csrbank6_ien3_r;
	end
	if (csrbank6_ien2_re) begin
		la_ien_storage[95:64] <= csrbank6_ien2_r;
	end
	if (csrbank6_ien1_re) begin
		la_ien_storage[63:32] <= csrbank6_ien1_r;
	end
	if (csrbank6_ien0_re) begin
		la_ien_storage[31:0] <= csrbank6_ien0_r;
	end
	la_ien_re <= csrbank6_ien0_re;
	if (csrbank6_oe3_re) begin
		la_oe_storage[127:96] <= csrbank6_oe3_r;
	end
	if (csrbank6_oe2_re) begin
		la_oe_storage[95:64] <= csrbank6_oe2_r;
	end
	if (csrbank6_oe1_re) begin
		la_oe_storage[63:32] <= csrbank6_oe1_r;
	end
	if (csrbank6_oe0_re) begin
		la_oe_storage[31:0] <= csrbank6_oe0_r;
	end
	la_oe_re <= csrbank6_oe0_re;
	la_in_re <= csrbank6_in0_re;
	if (csrbank6_out3_re) begin
		la_out_storage[127:96] <= csrbank6_out3_r;
	end
	if (csrbank6_out2_re) begin
		la_out_storage[95:64] <= csrbank6_out2_r;
	end
	if (csrbank6_out1_re) begin
		la_out_storage[63:32] <= csrbank6_out1_r;
	end
	if (csrbank6_out0_re) begin
		la_out_storage[31:0] <= csrbank6_out0_r;
	end
	la_out_re <= csrbank6_out0_re;
	interface7_bank_bus_dat_r <= 1'd0;
	if (csrbank7_sel) begin
		case (interface7_bank_bus_adr[8:0])
			1'd0: begin
				interface7_bank_bus_dat_r <= csrbank7_out0_w;
			end
		endcase
	end
	if (csrbank7_out0_re) begin
		mprj_wb_iena_storage <= csrbank7_out0_r;
	end
	mprj_wb_iena_re <= csrbank7_out0_re;
	interface8_bank_bus_dat_r <= 1'd0;
	if (csrbank8_sel) begin
		case (interface8_bank_bus_adr[8:0])
			1'd0: begin
				interface8_bank_bus_dat_r <= csrbank8_out0_w;
			end
		endcase
	end
	if (csrbank8_out0_re) begin
		qspi_enabled_storage <= csrbank8_out0_r;
	end
	qspi_enabled_re <= csrbank8_out0_re;
	interface9_bank_bus_dat_r <= 1'd0;
	if (csrbank9_sel) begin
		case (interface9_bank_bus_adr[8:0])
			1'd0: begin
				interface9_bank_bus_dat_r <= csrbank9_out0_w;
			end
		endcase
	end
	if (csrbank9_out0_re) begin
		spi_enabled_storage <= csrbank9_out0_r;
	end
	spi_enabled_re <= csrbank9_out0_re;
	interface10_bank_bus_dat_r <= 1'd0;
	if (csrbank10_sel) begin
		case (interface10_bank_bus_adr[8:0])
			1'd0: begin
				interface10_bank_bus_dat_r <= csrbank10_control0_w;
			end
			1'd1: begin
				interface10_bank_bus_dat_r <= csrbank10_status_w;
			end
			2'd2: begin
				interface10_bank_bus_dat_r <= csrbank10_mosi0_w;
			end
			2'd3: begin
				interface10_bank_bus_dat_r <= csrbank10_miso_w;
			end
			3'd4: begin
				interface10_bank_bus_dat_r <= csrbank10_cs0_w;
			end
			3'd5: begin
				interface10_bank_bus_dat_r <= csrbank10_loopback0_w;
			end
			3'd6: begin
				interface10_bank_bus_dat_r <= csrbank10_clk_divider0_w;
			end
		endcase
	end
	if (csrbank10_control0_re) begin
		spi_master_control_storage[15:0] <= csrbank10_control0_r;
	end
	spi_master_control_re <= csrbank10_control0_re;
	spi_master_status_re <= csrbank10_status_re;
	if (csrbank10_mosi0_re) begin
		spi_master_mosi_storage[7:0] <= csrbank10_mosi0_r;
	end
	spi_master_mosi_re <= csrbank10_mosi0_re;
	spi_master_miso_re <= csrbank10_miso_re;
	if (csrbank10_cs0_re) begin
		spi_master_cs_storage[16:0] <= csrbank10_cs0_r;
	end
	spi_master_cs_re <= csrbank10_cs0_re;
	if (csrbank10_loopback0_re) begin
		spi_master_loopback_storage <= csrbank10_loopback0_r;
	end
	spi_master_loopback_re <= csrbank10_loopback0_re;
	if (csrbank10_clk_divider0_re) begin
		spimaster_storage[15:0] <= csrbank10_clk_divider0_r;
	end
	spimaster_re <= csrbank10_clk_divider0_re;
	interface11_bank_bus_dat_r <= 1'd0;
	if (csrbank11_sel) begin
		case (interface11_bank_bus_adr[8:0])
			1'd0: begin
				interface11_bank_bus_dat_r <= csrbank11_out0_w;
			end
		endcase
	end
	if (csrbank11_out0_re) begin
		uart_enabled_storage <= csrbank11_out0_r;
	end
	uart_enabled_re <= csrbank11_out0_re;
	interface12_bank_bus_dat_r <= 1'd0;
	if (csrbank12_sel) begin
		case (interface12_bank_bus_adr[8:0])
			1'd0: begin
				interface12_bank_bus_dat_r <= csrbank12_in_w;
			end
			1'd1: begin
				interface12_bank_bus_dat_r <= csrbank12_mode0_w;
			end
			2'd2: begin
				interface12_bank_bus_dat_r <= csrbank12_edge0_w;
			end
			2'd3: begin
				interface12_bank_bus_dat_r <= csrbank12_ev_status_w;
			end
			3'd4: begin
				interface12_bank_bus_dat_r <= csrbank12_ev_pending_w;
			end
			3'd5: begin
				interface12_bank_bus_dat_r <= csrbank12_ev_enable0_w;
			end
		endcase
	end
	gpioin0_in_re <= csrbank12_in_re;
	if (csrbank12_mode0_re) begin
		gpioin0_gpioin0_mode_storage <= csrbank12_mode0_r;
	end
	gpioin0_gpioin0_mode_re <= csrbank12_mode0_re;
	if (csrbank12_edge0_re) begin
		gpioin0_gpioin0_edge_storage <= csrbank12_edge0_r;
	end
	gpioin0_gpioin0_edge_re <= csrbank12_edge0_re;
	gpioin0_status_re <= csrbank12_ev_status_re;
	if (csrbank12_ev_pending_re) begin
		gpioin0_pending_r <= csrbank12_ev_pending_r;
	end
	gpioin0_pending_re <= csrbank12_ev_pending_re;
	if (csrbank12_ev_enable0_re) begin
		gpioin0_enable_storage <= csrbank12_ev_enable0_r;
	end
	gpioin0_enable_re <= csrbank12_ev_enable0_re;
	interface13_bank_bus_dat_r <= 1'd0;
	if (csrbank13_sel) begin
		case (interface13_bank_bus_adr[8:0])
			1'd0: begin
				interface13_bank_bus_dat_r <= csrbank13_in_w;
			end
			1'd1: begin
				interface13_bank_bus_dat_r <= csrbank13_mode0_w;
			end
			2'd2: begin
				interface13_bank_bus_dat_r <= csrbank13_edge0_w;
			end
			2'd3: begin
				interface13_bank_bus_dat_r <= csrbank13_ev_status_w;
			end
			3'd4: begin
				interface13_bank_bus_dat_r <= csrbank13_ev_pending_w;
			end
			3'd5: begin
				interface13_bank_bus_dat_r <= csrbank13_ev_enable0_w;
			end
		endcase
	end
	gpioin1_in_re <= csrbank13_in_re;
	if (csrbank13_mode0_re) begin
		gpioin1_gpioin1_mode_storage <= csrbank13_mode0_r;
	end
	gpioin1_gpioin1_mode_re <= csrbank13_mode0_re;
	if (csrbank13_edge0_re) begin
		gpioin1_gpioin1_edge_storage <= csrbank13_edge0_r;
	end
	gpioin1_gpioin1_edge_re <= csrbank13_edge0_re;
	gpioin1_status_re <= csrbank13_ev_status_re;
	if (csrbank13_ev_pending_re) begin
		gpioin1_pending_r <= csrbank13_ev_pending_r;
	end
	gpioin1_pending_re <= csrbank13_ev_pending_re;
	if (csrbank13_ev_enable0_re) begin
		gpioin1_enable_storage <= csrbank13_ev_enable0_r;
	end
	gpioin1_enable_re <= csrbank13_ev_enable0_re;
	interface14_bank_bus_dat_r <= 1'd0;
	if (csrbank14_sel) begin
		case (interface14_bank_bus_adr[8:0])
			1'd0: begin
				interface14_bank_bus_dat_r <= csrbank14_in_w;
			end
			1'd1: begin
				interface14_bank_bus_dat_r <= csrbank14_mode0_w;
			end
			2'd2: begin
				interface14_bank_bus_dat_r <= csrbank14_edge0_w;
			end
			2'd3: begin
				interface14_bank_bus_dat_r <= csrbank14_ev_status_w;
			end
			3'd4: begin
				interface14_bank_bus_dat_r <= csrbank14_ev_pending_w;
			end
			3'd5: begin
				interface14_bank_bus_dat_r <= csrbank14_ev_enable0_w;
			end
		endcase
	end
	gpioin2_in_re <= csrbank14_in_re;
	if (csrbank14_mode0_re) begin
		gpioin2_gpioin2_mode_storage <= csrbank14_mode0_r;
	end
	gpioin2_gpioin2_mode_re <= csrbank14_mode0_re;
	if (csrbank14_edge0_re) begin
		gpioin2_gpioin2_edge_storage <= csrbank14_edge0_r;
	end
	gpioin2_gpioin2_edge_re <= csrbank14_edge0_re;
	gpioin2_status_re <= csrbank14_ev_status_re;
	if (csrbank14_ev_pending_re) begin
		gpioin2_pending_r <= csrbank14_ev_pending_r;
	end
	gpioin2_pending_re <= csrbank14_ev_pending_re;
	if (csrbank14_ev_enable0_re) begin
		gpioin2_enable_storage <= csrbank14_ev_enable0_r;
	end
	gpioin2_enable_re <= csrbank14_ev_enable0_re;
	interface15_bank_bus_dat_r <= 1'd0;
	if (csrbank15_sel) begin
		case (interface15_bank_bus_adr[8:0])
			1'd0: begin
				interface15_bank_bus_dat_r <= csrbank15_in_w;
			end
			1'd1: begin
				interface15_bank_bus_dat_r <= csrbank15_mode0_w;
			end
			2'd2: begin
				interface15_bank_bus_dat_r <= csrbank15_edge0_w;
			end
			2'd3: begin
				interface15_bank_bus_dat_r <= csrbank15_ev_status_w;
			end
			3'd4: begin
				interface15_bank_bus_dat_r <= csrbank15_ev_pending_w;
			end
			3'd5: begin
				interface15_bank_bus_dat_r <= csrbank15_ev_enable0_w;
			end
		endcase
	end
	gpioin3_in_re <= csrbank15_in_re;
	if (csrbank15_mode0_re) begin
		gpioin3_gpioin3_mode_storage <= csrbank15_mode0_r;
	end
	gpioin3_gpioin3_mode_re <= csrbank15_mode0_re;
	if (csrbank15_edge0_re) begin
		gpioin3_gpioin3_edge_storage <= csrbank15_edge0_r;
	end
	gpioin3_gpioin3_edge_re <= csrbank15_edge0_re;
	gpioin3_status_re <= csrbank15_ev_status_re;
	if (csrbank15_ev_pending_re) begin
		gpioin3_pending_r <= csrbank15_ev_pending_r;
	end
	gpioin3_pending_re <= csrbank15_ev_pending_re;
	if (csrbank15_ev_enable0_re) begin
		gpioin3_enable_storage <= csrbank15_ev_enable0_r;
	end
	gpioin3_enable_re <= csrbank15_ev_enable0_re;
	interface16_bank_bus_dat_r <= 1'd0;
	if (csrbank16_sel) begin
		case (interface16_bank_bus_adr[8:0])
			1'd0: begin
				interface16_bank_bus_dat_r <= csrbank16_in_w;
			end
			1'd1: begin
				interface16_bank_bus_dat_r <= csrbank16_mode0_w;
			end
			2'd2: begin
				interface16_bank_bus_dat_r <= csrbank16_edge0_w;
			end
			2'd3: begin
				interface16_bank_bus_dat_r <= csrbank16_ev_status_w;
			end
			3'd4: begin
				interface16_bank_bus_dat_r <= csrbank16_ev_pending_w;
			end
			3'd5: begin
				interface16_bank_bus_dat_r <= csrbank16_ev_enable0_w;
			end
		endcase
	end
	gpioin4_in_re <= csrbank16_in_re;
	if (csrbank16_mode0_re) begin
		gpioin4_gpioin4_mode_storage <= csrbank16_mode0_r;
	end
	gpioin4_gpioin4_mode_re <= csrbank16_mode0_re;
	if (csrbank16_edge0_re) begin
		gpioin4_gpioin4_edge_storage <= csrbank16_edge0_r;
	end
	gpioin4_gpioin4_edge_re <= csrbank16_edge0_re;
	gpioin4_status_re <= csrbank16_ev_status_re;
	if (csrbank16_ev_pending_re) begin
		gpioin4_pending_r <= csrbank16_ev_pending_r;
	end
	gpioin4_pending_re <= csrbank16_ev_pending_re;
	if (csrbank16_ev_enable0_re) begin
		gpioin4_enable_storage <= csrbank16_ev_enable0_r;
	end
	gpioin4_enable_re <= csrbank16_ev_enable0_re;
	interface17_bank_bus_dat_r <= 1'd0;
	if (csrbank17_sel) begin
		case (interface17_bank_bus_adr[8:0])
			1'd0: begin
				interface17_bank_bus_dat_r <= csrbank17_in_w;
			end
			1'd1: begin
				interface17_bank_bus_dat_r <= csrbank17_mode0_w;
			end
			2'd2: begin
				interface17_bank_bus_dat_r <= csrbank17_edge0_w;
			end
			2'd3: begin
				interface17_bank_bus_dat_r <= csrbank17_ev_status_w;
			end
			3'd4: begin
				interface17_bank_bus_dat_r <= csrbank17_ev_pending_w;
			end
			3'd5: begin
				interface17_bank_bus_dat_r <= csrbank17_ev_enable0_w;
			end
		endcase
	end
	gpioin5_in_re <= csrbank17_in_re;
	if (csrbank17_mode0_re) begin
		gpioin5_gpioin5_mode_storage <= csrbank17_mode0_r;
	end
	gpioin5_gpioin5_mode_re <= csrbank17_mode0_re;
	if (csrbank17_edge0_re) begin
		gpioin5_gpioin5_edge_storage <= csrbank17_edge0_r;
	end
	gpioin5_gpioin5_edge_re <= csrbank17_edge0_re;
	gpioin5_status_re <= csrbank17_ev_status_re;
	if (csrbank17_ev_pending_re) begin
		gpioin5_pending_r <= csrbank17_ev_pending_r;
	end
	gpioin5_pending_re <= csrbank17_ev_pending_re;
	if (csrbank17_ev_enable0_re) begin
		gpioin5_enable_storage <= csrbank17_ev_enable0_r;
	end
	gpioin5_enable_re <= csrbank17_ev_enable0_re;
	interface18_bank_bus_dat_r <= 1'd0;
	if (csrbank18_sel) begin
		case (interface18_bank_bus_adr[8:0])
			1'd0: begin
				interface18_bank_bus_dat_r <= csrbank18_out0_w;
			end
		endcase
	end
	if (csrbank18_out0_re) begin
		user_irq_ena_storage[2:0] <= csrbank18_out0_r;
	end
	user_irq_ena_re <= csrbank18_out0_re;
	if (sys_rst) begin
		reset_storage <= 2'd0;
		reset_re <= 1'd0;
		scratch_storage <= 32'd305419896;
		scratch_re <= 1'd0;
		bus_errors_re <= 1'd0;
		bus_errors <= 32'd0;
		dff_bus_ack <= 1'd0;
		sram_bus_ack <= 1'd0;
		litespisdrphycore_storage <= 8'd1;
		litespisdrphycore_re <= 1'd0;
		litespisdrphycore_cnt <= 8'd0;
		litespisdrphycore_clk <= 1'd0;
		litespisdrphycore_posedge_reg <= 1'd0;
		litespisdrphycore_posedge_reg2 <= 1'd0;
		litespisdrphycore_count <= 4'd11;
		litespimmap_burst_cs <= 1'd0;
		litespimmap_count <= 9'd256;
		litespimmap_storage <= 8'd0;
		litespimmap_re <= 1'd0;
		master_cs_storage <= 1'd0;
		master_cs_re <= 1'd0;
		master_phyconfig_storage <= 24'd0;
		master_phyconfig_re <= 1'd0;
		master_status_re <= 1'd0;
		master_tx_fifo_source_valid <= 1'd0;
		master_tx_fifo_source_payload_data <= 32'd0;
		master_tx_fifo_source_payload_len <= 6'd0;
		master_tx_fifo_source_payload_width <= 4'd0;
		master_tx_fifo_source_payload_mask <= 8'd0;
		master_rx_fifo_source_valid <= 1'd0;
		master_rx_fifo_source_payload_data <= 32'd0;
		spi_clk <= 1'd0;
		spi_cs_n <= 1'd0;
		spi_mosi <= 1'd0;
		spi_master_miso <= 8'd0;
		spi_master_control_storage <= 16'd0;
		spi_master_control_re <= 1'd0;
		spi_master_status_re <= 1'd0;
		spi_master_mosi_re <= 1'd0;
		spi_master_miso_re <= 1'd0;
		spi_master_cs_storage <= 17'd1;
		spi_master_cs_re <= 1'd0;
		spi_master_loopback_storage <= 1'd0;
		spi_master_loopback_re <= 1'd0;
		spi_master_count <= 3'd0;
		spi_master_clk_divider1 <= 16'd0;
		spi_master_mosi_data <= 8'd0;
		spi_master_mosi_sel <= 3'd0;
		spi_master_miso_data <= 8'd0;
		spimaster_storage <= 16'd100;
		spimaster_re <= 1'd0;
		mprj_wb_iena_storage <= 1'd0;
		mprj_wb_iena_re <= 1'd0;
		debug_tx <= 1'd1;
		debug_tx_tick <= 1'd0;
		debug_rx_tick <= 1'd0;
		debug_rx_rx_d <= 1'd0;
		debug_incr <= 1'd0;
		debug_count <= 20'd1000000;
		debug_oeb_storage <= 1'd0;
		debug_oeb_re <= 1'd0;
		ser_tx <= 1'd1;
		uart_tx_tick <= 1'd0;
		uart_rx_tick <= 1'd0;
		uart_rx_rx_d <= 1'd0;
		uart_incr <= 1'd0;
		uart_count <= 20'd1000000;
		gpio_mode1_storage <= 1'd0;
		gpio_mode1_re <= 1'd0;
		gpio_mode0_storage <= 1'd0;
		gpio_mode0_re <= 1'd0;
		gpio_ien_storage <= 1'd0;
		gpio_ien_re <= 1'd0;
		gpio_oe_storage <= 1'd0;
		gpio_oe_re <= 1'd0;
		gpio_in_re <= 1'd0;
		gpio_out_storage <= 1'd0;
		gpio_out_re <= 1'd0;
		la_ien_storage <= 128'd0;
		la_ien_re <= 1'd0;
		la_oe_storage <= 128'd0;
		la_oe_re <= 1'd0;
		la_in_re <= 1'd0;
		la_out_storage <= 128'd0;
		la_out_re <= 1'd0;
		qspi_enabled_storage <= 1'd0;
		qspi_enabled_re <= 1'd0;
		uart_enabled_storage <= 1'd0;
		uart_enabled_re <= 1'd0;
		spi_enabled_storage <= 1'd0;
		spi_enabled_re <= 1'd0;
		debug_mode_storage <= 1'd0;
		debug_mode_re <= 1'd0;
		user_irq_ena_storage <= 3'd0;
		user_irq_ena_re <= 1'd0;
		gpioin0_in_re <= 1'd0;
		gpioin0_gpioin0_mode_storage <= 1'd0;
		gpioin0_gpioin0_mode_re <= 1'd0;
		gpioin0_gpioin0_edge_storage <= 1'd0;
		gpioin0_gpioin0_edge_re <= 1'd0;
		gpioin0_gpioin0_in_pads_n_d <= 1'd0;
		gpioin0_gpioin0_pending <= 1'd0;
		gpioin0_gpioin0_trigger_d <= 1'd0;
		gpioin1_in_re <= 1'd0;
		gpioin1_gpioin1_mode_storage <= 1'd0;
		gpioin1_gpioin1_mode_re <= 1'd0;
		gpioin1_gpioin1_edge_storage <= 1'd0;
		gpioin1_gpioin1_edge_re <= 1'd0;
		gpioin1_gpioin1_in_pads_n_d <= 1'd0;
		gpioin1_gpioin1_pending <= 1'd0;
		gpioin1_gpioin1_trigger_d <= 1'd0;
		gpioin2_in_re <= 1'd0;
		gpioin2_gpioin2_mode_storage <= 1'd0;
		gpioin2_gpioin2_mode_re <= 1'd0;
		gpioin2_gpioin2_edge_storage <= 1'd0;
		gpioin2_gpioin2_edge_re <= 1'd0;
		gpioin2_gpioin2_in_pads_n_d <= 1'd0;
		gpioin2_gpioin2_pending <= 1'd0;
		gpioin2_gpioin2_trigger_d <= 1'd0;
		gpioin3_in_re <= 1'd0;
		gpioin3_gpioin3_mode_storage <= 1'd0;
		gpioin3_gpioin3_mode_re <= 1'd0;
		gpioin3_gpioin3_edge_storage <= 1'd0;
		gpioin3_gpioin3_edge_re <= 1'd0;
		gpioin3_gpioin3_in_pads_n_d <= 1'd0;
		gpioin3_gpioin3_pending <= 1'd0;
		gpioin3_gpioin3_trigger_d <= 1'd0;
		gpioin4_in_re <= 1'd0;
		gpioin4_gpioin4_mode_storage <= 1'd0;
		gpioin4_gpioin4_mode_re <= 1'd0;
		gpioin4_gpioin4_edge_storage <= 1'd0;
		gpioin4_gpioin4_edge_re <= 1'd0;
		gpioin4_gpioin4_in_pads_n_d <= 1'd0;
		gpioin4_gpioin4_pending <= 1'd0;
		gpioin4_gpioin4_trigger_d <= 1'd0;
		gpioin5_in_re <= 1'd0;
		gpioin5_gpioin5_mode_storage <= 1'd0;
		gpioin5_gpioin5_mode_re <= 1'd0;
		gpioin5_gpioin5_edge_storage <= 1'd0;
		gpioin5_gpioin5_edge_re <= 1'd0;
		gpioin5_gpioin5_in_pads_n_d <= 1'd0;
		gpioin5_gpioin5_pending <= 1'd0;
		gpioin5_gpioin5_trigger_d <= 1'd0;
		litespiphy_state <= 2'd0;
		litespi_grant <= 1'd0;
		litespi_state <= 4'd0;
		spimaster_state <= 2'd0;
		uartwishbonebridge0_rs232phytx0_state <= 1'd0;
		uartwishbonebridge0_rs232phyrx0_state <= 1'd0;
		uartwishbonebridge0_state <= 3'd0;
		uartwishbonebridge1_rs232phytx1_state <= 1'd0;
		uartwishbonebridge1_rs232phyrx1_state <= 1'd0;
		uartwishbonebridge1_state <= 3'd0;
		gpioin0_status_re <= 1'd0;
		gpioin0_pending_re <= 1'd0;
		gpioin0_pending_r <= 1'd0;
		gpioin0_enable_storage <= 1'd0;
		gpioin0_enable_re <= 1'd0;
		gpioin1_status_re <= 1'd0;
		gpioin1_pending_re <= 1'd0;
		gpioin1_pending_r <= 1'd0;
		gpioin1_enable_storage <= 1'd0;
		gpioin1_enable_re <= 1'd0;
		gpioin2_status_re <= 1'd0;
		gpioin2_pending_re <= 1'd0;
		gpioin2_pending_r <= 1'd0;
		gpioin2_enable_storage <= 1'd0;
		gpioin2_enable_re <= 1'd0;
		gpioin3_status_re <= 1'd0;
		gpioin3_pending_re <= 1'd0;
		gpioin3_pending_r <= 1'd0;
		gpioin3_enable_storage <= 1'd0;
		gpioin3_enable_re <= 1'd0;
		gpioin4_status_re <= 1'd0;
		gpioin4_pending_re <= 1'd0;
		gpioin4_pending_r <= 1'd0;
		gpioin4_enable_storage <= 1'd0;
		gpioin4_enable_re <= 1'd0;
		gpioin5_status_re <= 1'd0;
		gpioin5_pending_re <= 1'd0;
		gpioin5_pending_r <= 1'd0;
		gpioin5_enable_storage <= 1'd0;
		gpioin5_enable_re <= 1'd0;
		grant <= 1'd0;
		slave_sel_r <= 6'd0;
		count <= 20'd1000000;
		state <= 1'd0;
	end
	multiregimpl0_regs0 <= debug_rx;
	multiregimpl0_regs1 <= multiregimpl0_regs0;
	multiregimpl1_regs0 <= ser_rx;
	multiregimpl1_regs1 <= multiregimpl1_regs0;
	multiregimpl2_regs0 <= gpio_in_pad;
	multiregimpl2_regs1 <= multiregimpl2_regs0;
	multiregimpl3_regs0 <= la_input[0];
	multiregimpl3_regs1 <= multiregimpl3_regs0;
	multiregimpl4_regs0 <= la_input[1];
	multiregimpl4_regs1 <= multiregimpl4_regs0;
	multiregimpl5_regs0 <= la_input[2];
	multiregimpl5_regs1 <= multiregimpl5_regs0;
	multiregimpl6_regs0 <= la_input[3];
	multiregimpl6_regs1 <= multiregimpl6_regs0;
	multiregimpl7_regs0 <= la_input[4];
	multiregimpl7_regs1 <= multiregimpl7_regs0;
	multiregimpl8_regs0 <= la_input[5];
	multiregimpl8_regs1 <= multiregimpl8_regs0;
	multiregimpl9_regs0 <= la_input[6];
	multiregimpl9_regs1 <= multiregimpl9_regs0;
	multiregimpl10_regs0 <= la_input[7];
	multiregimpl10_regs1 <= multiregimpl10_regs0;
	multiregimpl11_regs0 <= la_input[8];
	multiregimpl11_regs1 <= multiregimpl11_regs0;
	multiregimpl12_regs0 <= la_input[9];
	multiregimpl12_regs1 <= multiregimpl12_regs0;
	multiregimpl13_regs0 <= la_input[10];
	multiregimpl13_regs1 <= multiregimpl13_regs0;
	multiregimpl14_regs0 <= la_input[11];
	multiregimpl14_regs1 <= multiregimpl14_regs0;
	multiregimpl15_regs0 <= la_input[12];
	multiregimpl15_regs1 <= multiregimpl15_regs0;
	multiregimpl16_regs0 <= la_input[13];
	multiregimpl16_regs1 <= multiregimpl16_regs0;
	multiregimpl17_regs0 <= la_input[14];
	multiregimpl17_regs1 <= multiregimpl17_regs0;
	multiregimpl18_regs0 <= la_input[15];
	multiregimpl18_regs1 <= multiregimpl18_regs0;
	multiregimpl19_regs0 <= la_input[16];
	multiregimpl19_regs1 <= multiregimpl19_regs0;
	multiregimpl20_regs0 <= la_input[17];
	multiregimpl20_regs1 <= multiregimpl20_regs0;
	multiregimpl21_regs0 <= la_input[18];
	multiregimpl21_regs1 <= multiregimpl21_regs0;
	multiregimpl22_regs0 <= la_input[19];
	multiregimpl22_regs1 <= multiregimpl22_regs0;
	multiregimpl23_regs0 <= la_input[20];
	multiregimpl23_regs1 <= multiregimpl23_regs0;
	multiregimpl24_regs0 <= la_input[21];
	multiregimpl24_regs1 <= multiregimpl24_regs0;
	multiregimpl25_regs0 <= la_input[22];
	multiregimpl25_regs1 <= multiregimpl25_regs0;
	multiregimpl26_regs0 <= la_input[23];
	multiregimpl26_regs1 <= multiregimpl26_regs0;
	multiregimpl27_regs0 <= la_input[24];
	multiregimpl27_regs1 <= multiregimpl27_regs0;
	multiregimpl28_regs0 <= la_input[25];
	multiregimpl28_regs1 <= multiregimpl28_regs0;
	multiregimpl29_regs0 <= la_input[26];
	multiregimpl29_regs1 <= multiregimpl29_regs0;
	multiregimpl30_regs0 <= la_input[27];
	multiregimpl30_regs1 <= multiregimpl30_regs0;
	multiregimpl31_regs0 <= la_input[28];
	multiregimpl31_regs1 <= multiregimpl31_regs0;
	multiregimpl32_regs0 <= la_input[29];
	multiregimpl32_regs1 <= multiregimpl32_regs0;
	multiregimpl33_regs0 <= la_input[30];
	multiregimpl33_regs1 <= multiregimpl33_regs0;
	multiregimpl34_regs0 <= la_input[31];
	multiregimpl34_regs1 <= multiregimpl34_regs0;
	multiregimpl35_regs0 <= la_input[32];
	multiregimpl35_regs1 <= multiregimpl35_regs0;
	multiregimpl36_regs0 <= la_input[33];
	multiregimpl36_regs1 <= multiregimpl36_regs0;
	multiregimpl37_regs0 <= la_input[34];
	multiregimpl37_regs1 <= multiregimpl37_regs0;
	multiregimpl38_regs0 <= la_input[35];
	multiregimpl38_regs1 <= multiregimpl38_regs0;
	multiregimpl39_regs0 <= la_input[36];
	multiregimpl39_regs1 <= multiregimpl39_regs0;
	multiregimpl40_regs0 <= la_input[37];
	multiregimpl40_regs1 <= multiregimpl40_regs0;
	multiregimpl41_regs0 <= la_input[38];
	multiregimpl41_regs1 <= multiregimpl41_regs0;
	multiregimpl42_regs0 <= la_input[39];
	multiregimpl42_regs1 <= multiregimpl42_regs0;
	multiregimpl43_regs0 <= la_input[40];
	multiregimpl43_regs1 <= multiregimpl43_regs0;
	multiregimpl44_regs0 <= la_input[41];
	multiregimpl44_regs1 <= multiregimpl44_regs0;
	multiregimpl45_regs0 <= la_input[42];
	multiregimpl45_regs1 <= multiregimpl45_regs0;
	multiregimpl46_regs0 <= la_input[43];
	multiregimpl46_regs1 <= multiregimpl46_regs0;
	multiregimpl47_regs0 <= la_input[44];
	multiregimpl47_regs1 <= multiregimpl47_regs0;
	multiregimpl48_regs0 <= la_input[45];
	multiregimpl48_regs1 <= multiregimpl48_regs0;
	multiregimpl49_regs0 <= la_input[46];
	multiregimpl49_regs1 <= multiregimpl49_regs0;
	multiregimpl50_regs0 <= la_input[47];
	multiregimpl50_regs1 <= multiregimpl50_regs0;
	multiregimpl51_regs0 <= la_input[48];
	multiregimpl51_regs1 <= multiregimpl51_regs0;
	multiregimpl52_regs0 <= la_input[49];
	multiregimpl52_regs1 <= multiregimpl52_regs0;
	multiregimpl53_regs0 <= la_input[50];
	multiregimpl53_regs1 <= multiregimpl53_regs0;
	multiregimpl54_regs0 <= la_input[51];
	multiregimpl54_regs1 <= multiregimpl54_regs0;
	multiregimpl55_regs0 <= la_input[52];
	multiregimpl55_regs1 <= multiregimpl55_regs0;
	multiregimpl56_regs0 <= la_input[53];
	multiregimpl56_regs1 <= multiregimpl56_regs0;
	multiregimpl57_regs0 <= la_input[54];
	multiregimpl57_regs1 <= multiregimpl57_regs0;
	multiregimpl58_regs0 <= la_input[55];
	multiregimpl58_regs1 <= multiregimpl58_regs0;
	multiregimpl59_regs0 <= la_input[56];
	multiregimpl59_regs1 <= multiregimpl59_regs0;
	multiregimpl60_regs0 <= la_input[57];
	multiregimpl60_regs1 <= multiregimpl60_regs0;
	multiregimpl61_regs0 <= la_input[58];
	multiregimpl61_regs1 <= multiregimpl61_regs0;
	multiregimpl62_regs0 <= la_input[59];
	multiregimpl62_regs1 <= multiregimpl62_regs0;
	multiregimpl63_regs0 <= la_input[60];
	multiregimpl63_regs1 <= multiregimpl63_regs0;
	multiregimpl64_regs0 <= la_input[61];
	multiregimpl64_regs1 <= multiregimpl64_regs0;
	multiregimpl65_regs0 <= la_input[62];
	multiregimpl65_regs1 <= multiregimpl65_regs0;
	multiregimpl66_regs0 <= la_input[63];
	multiregimpl66_regs1 <= multiregimpl66_regs0;
	multiregimpl67_regs0 <= la_input[64];
	multiregimpl67_regs1 <= multiregimpl67_regs0;
	multiregimpl68_regs0 <= la_input[65];
	multiregimpl68_regs1 <= multiregimpl68_regs0;
	multiregimpl69_regs0 <= la_input[66];
	multiregimpl69_regs1 <= multiregimpl69_regs0;
	multiregimpl70_regs0 <= la_input[67];
	multiregimpl70_regs1 <= multiregimpl70_regs0;
	multiregimpl71_regs0 <= la_input[68];
	multiregimpl71_regs1 <= multiregimpl71_regs0;
	multiregimpl72_regs0 <= la_input[69];
	multiregimpl72_regs1 <= multiregimpl72_regs0;
	multiregimpl73_regs0 <= la_input[70];
	multiregimpl73_regs1 <= multiregimpl73_regs0;
	multiregimpl74_regs0 <= la_input[71];
	multiregimpl74_regs1 <= multiregimpl74_regs0;
	multiregimpl75_regs0 <= la_input[72];
	multiregimpl75_regs1 <= multiregimpl75_regs0;
	multiregimpl76_regs0 <= la_input[73];
	multiregimpl76_regs1 <= multiregimpl76_regs0;
	multiregimpl77_regs0 <= la_input[74];
	multiregimpl77_regs1 <= multiregimpl77_regs0;
	multiregimpl78_regs0 <= la_input[75];
	multiregimpl78_regs1 <= multiregimpl78_regs0;
	multiregimpl79_regs0 <= la_input[76];
	multiregimpl79_regs1 <= multiregimpl79_regs0;
	multiregimpl80_regs0 <= la_input[77];
	multiregimpl80_regs1 <= multiregimpl80_regs0;
	multiregimpl81_regs0 <= la_input[78];
	multiregimpl81_regs1 <= multiregimpl81_regs0;
	multiregimpl82_regs0 <= la_input[79];
	multiregimpl82_regs1 <= multiregimpl82_regs0;
	multiregimpl83_regs0 <= la_input[80];
	multiregimpl83_regs1 <= multiregimpl83_regs0;
	multiregimpl84_regs0 <= la_input[81];
	multiregimpl84_regs1 <= multiregimpl84_regs0;
	multiregimpl85_regs0 <= la_input[82];
	multiregimpl85_regs1 <= multiregimpl85_regs0;
	multiregimpl86_regs0 <= la_input[83];
	multiregimpl86_regs1 <= multiregimpl86_regs0;
	multiregimpl87_regs0 <= la_input[84];
	multiregimpl87_regs1 <= multiregimpl87_regs0;
	multiregimpl88_regs0 <= la_input[85];
	multiregimpl88_regs1 <= multiregimpl88_regs0;
	multiregimpl89_regs0 <= la_input[86];
	multiregimpl89_regs1 <= multiregimpl89_regs0;
	multiregimpl90_regs0 <= la_input[87];
	multiregimpl90_regs1 <= multiregimpl90_regs0;
	multiregimpl91_regs0 <= la_input[88];
	multiregimpl91_regs1 <= multiregimpl91_regs0;
	multiregimpl92_regs0 <= la_input[89];
	multiregimpl92_regs1 <= multiregimpl92_regs0;
	multiregimpl93_regs0 <= la_input[90];
	multiregimpl93_regs1 <= multiregimpl93_regs0;
	multiregimpl94_regs0 <= la_input[91];
	multiregimpl94_regs1 <= multiregimpl94_regs0;
	multiregimpl95_regs0 <= la_input[92];
	multiregimpl95_regs1 <= multiregimpl95_regs0;
	multiregimpl96_regs0 <= la_input[93];
	multiregimpl96_regs1 <= multiregimpl96_regs0;
	multiregimpl97_regs0 <= la_input[94];
	multiregimpl97_regs1 <= multiregimpl97_regs0;
	multiregimpl98_regs0 <= la_input[95];
	multiregimpl98_regs1 <= multiregimpl98_regs0;
	multiregimpl99_regs0 <= la_input[96];
	multiregimpl99_regs1 <= multiregimpl99_regs0;
	multiregimpl100_regs0 <= la_input[97];
	multiregimpl100_regs1 <= multiregimpl100_regs0;
	multiregimpl101_regs0 <= la_input[98];
	multiregimpl101_regs1 <= multiregimpl101_regs0;
	multiregimpl102_regs0 <= la_input[99];
	multiregimpl102_regs1 <= multiregimpl102_regs0;
	multiregimpl103_regs0 <= la_input[100];
	multiregimpl103_regs1 <= multiregimpl103_regs0;
	multiregimpl104_regs0 <= la_input[101];
	multiregimpl104_regs1 <= multiregimpl104_regs0;
	multiregimpl105_regs0 <= la_input[102];
	multiregimpl105_regs1 <= multiregimpl105_regs0;
	multiregimpl106_regs0 <= la_input[103];
	multiregimpl106_regs1 <= multiregimpl106_regs0;
	multiregimpl107_regs0 <= la_input[104];
	multiregimpl107_regs1 <= multiregimpl107_regs0;
	multiregimpl108_regs0 <= la_input[105];
	multiregimpl108_regs1 <= multiregimpl108_regs0;
	multiregimpl109_regs0 <= la_input[106];
	multiregimpl109_regs1 <= multiregimpl109_regs0;
	multiregimpl110_regs0 <= la_input[107];
	multiregimpl110_regs1 <= multiregimpl110_regs0;
	multiregimpl111_regs0 <= la_input[108];
	multiregimpl111_regs1 <= multiregimpl111_regs0;
	multiregimpl112_regs0 <= la_input[109];
	multiregimpl112_regs1 <= multiregimpl112_regs0;
	multiregimpl113_regs0 <= la_input[110];
	multiregimpl113_regs1 <= multiregimpl113_regs0;
	multiregimpl114_regs0 <= la_input[111];
	multiregimpl114_regs1 <= multiregimpl114_regs0;
	multiregimpl115_regs0 <= la_input[112];
	multiregimpl115_regs1 <= multiregimpl115_regs0;
	multiregimpl116_regs0 <= la_input[113];
	multiregimpl116_regs1 <= multiregimpl116_regs0;
	multiregimpl117_regs0 <= la_input[114];
	multiregimpl117_regs1 <= multiregimpl117_regs0;
	multiregimpl118_regs0 <= la_input[115];
	multiregimpl118_regs1 <= multiregimpl118_regs0;
	multiregimpl119_regs0 <= la_input[116];
	multiregimpl119_regs1 <= multiregimpl119_regs0;
	multiregimpl120_regs0 <= la_input[117];
	multiregimpl120_regs1 <= multiregimpl120_regs0;
	multiregimpl121_regs0 <= la_input[118];
	multiregimpl121_regs1 <= multiregimpl121_regs0;
	multiregimpl122_regs0 <= la_input[119];
	multiregimpl122_regs1 <= multiregimpl122_regs0;
	multiregimpl123_regs0 <= la_input[120];
	multiregimpl123_regs1 <= multiregimpl123_regs0;
	multiregimpl124_regs0 <= la_input[121];
	multiregimpl124_regs1 <= multiregimpl124_regs0;
	multiregimpl125_regs0 <= la_input[122];
	multiregimpl125_regs1 <= multiregimpl125_regs0;
	multiregimpl126_regs0 <= la_input[123];
	multiregimpl126_regs1 <= multiregimpl126_regs0;
	multiregimpl127_regs0 <= la_input[124];
	multiregimpl127_regs1 <= multiregimpl127_regs0;
	multiregimpl128_regs0 <= la_input[125];
	multiregimpl128_regs1 <= multiregimpl128_regs0;
	multiregimpl129_regs0 <= la_input[126];
	multiregimpl129_regs1 <= multiregimpl129_regs0;
	multiregimpl130_regs0 <= la_input[127];
	multiregimpl130_regs1 <= multiregimpl130_regs0;
	multiregimpl131_regs0 <= user_irq[0];
	multiregimpl131_regs1 <= multiregimpl131_regs0;
	multiregimpl132_regs0 <= user_irq[1];
	multiregimpl132_regs1 <= multiregimpl132_regs0;
	multiregimpl133_regs0 <= user_irq[2];
	multiregimpl133_regs1 <= multiregimpl133_regs0;
	multiregimpl134_regs0 <= user_irq[3];
	multiregimpl134_regs1 <= multiregimpl134_regs0;
	multiregimpl135_regs0 <= user_irq[4];
	multiregimpl135_regs1 <= multiregimpl135_regs0;
	multiregimpl136_regs0 <= user_irq[5];
	multiregimpl136_regs1 <= multiregimpl136_regs0;
end

sky130_sram_2kbyte_1rw1r_32x512_8 sky130_sram_2kbyte_1rw1r_32x512_8(
	.addr0(sram_bus_adr[8:0]),
	.addr1(sram_adr1),
	.clk0(sys_clk),
	.clk1(sram_clk1),
	.csb0(sram_cs_b),
	.csb1(sram_cs_b1),
	.din0(sram_datain),
	.web0(sram_wren_b),
	.wmask0(sram_maskwren),
	.dout0(sram_dataout),
	.dout1(sram_dataout1)
);

picorv32 #(
	.CATCH_ILLINSN(1'd1),
	.CATCH_MISALIGN(1'd0),
	.ENABLE_COUNTERS(1'd0),
	.ENABLE_COUNTERS64(1'd0),
	.ENABLE_DIV(1'd0),
	.ENABLE_FAST_MUL(1'd0),
	.ENABLE_IRQ(1'd1),
	.ENABLE_IRQ_QREGS(1'd1),
	.ENABLE_IRQ_TIMER(1'd0),
	.ENABLE_MUL(1'd0),
	.ENABLE_PCPI(1'd0),
	.ENABLE_REGS_16_31(1'd1),
	.ENABLE_REGS_DUALPORT(1'd1),
	.ENABLE_TRACE(1'd0),
	.LATCHED_IRQ(32'd4294967295),
	.LATCHED_MEM_RDATA(1'd0),
	.MASKED_IRQ(1'd0),
	.PROGADDR_IRQ(29'd268435472),
	.PROGADDR_RESET(29'd268435456),
	.STACKADDR(32'd4294967295),
	.TWO_CYCLE_ALU(1'd0),
	.TWO_CYCLE_COMPARE(1'd0),
	.TWO_STAGE_SHIFT(1'd0)
) picorv32 (
	.clk(sys_clk),
	.irq(picorv32_interrupt),
	.mem_rdata(picorv32_mem_rdata),
	.mem_ready(picorv32_mem_ready),
	.pcpi_rd(1'd0),
	.pcpi_ready(1'd0),
	.pcpi_wait(1'd0),
	.pcpi_wr(1'd0),
	.resetn((~(sys_rst | picorv32_reset))),
	.eoi(picorv329),
	.mem_addr(picorv32_mem_addr),
	.mem_instr(picorv32_mem_instr),
	.mem_la_addr(picorv322),
	.mem_la_read(picorv320),
	.mem_la_wdata(picorv323),
	.mem_la_write(picorv321),
	.mem_la_wstrb(picorv324),
	.mem_valid(picorv32_mem_valid),
	.mem_wdata(picorv32_mem_wdata),
	.mem_wstrb(picorv32_mem_wstrb),
	.pcpi_insn(picorv326),
	.pcpi_rs1(picorv327),
	.pcpi_rs2(picorv328),
	.pcpi_valid(picorv325),
	.trap(picorv32_trap)
);

endmodule
