m255
K3
13
cModel Technology
Z0 dE:\Coding\Verilog\CYCS_LogicDesignLab\LAB6
vALU
Z1 I5I3LEffXGV_gH=SUBOVKc1
Z2 V`aiDJ[4UWOj=D@VaLNV8b0
Z3 dE:\Coding\Verilog\CYCS_LogicDesignLab\LAB6
Z4 w1732778713
Z5 8E:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/ALU.v
Z6 FE:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/ALU.v
L0 1
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
Z9 n@a@l@u
!i10b 1
Z10 !s100 P4IMk@ek69mL`<1RmFV8Q3
!s85 0
Z11 !s108 1732778972.040000
Z12 !s107 E:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/ALU.v|
Z13 !s90 -reportprogress|300|-work|work|E:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/ALU.v|
!s101 -O0
vTB
!i10b 1
!s100 zfi9P]fC;::c3UFfITXT_1
I:I^CkEY]RYzGlDZ^oodeX1
Vc<=32996OT2f`M7E_UhYX1
R3
w1732778916
8E:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/TB.v
FE:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/TB.v
L0 3
R7
r1
!s85 0
31
!s108 1732778972.101000
!s107 E:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/TB.v|
!s90 -reportprogress|300|-work|work|E:/Coding/Verilog/CYCS_LogicDesignLab/LAB6/TB.v|
!s101 -O0
R8
n@t@b
