INFO-FLOW: Workspace /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0 opened at Wed Aug 06 19:44:34 -03 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 0.46 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute       ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     source data/base_directives/aes.tcl 
Execute       set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label0 
Execute       set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label1 
Execute       set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label2 
Execute       set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label3 
Execute       set_directive_pipeline -off MixColumn_AddRoundKey/MixColumn_AddRoundKey_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off MixColumn_AddRoundKey/MixColumn_AddRoundKey_label0 
Execute       set_directive_pipeline -off MixColumn_AddRoundKey/MixColumn_AddRoundKey_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off MixColumn_AddRoundKey/MixColumn_AddRoundKey_label1 
Execute       set_directive_pipeline -off AddRoundKey/AddRoundKey_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off AddRoundKey/AddRoundKey_label0 
Execute       set_directive_pipeline -off KeySchedule/KeySchedule_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off KeySchedule/KeySchedule_label4 
Execute       set_directive_pipeline -off KeySchedule/KeySchedule_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off KeySchedule/KeySchedule_label5 
Execute       set_directive_pipeline -off KeySchedule/KeySchedule_label6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off KeySchedule/KeySchedule_label6 
Execute       set_directive_pipeline -off KeySchedule/KeySchedule_label7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off KeySchedule/KeySchedule_label7 
Execute       set_directive_pipeline -off KeySchedule/KeySchedule_label8 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off KeySchedule/KeySchedule_label8 
Execute       set_directive_pipeline -off KeySchedule/KeySchedule_label9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off KeySchedule/KeySchedule_label9 
Execute       set_directive_pipeline -off encrypt/encrypt_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off encrypt/encrypt_label1 
Execute       set_directive_pipeline -off decrypt/decrypt_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off decrypt/decrypt_label4 
Execute       set_directive_pipeline -off aes_main 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off aes_main 
Execute       set_directive_pipeline -off MixColumn_AddRoundKey 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off MixColumn_AddRoundKey 
Execute       set_directive_pipeline -off AddRoundKey_InversMixColumn 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off AddRoundKey_InversMixColumn 
Execute       set_directive_pipeline -off encrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off encrypt 
Execute       set_directive_pipeline -off decrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off decrypt 
Execute       set_directive_pipeline -off KeySchedule 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off KeySchedule 
Execute       set_directive_pipeline -off AddRoundKey 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off AddRoundKey 
Execute       set_directive_loop_flatten -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off AddRoundKey_InversMixColumn/AddRoundKey_InversMixColumn_label1 
Execute       set_directive_loop_flatten -off KeySchedule/KeySchedule_label5 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off KeySchedule/KeySchedule_label5 
Execute       set_directive_loop_flatten -off KeySchedule/KeySchedule_label6 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off KeySchedule/KeySchedule_label6 
Execute       set_directive_loop_flatten -off KeySchedule/KeySchedule_label7 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off KeySchedule/KeySchedule_label7 
Execute       set_directive_loop_flatten -off KeySchedule/KeySchedule_label8 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off KeySchedule/KeySchedule_label8 
Execute       set_directive_loop_flatten -off KeySchedule/KeySchedule_label9 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off KeySchedule/KeySchedule_label9 
Execute       set_directive_inline -off MixColumn_AddRoundKey 
INFO: [HLS 200-1510] Running: set_directive_inline -off MixColumn_AddRoundKey 
Execute       set_directive_inline -off AddRoundKey_InversMixColumn 
INFO: [HLS 200-1510] Running: set_directive_inline -off AddRoundKey_InversMixColumn 
Execute       set_directive_inline -off encrypt 
INFO: [HLS 200-1510] Running: set_directive_inline -off encrypt 
Execute       set_directive_inline -off decrypt 
INFO: [HLS 200-1510] Running: set_directive_inline -off decrypt 
Execute       set_directive_inline -off KeySchedule 
INFO: [HLS 200-1510] Running: set_directive_inline -off KeySchedule 
Execute       set_directive_inline -off AddRoundKey 
INFO: [HLS 200-1510] Running: set_directive_inline -off AddRoundKey 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 233.312 MB.
Execute         set_directive_top aes_main -name=aes_main 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/aes/aes_dec.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/aes/aes_dec.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/aes/aes_dec.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/aes/aes_enc.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/aes/aes_enc.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/aes/aes_enc.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/aes/aes_key.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/aes/aes_key.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/aes/aes_key.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/aes/aes.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/aes/aes.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/aes/aes.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.66 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.36 seconds; current allocated memory: 236.074 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc -args  "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.g.bc" "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.g.bc" "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.g.bc" "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_dec.g.bc /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_enc.g.bc /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_key.g.bc /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes.g.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.1.lower.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.1.lower.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.2.m1.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.2.m1.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.06 sec.
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.3.fpc.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=aes_main -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=aes_main -reflow-float-conversion -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.3.fpc.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.45 sec.
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.4.m2.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.4.m2.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.5.gdce.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=aes_main 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.5.gdce.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=aes_main -mllvm -hls-db-dir -mllvm /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.5.gdce.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,165 Compile/Link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,165 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,969 Unroll/Inline (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,969 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,334 Unroll/Inline (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,334 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,289 Unroll/Inline (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,289 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,267 Unroll/Inline (step 4) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,267 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Array/Struct (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Array/Struct (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Array/Struct (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Array/Struct (step 4) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Array/Struct (step 5) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Performance (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Performance (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,271 Performance (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,271 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,275 HW Transforms (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,275 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,364 HW Transforms (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,364 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth_design_size.rpt
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.91 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.66 seconds; current allocated memory: 237.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.574 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top aes_main -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.0.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.1.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.2.prechk.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.246 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.g.1.bc to /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.o.1.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning small array 'temp' (data/benchmarks/aes/aes_key.c:501) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp' (data/benchmarks/aes/aes_key.c:501) in dimension 1 completely.
Command           transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.o.1.tmp.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (data/benchmarks/aes/aes_key.c:566:9) to (data/benchmarks/aes/aes_key.c:592:9) in function 'KeySchedule'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumn_AddRoundKey' (data/benchmarks/aes/aes_key.c:320:5)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AddRoundKey_InversMixColumn' (data/benchmarks/aes/aes_key.c:23:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 262.543 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.o.2.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 334.035 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.44 sec.
Command       elaborate done; 8.47 sec.
Execute       ap_eval exec zip -j /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'aes_main' ...
Execute         ap_set_top_model aes_main 
Execute         get_model_list aes_main -filter all-wo-channel -topdown 
Execute         preproc_iomode -model aes_main 
Execute         preproc_iomode -model decrypt 
Execute         preproc_iomode -model AddRoundKey_InversMixColumn 
Execute         preproc_iomode -model InversShiftRow_ByteSub 
Execute         preproc_iomode -model encrypt 
Execute         preproc_iomode -model MixColumn_AddRoundKey 
Execute         preproc_iomode -model ByteSub_ShiftRow 
Execute         preproc_iomode -model AddRoundKey 
Execute         preproc_iomode -model KeySchedule 
Execute         get_model_list aes_main -filter all-wo-channel 
INFO-FLOW: Model list for configure: KeySchedule AddRoundKey ByteSub_ShiftRow MixColumn_AddRoundKey encrypt InversShiftRow_ByteSub AddRoundKey_InversMixColumn decrypt aes_main
INFO-FLOW: Configuring Module : KeySchedule ...
Execute         set_default_model KeySchedule 
Execute         apply_spec_resource_limit KeySchedule 
INFO-FLOW: Configuring Module : AddRoundKey ...
Execute         set_default_model AddRoundKey 
Execute         apply_spec_resource_limit AddRoundKey 
INFO-FLOW: Configuring Module : ByteSub_ShiftRow ...
Execute         set_default_model ByteSub_ShiftRow 
Execute         apply_spec_resource_limit ByteSub_ShiftRow 
INFO-FLOW: Configuring Module : MixColumn_AddRoundKey ...
Execute         set_default_model MixColumn_AddRoundKey 
Execute         apply_spec_resource_limit MixColumn_AddRoundKey 
INFO-FLOW: Configuring Module : encrypt ...
Execute         set_default_model encrypt 
Execute         apply_spec_resource_limit encrypt 
INFO-FLOW: Configuring Module : InversShiftRow_ByteSub ...
Execute         set_default_model InversShiftRow_ByteSub 
Execute         apply_spec_resource_limit InversShiftRow_ByteSub 
INFO-FLOW: Configuring Module : AddRoundKey_InversMixColumn ...
Execute         set_default_model AddRoundKey_InversMixColumn 
Execute         apply_spec_resource_limit AddRoundKey_InversMixColumn 
INFO-FLOW: Configuring Module : decrypt ...
Execute         set_default_model decrypt 
Execute         apply_spec_resource_limit decrypt 
INFO-FLOW: Configuring Module : aes_main ...
Execute         set_default_model aes_main 
Execute         apply_spec_resource_limit aes_main 
INFO-FLOW: Model list for preprocess: KeySchedule AddRoundKey ByteSub_ShiftRow MixColumn_AddRoundKey encrypt InversShiftRow_ByteSub AddRoundKey_InversMixColumn decrypt aes_main
INFO-FLOW: Preprocessing Module: KeySchedule ...
Execute         set_default_model KeySchedule 
Execute         cdfg_preprocess -model KeySchedule 
Execute         rtl_gen_preprocess KeySchedule 
INFO-FLOW: Preprocessing Module: AddRoundKey ...
Execute         set_default_model AddRoundKey 
Execute         cdfg_preprocess -model AddRoundKey 
Execute         rtl_gen_preprocess AddRoundKey 
INFO-FLOW: Preprocessing Module: ByteSub_ShiftRow ...
Execute         set_default_model ByteSub_ShiftRow 
Execute         cdfg_preprocess -model ByteSub_ShiftRow 
Execute         rtl_gen_preprocess ByteSub_ShiftRow 
INFO-FLOW: Preprocessing Module: MixColumn_AddRoundKey ...
Execute         set_default_model MixColumn_AddRoundKey 
Execute         cdfg_preprocess -model MixColumn_AddRoundKey 
Execute         rtl_gen_preprocess MixColumn_AddRoundKey 
INFO-FLOW: Preprocessing Module: encrypt ...
Execute         set_default_model encrypt 
Execute         cdfg_preprocess -model encrypt 
Execute         rtl_gen_preprocess encrypt 
INFO-FLOW: Preprocessing Module: InversShiftRow_ByteSub ...
Execute         set_default_model InversShiftRow_ByteSub 
Execute         cdfg_preprocess -model InversShiftRow_ByteSub 
Execute         rtl_gen_preprocess InversShiftRow_ByteSub 
INFO-FLOW: Preprocessing Module: AddRoundKey_InversMixColumn ...
Execute         set_default_model AddRoundKey_InversMixColumn 
Execute         cdfg_preprocess -model AddRoundKey_InversMixColumn 
Execute         rtl_gen_preprocess AddRoundKey_InversMixColumn 
INFO-FLOW: Preprocessing Module: decrypt ...
Execute         set_default_model decrypt 
Execute         cdfg_preprocess -model decrypt 
Execute         rtl_gen_preprocess decrypt 
INFO-FLOW: Preprocessing Module: aes_main ...
Execute         set_default_model aes_main 
Execute         cdfg_preprocess -model aes_main 
Execute         rtl_gen_preprocess aes_main 
INFO-FLOW: Model list for synthesis: KeySchedule AddRoundKey ByteSub_ShiftRow MixColumn_AddRoundKey encrypt InversShiftRow_ByteSub AddRoundKey_InversMixColumn decrypt aes_main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeySchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model KeySchedule 
Execute         schedule -model KeySchedule 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 336.930 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.sched.adb -f 
INFO-FLOW: Finish scheduling KeySchedule.
Execute         set_default_model KeySchedule 
Execute         bind -model KeySchedule 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 336.930 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.bind.adb -f 
INFO-FLOW: Finish binding KeySchedule.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AddRoundKey 
Execute         schedule -model AddRoundKey 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 337.137 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.sched.adb -f 
INFO-FLOW: Finish scheduling AddRoundKey.
Execute         set_default_model AddRoundKey 
Execute         bind -model AddRoundKey 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.137 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.bind.adb -f 
INFO-FLOW: Finish binding AddRoundKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteSub_ShiftRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ByteSub_ShiftRow 
Execute         schedule -model ByteSub_ShiftRow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 338.055 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.sched.adb -f 
INFO-FLOW: Finish scheduling ByteSub_ShiftRow.
Execute         set_default_model ByteSub_ShiftRow 
Execute         bind -model ByteSub_ShiftRow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.055 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.bind.adb -f 
INFO-FLOW: Finish binding ByteSub_ShiftRow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumn_AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MixColumn_AddRoundKey 
Execute         schedule -model MixColumn_AddRoundKey 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 339.516 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.sched.adb -f 
INFO-FLOW: Finish scheduling MixColumn_AddRoundKey.
Execute         set_default_model MixColumn_AddRoundKey 
Execute         bind -model MixColumn_AddRoundKey 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 339.516 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.bind.adb -f 
INFO-FLOW: Finish binding MixColumn_AddRoundKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model encrypt 
Execute         schedule -model encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 339.516 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling encrypt.
Execute         set_default_model encrypt 
Execute         bind -model encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 339.516 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.bind.adb -f 
INFO-FLOW: Finish binding encrypt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InversShiftRow_ByteSub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model InversShiftRow_ByteSub 
Execute         schedule -model InversShiftRow_ByteSub 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 340.426 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.sched.adb -f 
INFO-FLOW: Finish scheduling InversShiftRow_ByteSub.
Execute         set_default_model InversShiftRow_ByteSub 
Execute         bind -model InversShiftRow_ByteSub 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 340.426 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.bind.adb -f 
INFO-FLOW: Finish binding InversShiftRow_ByteSub.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey_InversMixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AddRoundKey_InversMixColumn 
Execute         schedule -model AddRoundKey_InversMixColumn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 342.320 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.sched.adb -f 
INFO-FLOW: Finish scheduling AddRoundKey_InversMixColumn.
Execute         set_default_model AddRoundKey_InversMixColumn 
Execute         bind -model AddRoundKey_InversMixColumn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 342.320 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.bind.adb -f 
INFO-FLOW: Finish binding AddRoundKey_InversMixColumn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decrypt 
Execute         schedule -model decrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 342.336 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.sched.adb -f 
INFO-FLOW: Finish scheduling decrypt.
Execute         set_default_model decrypt 
Execute         bind -model decrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 342.336 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.bind.adb -f 
INFO-FLOW: Finish binding decrypt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model aes_main 
Execute         schedule -model aes_main 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 342.336 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main.
Execute         set_default_model aes_main 
Execute         bind -model aes_main 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 342.336 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.bind.adb -f 
INFO-FLOW: Finish binding aes_main.
Execute         get_model_list aes_main -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess KeySchedule 
Execute         rtl_gen_preprocess AddRoundKey 
Execute         rtl_gen_preprocess ByteSub_ShiftRow 
Execute         rtl_gen_preprocess MixColumn_AddRoundKey 
Execute         rtl_gen_preprocess encrypt 
Execute         rtl_gen_preprocess InversShiftRow_ByteSub 
Execute         rtl_gen_preprocess AddRoundKey_InversMixColumn 
Execute         rtl_gen_preprocess decrypt 
Execute         rtl_gen_preprocess aes_main 
INFO-FLOW: Model list for RTL generation: KeySchedule AddRoundKey ByteSub_ShiftRow MixColumn_AddRoundKey encrypt InversShiftRow_ByteSub AddRoundKey_InversMixColumn decrypt aes_main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeySchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model KeySchedule -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeySchedule'.
INFO: [RTMG 210-279] Implementing memory 'aes_main_KeySchedule_Sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_main_KeySchedule_Rcon0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 343.098 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl KeySchedule -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_KeySchedule 
Execute         gen_rtl KeySchedule -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_KeySchedule 
Execute         syn_report -csynth -model KeySchedule -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/KeySchedule_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model KeySchedule -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/KeySchedule_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model KeySchedule -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model KeySchedule -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.adb 
Execute         db_write -model KeySchedule -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info KeySchedule -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AddRoundKey -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.730 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl AddRoundKey -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_AddRoundKey 
Execute         gen_rtl AddRoundKey -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_AddRoundKey 
Execute         syn_report -csynth -model AddRoundKey -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/AddRoundKey_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model AddRoundKey -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/AddRoundKey_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model AddRoundKey -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model AddRoundKey -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.adb 
Execute         db_write -model AddRoundKey -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AddRoundKey -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteSub_ShiftRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ByteSub_ShiftRow -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteSub_ShiftRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.191 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl ByteSub_ShiftRow -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_ByteSub_ShiftRow 
Execute         gen_rtl ByteSub_ShiftRow -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_ByteSub_ShiftRow 
Execute         syn_report -csynth -model ByteSub_ShiftRow -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/ByteSub_ShiftRow_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model ByteSub_ShiftRow -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/ByteSub_ShiftRow_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model ByteSub_ShiftRow -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model ByteSub_ShiftRow -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.adb 
Execute         db_write -model ByteSub_ShiftRow -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ByteSub_ShiftRow -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumn_AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MixColumn_AddRoundKey -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumn_AddRoundKey'.
INFO: [RTMG 210-278] Implementing memory 'aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 351.102 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl MixColumn_AddRoundKey -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_MixColumn_AddRoundKey 
Execute         gen_rtl MixColumn_AddRoundKey -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_MixColumn_AddRoundKey 
Execute         syn_report -csynth -model MixColumn_AddRoundKey -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/MixColumn_AddRoundKey_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model MixColumn_AddRoundKey -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/MixColumn_AddRoundKey_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model MixColumn_AddRoundKey -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model MixColumn_AddRoundKey -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.adb 
Execute         db_write -model MixColumn_AddRoundKey -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MixColumn_AddRoundKey -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model encrypt -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 354.293 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl encrypt -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_encrypt 
Execute         gen_rtl encrypt -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_encrypt 
Execute         syn_report -csynth -model encrypt -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/encrypt_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model encrypt -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/encrypt_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model encrypt -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model encrypt -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.adb 
Execute         db_write -model encrypt -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info encrypt -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InversShiftRow_ByteSub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model InversShiftRow_ByteSub -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InversShiftRow_ByteSub'.
INFO: [RTMG 210-279] Implementing memory 'aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 355.609 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl InversShiftRow_ByteSub -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_InversShiftRow_ByteSub 
Execute         gen_rtl InversShiftRow_ByteSub -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_InversShiftRow_ByteSub 
Execute         syn_report -csynth -model InversShiftRow_ByteSub -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/InversShiftRow_ByteSub_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model InversShiftRow_ByteSub -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/InversShiftRow_ByteSub_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model InversShiftRow_ByteSub -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model InversShiftRow_ByteSub -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.adb 
Execute         db_write -model InversShiftRow_ByteSub -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info InversShiftRow_ByteSub -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey_InversMixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AddRoundKey_InversMixColumn -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey_InversMixColumn'.
INFO: [RTMG 210-278] Implementing memory 'aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 358.746 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl AddRoundKey_InversMixColumn -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_AddRoundKey_InversMixColumn 
Execute         gen_rtl AddRoundKey_InversMixColumn -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_AddRoundKey_InversMixColumn 
Execute         syn_report -csynth -model AddRoundKey_InversMixColumn -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/AddRoundKey_InversMixColumn_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model AddRoundKey_InversMixColumn -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/AddRoundKey_InversMixColumn_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model AddRoundKey_InversMixColumn -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model AddRoundKey_InversMixColumn -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.adb 
Execute         db_write -model AddRoundKey_InversMixColumn -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AddRoundKey_InversMixColumn -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decrypt -top_prefix aes_main_ -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 362.871 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl decrypt -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main_decrypt 
Execute         gen_rtl decrypt -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main_decrypt 
Execute         syn_report -csynth -model decrypt -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/decrypt_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model decrypt -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/decrypt_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model decrypt -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model decrypt -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.adb 
Execute         db_write -model decrypt -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decrypt -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model aes_main -top_prefix  -sub_prefix aes_main_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'aes_main/statemt' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes_main/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes_main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [RTMG 210-278] Implementing memory 'aes_main_word_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.871 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         gen_rtl aes_main -istop -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/vhdl/aes_main 
Execute         gen_rtl aes_main -istop -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/verilog/aes_main 
Execute         syn_report -csynth -model aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/aes_main_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/aes_main_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model aes_main -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.adb 
Execute         db_write -model aes_main -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info aes_main -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main 
Execute         export_constraint_db -f -tool general -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.constraint.tcl 
Execute         syn_report -designview -model aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.design.xml 
Execute         syn_report -csynthDesign -model aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth.rpt -MHOut /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -wcfg -model aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model aes_main -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.protoinst 
Execute         sc_get_clocks aes_main 
Execute         sc_get_portdomain aes_main 
INFO-FLOW: Model list for RTL component generation: KeySchedule AddRoundKey ByteSub_ShiftRow MixColumn_AddRoundKey encrypt InversShiftRow_ByteSub AddRoundKey_InversMixColumn decrypt aes_main
INFO-FLOW: Handling components in module [KeySchedule] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.compgen.tcl 
INFO-FLOW: Found component aes_main_mux_4_2_32_1_1.
INFO-FLOW: Append model aes_main_mux_4_2_32_1_1
INFO-FLOW: Found component aes_main_KeySchedule_Sbox_ROM_AUTO_1R.
INFO-FLOW: Append model aes_main_KeySchedule_Sbox_ROM_AUTO_1R
INFO-FLOW: Found component aes_main_KeySchedule_Rcon0_ROM_AUTO_1R.
INFO-FLOW: Append model aes_main_KeySchedule_Rcon0_ROM_AUTO_1R
INFO-FLOW: Handling components in module [AddRoundKey] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.compgen.tcl 
INFO-FLOW: Handling components in module [ByteSub_ShiftRow] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.compgen.tcl 
INFO-FLOW: Handling components in module [MixColumn_AddRoundKey] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.compgen.tcl 
INFO-FLOW: Found component aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [encrypt] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.compgen.tcl 
INFO-FLOW: Handling components in module [InversShiftRow_ByteSub] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.compgen.tcl 
INFO-FLOW: Found component aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R.
INFO-FLOW: Append model aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R
INFO-FLOW: Handling components in module [AddRoundKey_InversMixColumn] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.compgen.tcl 
INFO-FLOW: Found component aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [decrypt] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.compgen.tcl 
INFO-FLOW: Handling components in module [aes_main] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.compgen.tcl 
INFO-FLOW: Found component aes_main_word_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_main_word_RAM_AUTO_1R1W
INFO-FLOW: Append model KeySchedule
INFO-FLOW: Append model AddRoundKey
INFO-FLOW: Append model ByteSub_ShiftRow
INFO-FLOW: Append model MixColumn_AddRoundKey
INFO-FLOW: Append model encrypt
INFO-FLOW: Append model InversShiftRow_ByteSub
INFO-FLOW: Append model AddRoundKey_InversMixColumn
INFO-FLOW: Append model decrypt
INFO-FLOW: Append model aes_main
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: aes_main_mux_4_2_32_1_1 aes_main_KeySchedule_Sbox_ROM_AUTO_1R aes_main_KeySchedule_Rcon0_ROM_AUTO_1R aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W aes_main_word_RAM_AUTO_1R1W KeySchedule AddRoundKey ByteSub_ShiftRow MixColumn_AddRoundKey encrypt InversShiftRow_ByteSub AddRoundKey_InversMixColumn decrypt aes_main
INFO-FLOW: Generating /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model aes_main_mux_4_2_32_1_1
INFO-FLOW: To file: write model aes_main_KeySchedule_Sbox_ROM_AUTO_1R
INFO-FLOW: To file: write model aes_main_KeySchedule_Rcon0_ROM_AUTO_1R
INFO-FLOW: To file: write model aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R
INFO-FLOW: To file: write model aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_main_word_RAM_AUTO_1R1W
INFO-FLOW: To file: write model KeySchedule
INFO-FLOW: To file: write model AddRoundKey
INFO-FLOW: To file: write model ByteSub_ShiftRow
INFO-FLOW: To file: write model MixColumn_AddRoundKey
INFO-FLOW: To file: write model encrypt
INFO-FLOW: To file: write model InversShiftRow_ByteSub
INFO-FLOW: To file: write model AddRoundKey_InversMixColumn
INFO-FLOW: To file: write model decrypt
INFO-FLOW: To file: write model aes_main
INFO-FLOW: Generating /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/vhdl' dstVlogDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/vlog' tclDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db' modelList='aes_main_mux_4_2_32_1_1
aes_main_KeySchedule_Sbox_ROM_AUTO_1R
aes_main_KeySchedule_Rcon0_ROM_AUTO_1R
aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W
aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R
aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W
aes_main_word_RAM_AUTO_1R1W
KeySchedule
AddRoundKey
ByteSub_ShiftRow
MixColumn_AddRoundKey
encrypt
InversShiftRow_ByteSub
AddRoundKey_InversMixColumn
decrypt
aes_main
' expOnly='0'
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 366.848 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='aes_main_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='aes_main_mux_4_2_32_1_1
aes_main_KeySchedule_Sbox_ROM_AUTO_1R
aes_main_KeySchedule_Rcon0_ROM_AUTO_1R
aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W
aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R
aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W
aes_main_word_RAM_AUTO_1R1W
KeySchedule
AddRoundKey
ByteSub_ShiftRow
MixColumn_AddRoundKey
encrypt
InversShiftRow_ByteSub
AddRoundKey_InversMixColumn
decrypt
aes_main
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/top-io-be.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.compgen.dataonly.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.constraint.tcl 
Execute         sc_get_clocks aes_main 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST aes_main MODULE2INSTS {aes_main aes_main encrypt grp_encrypt_fu_38 KeySchedule {grp_KeySchedule_fu_52 grp_KeySchedule_fu_54} AddRoundKey {grp_AddRoundKey_fu_64 grp_AddRoundKey_fu_66} ByteSub_ShiftRow grp_ByteSub_ShiftRow_fu_75 MixColumn_AddRoundKey grp_MixColumn_AddRoundKey_fu_83 decrypt grp_decrypt_fu_54 InversShiftRow_ByteSub grp_InversShiftRow_ByteSub_fu_77 AddRoundKey_InversMixColumn grp_AddRoundKey_InversMixColumn_fu_85} INST2MODULE {aes_main aes_main grp_encrypt_fu_38 encrypt grp_KeySchedule_fu_52 KeySchedule grp_AddRoundKey_fu_64 AddRoundKey grp_ByteSub_ShiftRow_fu_75 ByteSub_ShiftRow grp_MixColumn_AddRoundKey_fu_83 MixColumn_AddRoundKey grp_decrypt_fu_54 decrypt grp_KeySchedule_fu_54 KeySchedule grp_AddRoundKey_fu_66 AddRoundKey grp_InversShiftRow_ByteSub_fu_77 InversShiftRow_ByteSub grp_AddRoundKey_InversMixColumn_fu_85 AddRoundKey_InversMixColumn} INSTDATA {aes_main {DEPTH 1 CHILDREN {grp_encrypt_fu_38 grp_decrypt_fu_54}} grp_encrypt_fu_38 {DEPTH 2 CHILDREN {grp_KeySchedule_fu_52 grp_AddRoundKey_fu_64 grp_ByteSub_ShiftRow_fu_75 grp_MixColumn_AddRoundKey_fu_83}} grp_KeySchedule_fu_52 {DEPTH 3 CHILDREN {}} grp_AddRoundKey_fu_64 {DEPTH 3 CHILDREN {}} grp_ByteSub_ShiftRow_fu_75 {DEPTH 3 CHILDREN {}} grp_MixColumn_AddRoundKey_fu_83 {DEPTH 3 CHILDREN {}} grp_decrypt_fu_54 {DEPTH 2 CHILDREN {grp_KeySchedule_fu_54 grp_AddRoundKey_fu_66 grp_InversShiftRow_ByteSub_fu_77 grp_AddRoundKey_InversMixColumn_fu_85}} grp_KeySchedule_fu_54 {DEPTH 3 CHILDREN {}} grp_AddRoundKey_fu_66 {DEPTH 3 CHILDREN {}} grp_InversShiftRow_ByteSub_fu_77 {DEPTH 3 CHILDREN {}} grp_AddRoundKey_InversMixColumn_fu_85 {DEPTH 3 CHILDREN {}}} MODULEDATA {KeySchedule {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln554_fu_315_p2 SOURCE data/benchmarks/aes/aes_key.c:554 VARIABLE add_ln554 LOOP KeySchedule_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_fu_344_p2 SOURCE data/benchmarks/aes/aes_key.c:557 VARIABLE add_ln557 LOOP KeySchedule_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln559_fu_392_p2 SOURCE data/benchmarks/aes/aes_key.c:559 VARIABLE sub_ln559 LOOP KeySchedule_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln559_fu_354_p2 SOURCE data/benchmarks/aes/aes_key.c:559 VARIABLE add_ln559 LOOP KeySchedule_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_fu_429_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE add_ln571 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_2_fu_443_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE add_ln571_2 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_fu_454_p2 SOURCE data/benchmarks/aes/aes_key.c:572 VARIABLE add_ln572 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln573_fu_469_p2 SOURCE data/benchmarks/aes/aes_key.c:573 VARIABLE add_ln573 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln571_fu_487_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE sub_ln571 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln571_1_fu_503_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE sub_ln571_1 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln571_2_fu_551_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE sub_ln571_2 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln571_3_fu_569_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE sub_ln571_3 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_3_fu_587_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE add_ln571_3 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_1_fu_607_p2 SOURCE data/benchmarks/aes/aes_key.c:571 VARIABLE add_ln571_1 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln572_fu_618_p2 SOURCE data/benchmarks/aes/aes_key.c:572 VARIABLE sub_ln572 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln572_1_fu_634_p2 SOURCE data/benchmarks/aes/aes_key.c:572 VARIABLE sub_ln572_1 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln572_2_fu_682_p2 SOURCE data/benchmarks/aes/aes_key.c:572 VARIABLE sub_ln572_2 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln572_3_fu_700_p2 SOURCE data/benchmarks/aes/aes_key.c:572 VARIABLE sub_ln572_3 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_1_fu_718_p2 SOURCE data/benchmarks/aes/aes_key.c:572 VARIABLE add_ln572_1 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln573_fu_760_p2 SOURCE data/benchmarks/aes/aes_key.c:573 VARIABLE sub_ln573 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln573_1_fu_776_p2 SOURCE data/benchmarks/aes/aes_key.c:573 VARIABLE sub_ln573_1 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln573_2_fu_824_p2 SOURCE data/benchmarks/aes/aes_key.c:573 VARIABLE sub_ln573_2 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln573_3_fu_842_p2 SOURCE data/benchmarks/aes/aes_key.c:573 VARIABLE sub_ln573_3 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln573_1_fu_860_p2 SOURCE data/benchmarks/aes/aes_key.c:573 VARIABLE add_ln573_1 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_871_p2 SOURCE data/benchmarks/aes/aes_key.c:574 VARIABLE sub_ln574 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_1_fu_887_p2 SOURCE data/benchmarks/aes/aes_key.c:574 VARIABLE sub_ln574_1 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_2_fu_935_p2 SOURCE data/benchmarks/aes/aes_key.c:574 VARIABLE sub_ln574_2 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_3_fu_953_p2 SOURCE data/benchmarks/aes/aes_key.c:574 VARIABLE sub_ln574_3 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln574_fu_971_p2 SOURCE data/benchmarks/aes/aes_key.c:574 VARIABLE add_ln574 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_1022_p2 SOURCE {} VARIABLE empty_70 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln592_fu_1041_p2 SOURCE data/benchmarks/aes/aes_key.c:592 VARIABLE add_ln592 LOOP KeySchedule_label9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln594_fu_1067_p2 SOURCE data/benchmarks/aes/aes_key.c:594 VARIABLE sub_ln594 LOOP KeySchedule_label9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_fu_1073_p2 SOURCE data/benchmarks/aes/aes_key.c:594 VARIABLE add_ln594 LOOP KeySchedule_label9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_1_fu_1083_p2 SOURCE data/benchmarks/aes/aes_key.c:594 VARIABLE add_ln594_1 LOOP KeySchedule_label9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln565_fu_1098_p2 SOURCE data/benchmarks/aes/aes_key.c:565 VARIABLE add_ln565 LOOP KeySchedule_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME Sbox_U SOURCE {} VARIABLE Sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Rcon0_U SOURCE {} VARIABLE Rcon0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 30 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} AddRoundKey {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln469_fu_192_p2 SOURCE data/benchmarks/aes/aes_key.c:469 VARIABLE add_ln469 LOOP AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln471_fu_202_p2 SOURCE data/benchmarks/aes/aes_key.c:471 VARIABLE add_ln471 LOOP AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_fu_216_p2 SOURCE data/benchmarks/aes/aes_key.c:472 VARIABLE add_ln472 LOOP AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_fu_263_p2 SOURCE data/benchmarks/aes/aes_key.c:473 VARIABLE add_ln473 LOOP AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_fu_274_p2 SOURCE data/benchmarks/aes/aes_key.c:474 VARIABLE add_ln474 LOOP AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteSub_ShiftRow {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME Sbox_1_U SOURCE {} VARIABLE Sbox_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 0 URAM 0}} MixColumn_AddRoundKey {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME ret_U SOURCE data/benchmarks/aes/aes_key.c:320 VARIABLE ret LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_319_p2 SOURCE data/benchmarks/aes/aes_key.c:324 VARIABLE add_ln324 LOOP MixColumn_AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_357_p2 SOURCE data/benchmarks/aes/aes_key.c:333 VARIABLE add_ln333 LOOP MixColumn_AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_371_p2 SOURCE data/benchmarks/aes/aes_key.c:342 VARIABLE add_ln342 LOOP MixColumn_AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_429_p2 SOURCE data/benchmarks/aes/aes_key.c:351 VARIABLE add_ln351 LOOP MixColumn_AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln360_fu_440_p2 SOURCE data/benchmarks/aes/aes_key.c:360 VARIABLE add_ln360 LOOP MixColumn_AddRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln364_fu_844_p2 SOURCE data/benchmarks/aes/aes_key.c:364 VARIABLE add_ln364 LOOP MixColumn_AddRoundKey_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} encrypt {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_106_p2 SOURCE data/benchmarks/aes/aes_enc.c:110 VARIABLE i_3 LOOP encrypt_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} InversShiftRow_ByteSub {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME invSbox_U SOURCE {} VARIABLE invSbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 0 URAM 0}} AddRoundKey_InversMixColumn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME ret_U SOURCE data/benchmarks/aes/aes_key.c:376 VARIABLE ret LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln380_fu_385_p2 SOURCE data/benchmarks/aes/aes_key.c:380 VARIABLE add_ln380 LOOP AddRoundKey_InversMixColumn_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_395_p2 SOURCE data/benchmarks/aes/aes_key.c:382 VARIABLE add_ln382 LOOP AddRoundKey_InversMixColumn_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_409_p2 SOURCE data/benchmarks/aes/aes_key.c:383 VARIABLE add_ln383 LOOP AddRoundKey_InversMixColumn_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_fu_461_p2 SOURCE data/benchmarks/aes/aes_key.c:384 VARIABLE add_ln384 LOOP AddRoundKey_InversMixColumn_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_fu_472_p2 SOURCE data/benchmarks/aes/aes_key.c:385 VARIABLE add_ln385 LOOP AddRoundKey_InversMixColumn_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln389_fu_512_p2 SOURCE data/benchmarks/aes/aes_key.c:389 VARIABLE add_ln389 LOOP AddRoundKey_InversMixColumn_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_fu_541_p2 SOURCE data/benchmarks/aes/aes_key.c:404 VARIABLE add_ln404 LOOP AddRoundKey_InversMixColumn_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln394_fu_551_p2 SOURCE data/benchmarks/aes/aes_key.c:394 VARIABLE add_ln394 LOOP AddRoundKey_InversMixColumn_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln424_fu_888_p2 SOURCE data/benchmarks/aes/aes_key.c:424 VARIABLE add_ln424 LOOP AddRoundKey_InversMixColumn_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_1219_p2 SOURCE data/benchmarks/aes/aes_key.c:436 VARIABLE add_ln436 LOOP AddRoundKey_InversMixColumn_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} decrypt {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_109_p2 SOURCE data/benchmarks/aes/aes_dec.c:116 VARIABLE i LOOP decrypt_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME word_U SOURCE {} VARIABLE word LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 480 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 1 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 372.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes_main.
INFO: [VLOG 209-307] Generating Verilog RTL for aes_main.
Execute         syn_report -model aes_main -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.90 MHz
Command       autosyn done; 2.23 sec.
Command     csynth_design done; 10.81 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.08 seconds. CPU system time: 1.16 seconds. Elapsed time: 10.81 seconds; current allocated memory: 140.062 MB.
Execute     export_design -flow impl -format syn_dcp -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow impl -format syn_dcp -rtl verilog 
Execute       config_export -flow=impl -format=syn_dcp -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format syn_dcp -rtl verilog
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=aes_main xml_exists=0
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to aes_main
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=16 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='aes_main_mux_4_2_32_1_1
aes_main_KeySchedule_Sbox_ROM_AUTO_1R
aes_main_KeySchedule_Rcon0_ROM_AUTO_1R
aes_main_MixColumn_AddRoundKey_ret_RAM_AUTO_1R1W
aes_main_InversShiftRow_ByteSub_invSbox_ROM_AUTO_1R
aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W
aes_main_word_RAM_AUTO_1R1W
KeySchedule
AddRoundKey
ByteSub_ShiftRow
MixColumn_AddRoundKey
encrypt
InversShiftRow_ByteSub
AddRoundKey_InversMixColumn
decrypt
aes_main
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/top-io-be.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.compgen.dataonly.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/KeySchedule.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/ByteSub_ShiftRow.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/MixColumn_AddRoundKey.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/encrypt.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/InversShiftRow_ByteSub.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/AddRoundKey_InversMixColumn.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/decrypt.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.constraint.tcl 
Execute       sc_get_clocks aes_main 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to aes_main
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=aes_main
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.constraint.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow impl -rtl verilog'
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.constraint.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix aes_main_ TopModuleNoPrefix aes_main TopModuleWithPrefix aes_main' export_design_flow='impl' impl_dir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7c046336cc28' export_design_flow='impl' export_rpt='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7c04634b4ab8' export_design_flow='syn' export_rpt='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s data/base_solutions/AES/solution0/impl/export.dcp 
INFO: [HLS 200-802] Generated output file data/base_solutions/AES/solution0/impl/export.dcp
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/AES/solution0/.autopilot/db/aes_main.tbgen.tcl 
Execute       send_msg_by_id INFO @200-802@%s data/base_solutions/AES/solution0/impl/export.veo 
INFO: [HLS 200-802] Generated output file data/base_solutions/AES/solution0/impl/export.veo
Command     export_design done; 316.45 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 158.82 seconds. CPU system time: 9.84 seconds. Elapsed time: 316.45 seconds; current allocated memory: 7.168 MB.
Execute     cleanup_all 
