{
  "subdomain_title": "Digital Logic Design",
  "domain_title": "Computer Architecture and Organization",
  "category_title": "Software Engineering",
  "curriculum_type": "software-engineering",
  "cleaned_at": "2025-12-30T09:06:29.688042",
  "model_used": "google/gemini-2.5-flash",
  "entries": [
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Systems",
      "topic": "Decimal Number System"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Systems",
      "topic": "Binary Number System"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Systems",
      "topic": "Octal Number System"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Systems",
      "topic": "Hexadecimal Number System"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Systems",
      "topic": "Positional and Non-Positional Number Systems"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Base Conversions",
      "topic": "Binary to Decimal Conversion"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Base Conversions",
      "topic": "Decimal to Binary Conversion"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Base Conversions",
      "topic": "Binary to Octal Conversion"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Base Conversions",
      "topic": "Octal to Binary Conversion"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Base Conversions",
      "topic": "Binary to Hexadecimal Conversion"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Base Conversions",
      "topic": "Hexadecimal to Binary Conversion"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Number Base Conversions",
      "topic": "General Base Conversion Methods"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Arithmetic",
      "topic": "Binary Addition"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Arithmetic",
      "topic": "Binary Subtraction"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Arithmetic",
      "topic": "Binary Multiplication"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Arithmetic",
      "topic": "Binary Division"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Arithmetic",
      "topic": "Overflow Detection"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Signed Number Representation",
      "topic": "Sign-Magnitude Representation"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Signed Number Representation",
      "topic": "1's Complement Representation"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Signed Number Representation",
      "topic": "2's Complement Representation"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Signed Number Representation",
      "topic": "Offset Binary Representation"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Signed Number Representation",
      "topic": "Signed Arithmetic Operations"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Codes",
      "topic": "Binary Coded Decimal (BCD)"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Codes",
      "topic": "Excess-3 Code"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Codes",
      "topic": "Gray Code"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Codes",
      "topic": "Weighted Codes (8421, 2421, 5211)"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Codes",
      "topic": "Alphanumeric Codes (ASCII, EBCDIC)"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Codes",
      "topic": "Error Detection Codes (Parity)"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Binary Codes",
      "topic": "Error Correction Codes (Hamming Code)"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Floating Point Representation",
      "topic": "IEEE 754 Standard"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Floating Point Representation",
      "topic": "Single Precision Format"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Floating Point Representation",
      "topic": "Double Precision Format"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Floating Point Representation",
      "topic": "Normalized and Denormalized Numbers"
    },
    {
      "domain": "Number Systems and Data Representation",
      "subdomain": "Floating Point Representation",
      "topic": "Special Values (NaN, Infinity)"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Algebra Fundamentals",
      "topic": "Boolean Variables and Operations"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Algebra Fundamentals",
      "topic": "Axiomatic Definition of Boolean Algebra"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Algebra Fundamentals",
      "topic": "Huntington Postulates"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Algebra Fundamentals",
      "topic": "Duality Principle"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Algebra Fundamentals",
      "topic": "Boolean Functions and Truth Tables"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Identity Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Null (Dominance) Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Idempotent Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Inverse (Complement) Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Commutative Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Associative Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Distributive Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Absorption Laws"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "De Morgan's Theorems"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Theorems and Properties",
      "topic": "Consensus Theorem"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Representation",
      "topic": "Sum of Products (SOP)"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Representation",
      "topic": "Product of Sums (POS)"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Representation",
      "topic": "Minterms and Maxterms"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Representation",
      "topic": "Canonical SOP Form"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Representation",
      "topic": "Canonical POS Form"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Representation",
      "topic": "Standard Forms"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Representation",
      "topic": "Function Conversion Methods"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Algebraic Manipulation"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Karnaugh Maps (K-Maps)"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Two-Variable K-Maps"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Three-Variable K-Maps"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Four-Variable K-Maps"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Five-Variable K-Maps"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Don't Care Conditions"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Quine-McCluskey Method"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Boolean Function Minimization",
      "topic": "Prime Implicants and Essential Prime Implicants"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Multi-Level Logic Optimization",
      "topic": "Factoring and Decomposition"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Multi-Level Logic Optimization",
      "topic": "Extraction and Substitution"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Multi-Level Logic Optimization",
      "topic": "Technology Mapping"
    },
    {
      "domain": "Boolean Algebra and Logic Functions",
      "subdomain": "Multi-Level Logic Optimization",
      "topic": "Logic Synthesis Algorithms"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Basic Logic Gates",
      "topic": "AND Gate"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Basic Logic Gates",
      "topic": "OR Gate"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Basic Logic Gates",
      "topic": "NOT Gate (Inverter)"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Basic Logic Gates",
      "topic": "Buffer"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Basic Logic Gates",
      "topic": "Logic Gate Symbols and Truth Tables"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Basic Logic Gates",
      "topic": "Gate Propagation Delay"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Universal Gates",
      "topic": "NAND Gate"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Universal Gates",
      "topic": "NOR Gate"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Universal Gates",
      "topic": "Universal Gate Properties"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Universal Gates",
      "topic": "NAND-NAND Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Universal Gates",
      "topic": "NOR-NOR Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Exclusive Logic Gates",
      "topic": "XOR (Exclusive OR) Gate"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Exclusive Logic Gates",
      "topic": "XNOR (Exclusive NOR) Gate"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Exclusive Logic Gates",
      "topic": "XOR Properties and Applications"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Exclusive Logic Gates",
      "topic": "Parity Generation using XOR"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Exclusive Logic Gates",
      "topic": "Comparator Circuits using XOR"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Gate-Level Implementation",
      "topic": "Two-Level Logic Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Gate-Level Implementation",
      "topic": "Multi-Level Logic Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Gate-Level Implementation",
      "topic": "NAND-Only Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Gate-Level Implementation",
      "topic": "NOR-Only Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Gate-Level Implementation",
      "topic": "AND-OR-INVERT Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Gate-Level Implementation",
      "topic": "OR-AND-INVERT Implementation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "TTL (Transistor-Transistor Logic)"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "CMOS (Complementary Metal-Oxide-Semiconductor)"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "ECL (Emitter-Coupled Logic)"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "NMOS and PMOS Technology"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "RTL, DTL, and HTL Families"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "Noise Margins"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "Fan-In and Fan-Out"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "Power Dissipation"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "Propagation Delay"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Logic Families and Characteristics",
      "topic": "Speed-Power Product"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Tri-State and Open-Collector Gates",
      "topic": "Tri-State Logic Buffers"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Tri-State and Open-Collector Gates",
      "topic": "Tri-State Gate Applications"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Tri-State and Open-Collector Gates",
      "topic": "Open-Collector Gates"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Tri-State and Open-Collector Gates",
      "topic": "Wired-AND Configuration"
    },
    {
      "domain": "Digital Logic Gates",
      "subdomain": "Tri-State and Open-Collector Gates",
      "topic": "Bus Systems using Tri-State Logic"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Combinational Circuit Analysis and Design",
      "topic": "Combinational Circuit Definition"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Combinational Circuit Analysis and Design",
      "topic": "Analysis Procedure"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Combinational Circuit Analysis and Design",
      "topic": "Design Procedure"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Combinational Circuit Analysis and Design",
      "topic": "Problem Formulation"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Combinational Circuit Analysis and Design",
      "topic": "Circuit Optimization Techniques"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Half Adder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Full Adder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Ripple Carry Adder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Carry Look-Ahead Adder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Carry Select Adder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Carry Save Adder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Half Subtractor"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Full Subtractor"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Adder-Subtractor Circuit"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "BCD Adder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Binary Multiplier"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Booth's Multiplication Algorithm"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Array Multiplier"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Arithmetic Circuits",
      "topic": "Binary Divider"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Code Converters",
      "topic": "Binary to Gray Code Converter"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Code Converters",
      "topic": "Gray to Binary Code Converter"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Code Converters",
      "topic": "Binary to BCD Converter"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Code Converters",
      "topic": "BCD to Binary Converter"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Code Converters",
      "topic": "BCD to Excess-3 Converter"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Code Converters",
      "topic": "Excess-3 to BCD Converter"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Code Converters",
      "topic": "Seven-Segment Display Decoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Comparators",
      "topic": "1-Bit Magnitude Comparator"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Comparators",
      "topic": "2-Bit Magnitude Comparator"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Comparators",
      "topic": "4-Bit Magnitude Comparator"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Comparators",
      "topic": "Cascading Comparators"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Comparators",
      "topic": "Equality Detector"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "Binary Encoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "Priority Encoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "Decimal to BCD Encoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "Octal to Binary Encoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "Binary Decoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "BCD to Decimal Decoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "BCD to Seven-Segment Decoder"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Encoders and Decoders",
      "topic": "Decoder Applications in Memory"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "2-to-1 Multiplexer"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "4-to-1 Multiplexer"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "8-to-1 Multiplexer"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "Cascading Multiplexers"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "Multiplexer as Universal Logic Module"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "Function Implementation using Multiplexers"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "1-to-2 Demultiplexer"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "1-to-4 Demultiplexer"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "1-to-8 Demultiplexer"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Multiplexers and Demultiplexers",
      "topic": "Demultiplexer Applications"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Parity Generators and Checkers",
      "topic": "Even Parity Generator"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Parity Generators and Checkers",
      "topic": "Odd Parity Generator"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Parity Generators and Checkers",
      "topic": "Even Parity Checker"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Parity Generators and Checkers",
      "topic": "Odd Parity Checker"
    },
    {
      "domain": "Combinational Logic Circuits",
      "subdomain": "Parity Generators and Checkers",
      "topic": "Error Detection Circuits"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Sequential Circuit Fundamentals",
      "topic": "Combinational vs Sequential Circuits"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Sequential Circuit Fundamentals",
      "topic": "Synchronous vs Asynchronous Sequential Circuits"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Sequential Circuit Fundamentals",
      "topic": "State and State Variables"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Sequential Circuit Fundamentals",
      "topic": "Clock Signals and Timing"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Sequential Circuit Fundamentals",
      "topic": "Setup Time and Hold Time"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Sequential Circuit Fundamentals",
      "topic": "Clock Skew and Clock Jitter"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Latches",
      "topic": "SR Latch (NAND and NOR)"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Latches",
      "topic": "S'R' Latch"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Latches",
      "topic": "Gated SR Latch"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Latches",
      "topic": "D Latch (Transparent Latch)"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Latches",
      "topic": "Latch Timing Characteristics"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Latches",
      "topic": "Latch Applications"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "SR Flip-Flop"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "JK Flip-Flop"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "D Flip-Flop"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "T Flip-Flop"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "Master-Slave Flip-Flop"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "Edge-Triggered Flip-Flops"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "Positive Edge-Triggered vs Negative Edge-Triggered"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "Flip-Flop Excitation Tables"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Flip-Flops",
      "topic": "Flip-Flop Conversion"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Triggering Mechanisms",
      "topic": "Level Triggering"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Triggering Mechanisms",
      "topic": "Edge Triggering"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Triggering Mechanisms",
      "topic": "Pulse Triggering"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Triggering Mechanisms",
      "topic": "Master-Slave Triggering"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Triggering Mechanisms",
      "topic": "Data Lockout Characteristics"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Parallel Load Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Shift Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Serial-In Serial-Out (SISO) Shift Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Serial-In Parallel-Out (SIPO) Shift Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Parallel-In Serial-Out (PISO) Shift Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Parallel-In Parallel-Out (PIPO) Shift Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Bidirectional Shift Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Universal Shift Register"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Ring Counter"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Johnson Counter (Twisted Ring Counter)"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Registers",
      "topic": "Register Applications"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Asynchronous (Ripple) Counters"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Synchronous Counters"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Up Counter"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Down Counter"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Up-Down Counter"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Modulo-N Counters"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "BCD Counter (Decade Counter)"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Binary Counter"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Counter with Parallel Load"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Counter Design using Flip-Flops"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Counters",
      "topic": "Counter Applications and Timing Circuits"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "State Diagrams"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "State Tables"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "State Equations"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "State Minimization"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "State Assignment"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "Flip-Flop Input Equations"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "Output Equations"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "Sequential Circuit Analysis"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Synchronous Sequential Circuit Design",
      "topic": "Sequential Circuit Synthesis"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "Moore Machine"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "Mealy Machine"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "Moore vs Mealy Comparison"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "FSM State Reduction"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "FSM State Assignment Methods"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "FSM Implementation using Flip-Flops"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "FSM Design Examples"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "Sequence Detectors"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Finite State Machines (FSM)",
      "topic": "Pattern Recognition Circuits"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Fundamental Mode Operation"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Flow Tables"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Race Conditions"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Critical Races"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Non-Critical Races"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Race-Free State Assignment"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Cycles and Hazards"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Static Hazards"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Dynamic Hazards"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Essential Hazards"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Asynchronous Sequential Circuits",
      "topic": "Hazard Elimination Techniques"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Timing and Synchronization",
      "topic": "Clock Distribution"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Timing and Synchronization",
      "topic": "Clock Synchronization"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Timing and Synchronization",
      "topic": "Metastability"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Timing and Synchronization",
      "topic": "Synchronizer Design"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Timing and Synchronization",
      "topic": "Handshaking Protocols"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Timing and Synchronization",
      "topic": "Asynchronous Data Transfer"
    },
    {
      "domain": "Sequential Logic Circuits",
      "subdomain": "Timing and Synchronization",
      "topic": "Clock Domain Crossing"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Fundamentals",
      "topic": "Memory Organization"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Fundamentals",
      "topic": "Memory Capacity and Word Size"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Fundamentals",
      "topic": "Address Bus and Data Bus"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Fundamentals",
      "topic": "Memory Read and Write Operations"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Fundamentals",
      "topic": "Memory Access Time"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Fundamentals",
      "topic": "Memory Cycle Time"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "Static RAM (SRAM)"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "SRAM Cell Structure"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "Dynamic RAM (DRAM)"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "DRAM Cell Structure"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "DRAM Refresh Mechanism"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "Synchronous DRAM (SDRAM)"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "DDR SDRAM Variants"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Random Access Memory (RAM)",
      "topic": "RAM Timing Diagrams"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Mask-Programmed ROM"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Programmable ROM (PROM)"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Erasable PROM (EPROM)"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Electrically Erasable PROM (EEPROM)"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Flash Memory"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "ROM Applications in Logic Implementation"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Decoding",
      "topic": "Address Decoding Techniques"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Decoding",
      "topic": "Linear Decoding"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Decoding",
      "topic": "Full Address Decoding"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Decoding",
      "topic": "Partial Address Decoding"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Decoding",
      "topic": "Memory Address Map"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Decoding",
      "topic": "Decoder ICs for Memory Selection"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Cache Memory"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Cache Mapping Techniques"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Direct Mapped Cache"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Fully Associative Cache"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Set-Associative Cache"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Cache Replacement Policies"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Write-Through vs Write-Back"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Memory Hierarchy",
      "topic": "Memory Hierarchy Levels"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Content Addressable Memory (CAM)",
      "topic": "CAM Architecture"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Content Addressable Memory (CAM)",
      "topic": "CAM Operations"
    },
    {
      "domain": "Memory and Storage Systems",
      "subdomain": "Content Addressable Memory (CAM)",
      "topic": "CAM Applications"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Array (PLA)",
      "topic": "PLA Structure"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Array (PLA)",
      "topic": "PLA Programming"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Array (PLA)",
      "topic": "Function Implementation using PLA"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Array (PLA)",
      "topic": "PLA Optimization"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Array Logic (PAL)",
      "topic": "PAL Structure"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Array Logic (PAL)",
      "topic": "PAL vs PLA Comparison"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Array Logic (PAL)",
      "topic": "PAL Programming"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Array Logic (PAL)",
      "topic": "Function Implementation using PAL"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Complex Programmable Logic Device (CPLD)",
      "topic": "CPLD Architecture"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Complex Programmable Logic Device (CPLD)",
      "topic": "Logic Blocks and Interconnects"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Complex Programmable Logic Device (CPLD)",
      "topic": "CPLD Programming"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Complex Programmable Logic Device (CPLD)",
      "topic": "CPLD Applications"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "FPGA Architecture"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "Configurable Logic Blocks (CLB)"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "Look-Up Tables (LUT)"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "Routing Resources"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "I/O Blocks"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "FPGA Configuration Methods"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "SRAM-Based vs Antifuse FPGA"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Field Programmable Gate Array (FPGA)",
      "topic": "FPGA Design Flow"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Device Applications",
      "topic": "Combinational Circuit Implementation"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Device Applications",
      "topic": "Sequential Circuit Implementation"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Device Applications",
      "topic": "State Machine Implementation"
    },
    {
      "domain": "Programmable Logic Devices",
      "subdomain": "Programmable Logic Device Applications",
      "topic": "Prototyping and Rapid Development"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "VHDL Syntax and Structure"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Entity Declaration"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Architecture Body"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Data Types and Objects"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Operators"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Concurrent Statements"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Sequential Statements"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Process Statement"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "VHDL Fundamentals",
      "topic": "Signal Assignment"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Verilog Syntax and Structure"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Module Declaration"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Data Types and Net Types"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Operators"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Continuous Assignment"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Procedural Blocks (always, initial)"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Blocking vs Non-Blocking Assignment"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "Verilog Fundamentals",
      "topic": "Behavioral Modeling"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Modeling Techniques",
      "topic": "Structural Modeling"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Modeling Techniques",
      "topic": "Dataflow Modeling"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Modeling Techniques",
      "topic": "Behavioral Modeling"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Modeling Techniques",
      "topic": "Mixed-Level Modeling"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Modeling Techniques",
      "topic": "Testbench Development"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Simulation and Synthesis",
      "topic": "Simulation Concepts"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Simulation and Synthesis",
      "topic": "Timing Simulation"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Simulation and Synthesis",
      "topic": "Functional Simulation"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Simulation and Synthesis",
      "topic": "Logic Synthesis"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Simulation and Synthesis",
      "topic": "Technology Mapping"
    },
    {
      "domain": "Hardware Description Languages (HDL)",
      "subdomain": "HDL Simulation and Synthesis",
      "topic": "Synthesis Constraints"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Digital-to-Analog Converters (DAC)",
      "topic": "DAC Principles"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Digital-to-Analog Converters (DAC)",
      "topic": "Weighted Resistor DAC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Digital-to-Analog Converters (DAC)",
      "topic": "R-2R Ladder DAC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Digital-to-Analog Converters (DAC)",
      "topic": "Binary Weighted DAC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Digital-to-Analog Converters (DAC)",
      "topic": "DAC Specifications (Resolution, Accuracy, Settling Time)"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Digital-to-Analog Converters (DAC)",
      "topic": "DAC Applications"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "ADC Principles"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "Sampling and Quantization"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "Flash ADC (Parallel ADC)"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "Successive Approximation ADC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "Dual Slope ADC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "Single Slope ADC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "Counter-Type ADC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "Sigma-Delta ADC"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "ADC Specifications (Resolution, Conversion Time, Quantization Error)"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Analog-to-Digital Converters (ADC)",
      "topic": "ADC Applications"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Sample and Hold Circuits",
      "topic": "Sample and Hold Operation"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Sample and Hold Circuits",
      "topic": "Aperture Time"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Sample and Hold Circuits",
      "topic": "Droop Rate"
    },
    {
      "domain": "Data Conversion and Interface Circuits",
      "subdomain": "Sample and Hold Circuits",
      "topic": "Sample and Hold Applications"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Instruction Set Architecture (ISA)",
      "topic": "Instruction Formats"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Instruction Set Architecture (ISA)",
      "topic": "Addressing Modes"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Instruction Set Architecture (ISA)",
      "topic": "Instruction Types"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Instruction Set Architecture (ISA)",
      "topic": "RISC vs CISC"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Instruction Set Architecture (ISA)",
      "topic": "Assembly Language Programming"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Control Unit Design"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Hardwired Control"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Microprogrammed Control"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Microcode"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Control Word Generation"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Single-Cycle Processor"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Multi-Cycle Processor"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Pipelined Processor"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Pipeline Hazards"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Processor Design",
      "topic": "Hazard Detection and Resolution"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Datapath Design",
      "topic": "Arithmetic Logic Unit (ALU)"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Datapath Design",
      "topic": "Register File"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Datapath Design",
      "topic": "Program Counter (PC)"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Datapath Design",
      "topic": "Instruction Register"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Datapath Design",
      "topic": "Control and Datapath Partitioning"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Datapath Design",
      "topic": "Datapath Components and Connections"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Input/Output Systems",
      "topic": "I/O Interfacing"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Input/Output Systems",
      "topic": "Memory-Mapped I/O"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Input/Output Systems",
      "topic": "Isolated I/O"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Input/Output Systems",
      "topic": "Interrupt Handling"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Input/Output Systems",
      "topic": "Direct Memory Access (DMA)"
    },
    {
      "domain": "Computer Organization and Architecture",
      "subdomain": "Input/Output Systems",
      "topic": "I/O Controllers"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Fault Models",
      "topic": "Stuck-At Faults"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Fault Models",
      "topic": "Bridging Faults"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Fault Models",
      "topic": "Delay Faults"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Fault Models",
      "topic": "Transistor-Level Faults"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Fault Models",
      "topic": "Fault Coverage"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Combinational Circuit Testing"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Sequential Circuit Testing"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Path Sensitization"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Test Pattern Generation"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Automatic Test Pattern Generation (ATPG)"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Built-In Self-Test (BIST)"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Boundary Scan Testing (JTAG)"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Testing Techniques",
      "topic": "Scan Chain Design"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Design for Testability (DFT)",
      "topic": "Controllability and Observability"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Design for Testability (DFT)",
      "topic": "Scan Design"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Design for Testability (DFT)",
      "topic": "Partial Scan"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Design for Testability (DFT)",
      "topic": "Full Scan"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Design for Testability (DFT)",
      "topic": "Test Point Insertion"
    },
    {
      "domain": "Fault Diagnosis and Testing",
      "subdomain": "Design for Testability (DFT)",
      "topic": "DFT Guidelines"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Low-Power Design",
      "topic": "Power Dissipation Sources"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Low-Power Design",
      "topic": "Static Power Dissipation"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Low-Power Design",
      "topic": "Dynamic Power Dissipation"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Low-Power Design",
      "topic": "Clock Gating"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Low-Power Design",
      "topic": "Power Gating"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Low-Power Design",
      "topic": "Voltage Scaling"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Low-Power Design",
      "topic": "Low-Power Design Techniques"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "High-Speed Design",
      "topic": "Timing Constraints"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "High-Speed Design",
      "topic": "Critical Path Analysis"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "High-Speed Design",
      "topic": "Pipelining Techniques"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "High-Speed Design",
      "topic": "Retiming"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "High-Speed Design",
      "topic": "Parallel Processing"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "High-Speed Design",
      "topic": "Performance Optimization"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Instrumentation and Interfacing",
      "topic": "Signal Conditioning"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Instrumentation and Interfacing",
      "topic": "Level Shifters"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Instrumentation and Interfacing",
      "topic": "Bus Interfaces"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Instrumentation and Interfacing",
      "topic": "Serial Communication (UART, SPI, I2C)"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Instrumentation and Interfacing",
      "topic": "Parallel Communication"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "Instrumentation and Interfacing",
      "topic": "Oscilloscope and Logic Analyzer Usage"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "System Design Methodology",
      "topic": "Top-Down Design"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "System Design Methodology",
      "topic": "Bottom-Up Design"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "System Design Methodology",
      "topic": "Hierarchical Design"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "System Design Methodology",
      "topic": "Modular Design"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "System Design Methodology",
      "topic": "Design Verification"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "System Design Methodology",
      "topic": "Simulation and Testing"
    },
    {
      "domain": "Advanced Digital Design Topics",
      "subdomain": "System Design Methodology",
      "topic": "Documentation and Reporting"
    }
  ],
  "stats": {
    "entry_count": 425,
    "input_tokens": 5981,
    "output_tokens": 12208,
    "cost_usd": 0.0323143,
    "latency_ms": 47824.32746887207,
    "duration_seconds": 6.440937
  }
}