{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@alteralm.mcmaster.ca " "Can't contact license server \"27000@alteralm.mcmaster.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1680733139491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680733139499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680733139500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 18:18:59 2023 " "Processing started: Wed Apr 05 18:18:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680733139500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733139500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733139501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680733140013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680733140013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_address_select.v 1 1 " "Found 1 design units, including 1 entities, in source file write_address_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address_select " "Found entity 1: write_address_select" {  } { { "write_address_select.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/write_address_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_register " "Found entity 1: temp_register" {  } { { "temp_register.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/temp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file result_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_mux " "Found entity 1: result_mux" {  } { { "result_mux.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/result_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op2_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file op2_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 op2_mux " "Found entity 1: op2_mux" {  } { { "op2_mux.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/op2_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file op1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 op1_mux " "Found entity 1: op1_mux" {  } { { "op1_mux.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/op1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/lab5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extractor.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extractor " "Found entity 1: immediate_extractor" {  } { { "immediate_extractor.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/immediate_extractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_counter " "Found entity 1: delay_counter" {  } { { "delay_counter.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/delay_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "br BR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"br\" differs only in case from object \"BR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "brz BRZ control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"brz\" differs only in case from object \"BRZ\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addi ADDI control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"addi\" differs only in case from object \"ADDI\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subi SUBI control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"subi\" differs only in case from object \"SUBI\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sr0 SR0 control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"sr0\" differs only in case from object \"SR0\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "srh0 SRH0 control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"srh0\" differs only in case from object \"SRH0\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clr CLR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"clr\" differs only in case from object \"CLR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mov MOV control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"mov\" differs only in case from object \"MOV\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mova MOVA control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"mova\" differs only in case from object \"MOVA\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movr MOVR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"movr\" differs only in case from object \"MOVR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movrhs MOVRHS control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"movrhs\" differs only in case from object \"MOVRHS\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733149213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "branch_logic.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/branch_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733149223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stepper_signals lab5.v(123) " "Verilog HDL Implicit Net warning at lab5.v(123): created implicit net for \"stepper_signals\"" {  } { { "lab5.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/lab5.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733149224 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "branch branch_logic.v(7) " "Verilog HDL Procedural Assignment error at branch_logic.v(7): object \"branch\" on left-hand side of assignment must have a variable data type" {  } { { "branch_logic.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/branch_logic.v" 7 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680733149224 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "branch branch_logic.v(9) " "Verilog HDL Procedural Assignment error at branch_logic.v(9): object \"branch\" on left-hand side of assignment must have a variable data type" {  } { { "branch_logic.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/branch_logic.v" 9 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680733149224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680733149319 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 05 18:19:09 2023 " "Processing ended: Wed Apr 05 18:19:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680733149319 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680733149319 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680733149319 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149319 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733149933 ""}
