# min_sys_riscv
Minimal system with risk picorv32 : asm startup + c example + verilog system + testbench + Makefile
Inclkudes intel-FPGA (quartus17) project and files for synthesis on DE10lite FPGA Board.
Status : 
simulation : ok 
synthesis : ok
Design for education purpose. 
From JOKlein, Dept GEii-1,IUT Cachan, Univ Paris-Saclay. 
