#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+define+DEBUG=1' 'testbench/rs_final_test.sv' 'sys_defs.svh' 'RS.vg' '/afs/umich.edu/class/eecs470/lib/verilog/lec25dscc25.v' '-o' 'syn_simv'  -static_dbgen_only -daidir=$1 2>&1
