
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.079005                       # Number of seconds simulated
sim_ticks                                 79004571000                       # Number of ticks simulated
final_tick                                79004571000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44224                       # Simulator instruction rate (inst/s)
host_op_rate                                    51273                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17617108                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                  4484.54                       # Real time elapsed on the host
sim_insts                                   198322379                       # Number of instructions simulated
sim_ops                                     229933772                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1154560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2471360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3614272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7240192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1154560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1154560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2916864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2916864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            38615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              113128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14613838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           31281228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      45747631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91642697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14613838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14613838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36920193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36920193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36920193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14613838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          31281228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     45747631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            128562890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      113128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45576                       # Number of write requests accepted
system.mem_ctrls.readBursts                    113128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7124928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  115264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2915392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7240192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2916864                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1801                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3055                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   79004500000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                113128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.160534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.266694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.745523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18859     43.24%     43.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12104     27.75%     70.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4546     10.42%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2333      5.35%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1364      3.13%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          905      2.07%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          569      1.30%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          414      0.95%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2523      5.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43617                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.755064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.572846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2665     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2666                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.086647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.030676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.433842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1490     55.89%     55.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.88%     57.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              812     30.46%     88.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      6.49%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      2.44%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               39      1.46%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.90%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.26%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2666                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4695667356                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6783048606                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  556635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42179.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60929.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        90.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    82956                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     497810.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                158743620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 84347670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               421117200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              129899700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5015462400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2561892360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            262842240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12170989980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7199866080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7441250280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            35447857260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            448.681093                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          72698674876                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    492799757                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2131590000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27258249750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  18749571522                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3681467117                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  26690892854                       # Time in different power states
system.mem_ctrls_1.actEnergy                152731740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81178845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               373757580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              107886960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4821236160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2612491830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            251154720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11390177760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      6982044000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7949135640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            34723569045                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            439.513418                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          72617571467                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    468534500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2049214000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  29456573250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18182534359                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3869251033                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  24978463858                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                43242643                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24553503                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1708965                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24550501                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19344124                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.793194                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6693485                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             185423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2222308                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2167184                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            55124                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        94576                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        158009143                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5925023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      247208492                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    43242643                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28204793                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     147796512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3439086                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 6117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           266                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        15768                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  83878751                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 67470                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          155463229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.840371                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.088438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18047143     11.61%     11.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 52335935     33.66%     45.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21466432     13.81%     59.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 63613719     40.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            155463229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.273672                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.564520                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12627933                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21729867                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 112301891                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7113631                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1689907                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18442265                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 30216                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              268695983                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               6695589                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1689907                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21074489                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11438425                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         281867                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 110670206                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10308335                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              261913701                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3238275                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2908539                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2449449                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 200116                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2206771                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           348809413                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1236863958                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        345957251                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760756                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 43048656                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6182                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14638635                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30007371                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23914247                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1171868                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5694219                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  258587660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11919                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 243509629                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2076667                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        28665806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     86745780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            404                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     155463229                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.566349                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.035668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32260055     20.75%     20.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33374474     21.47%     42.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            60897467     39.17%     81.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27385289     17.62%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1545366      0.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 578      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       155463229                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38765341     75.21%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1197      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8146380     15.80%     91.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4631301      8.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             189303008     77.74%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1824808      0.75%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29662423     12.18%     90.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22716408      9.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              243509629                       # Type of FU issued
system.cpu.iq.rate                           1.541111                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51544231                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.211672                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          696103341                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         287276594                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    239260793                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295053822                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           698094                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4396171                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4590                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11301                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2112965                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1065025                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         66105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1689907                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3240575                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                289874                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           258599591                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30007371                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             23914247                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6168                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  22100                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                252076                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11301                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1018537                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       734559                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1753096                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             241148034                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28799080                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2361595                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                     51176415                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35908399                       # Number of branches executed
system.cpu.iew.exec_stores                   22377335                       # Number of stores executed
system.cpu.iew.exec_rate                     1.526165                       # Inst execution rate
system.cpu.iew.wb_sent                      239402238                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     239260809                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155907295                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361849765                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.514221                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.430862                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        25449602                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1679337                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    151444425                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.518272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.820769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     48910532     32.30%     32.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50244806     33.18%     65.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24644599     16.27%     81.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9551466      6.31%     88.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6396909      4.22%     92.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3560540      2.35%     94.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2643405      1.75%     96.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1442740      0.95%     97.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4049428      2.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    151444425                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322379                       # Number of instructions committed
system.cpu.commit.committedOps              229933772                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643071                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035372                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897324     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933772                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4049428                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    402777409                       # The number of ROB reads
system.cpu.rob.rob_writes                   514790950                       # The number of ROB writes
system.cpu.timesIdled                           30189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2545914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322379                       # Number of Instructions Simulated
system.cpu.committedOps                     229933772                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.796729                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.796729                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.255132                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.255132                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                298624699                       # number of integer regfile reads
system.cpu.int_regfile_writes               170995757                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 823716241                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142006107                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48747138                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            687519                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.295424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46435615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            688543                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.440400                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.295424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          659                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96347003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96347003                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25718084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25718084                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20705813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20705813                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5865                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5865                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46423897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46423897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46423897                       # number of overall hits
system.cpu.dcache.overall_hits::total        46423897                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       687123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        687123                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       706494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       706494                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          162                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1393617                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1393617                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1393617                       # number of overall misses
system.cpu.dcache.overall_misses::total       1393617                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10055643500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10055643500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7914716979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7914716979                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1683500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1683500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  17970360479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17970360479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  17970360479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17970360479                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26405207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26405207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47817514                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47817514                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47817514                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47817514                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026022                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032995                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.026879                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026879                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029144                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029144                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029144                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14634.415527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14634.415527                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11202.808487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11202.808487                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 10391.975309                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10391.975309                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12894.762678                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12894.762678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12894.762678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12894.762678                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       616628                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56276                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.401210                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.957211                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       687519                       # number of writebacks
system.cpu.dcache.writebacks::total            687519                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       185196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       185196                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       519857                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       519857                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          162                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       705053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       705053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       705053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       705053                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       501927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       501927                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186637                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186637                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       688564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       688564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       688564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       688564                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6848419500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6848419500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2572269164                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2572269164                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9420688664                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9420688664                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9420688664                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9420688664                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014400                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13644.254045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13644.254045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13782.203765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13782.203765                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13681.645663                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13681.645663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13681.645663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13681.645663                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            292744                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.942848                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            83572091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            293000                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            285.228980                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.942848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         168050345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        168050345                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     83572091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        83572091                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      83572091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         83572091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     83572091                       # number of overall hits
system.cpu.icache.overall_hits::total        83572091                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       306571                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        306571                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       306571                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         306571                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       306571                       # number of overall misses
system.cpu.icache.overall_misses::total        306571                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4359338715                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4359338715                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4359338715                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4359338715                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4359338715                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4359338715                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     83878662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     83878662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     83878662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     83878662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     83878662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     83878662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003655                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003655                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003655                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003655                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003655                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003655                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14219.670859                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14219.670859                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14219.670859                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14219.670859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14219.670859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14219.670859                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       382252                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             16177                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.629350                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       292744                       # number of writebacks
system.cpu.icache.writebacks::total            292744                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        13550                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13550                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        13550                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13550                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        13550                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13550                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       293021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       293021                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       293021                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       293021                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       293021                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       293021                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3938275240                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3938275240                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3938275240                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3938275240                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3938275240                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3938275240                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003493                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003493                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003493                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003493                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13440.249129                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13440.249129                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13440.249129                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13440.249129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13440.249129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13440.249129                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1423329                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1425521                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1937                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                172791                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    102696                       # number of replacements
system.l2.tags.tagsinuse                  3951.073424                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2343000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3667.999430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   283.073994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964618                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           130                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031738                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953369                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16684879                       # Number of tag accesses
system.l2.tags.data_accesses                 16684879                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       536456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536456                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       438644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           438644                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172939                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          274954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             274954                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         474287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            474287                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                274954                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                647226                       # number of demand (read+write) hits
system.l2.demand_hits::total                   922180                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               274954                       # number of overall hits
system.l2.overall_hits::cpu.data               647226                       # number of overall hits
system.l2.overall_hits::total                  922180                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13688                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18045                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18045                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27629                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18045                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41317                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59362                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18045                       # number of overall misses
system.l2.overall_misses::cpu.data              41317                       # number of overall misses
system.l2.overall_misses::total                 59362                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        21000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1141132000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1141132000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1835182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1835182500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   2991975500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2991975500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1835182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4133107500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5968290000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1835182500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4133107500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5968290000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       536456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       438644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       438644                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               21                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       292999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         292999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       501916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        501916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            292999                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            688543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               981542                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           292999                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           688543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              981542                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073344                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.061587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061587                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.055047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055047                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061587                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060478                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061587                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060478                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data         1000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 83367.329047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83367.329047                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101700.332502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101700.332502                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108291.125267                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108291.125267                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101700.332502                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100034.065881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100540.581517                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101700.332502                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100034.065881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100540.581517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11345                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45577                       # number of writebacks
system.l2.writebacks::total                     45577                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2230                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2230                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          473                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          473                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2703                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2708                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2703                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2708                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       240982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         240982                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11458                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18040                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27156                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          38614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         38614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       240982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           297636                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5149499374                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5149499374                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       324000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    989738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    989738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1726627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1726627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2798762500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2798762500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1726627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3788501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5515128000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1726627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3788501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5149499374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10664627374                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.061570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054105                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303233                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21368.813330                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21368.813330                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15428.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15428.571429                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86379.691046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86379.691046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95711.031042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95711.031042                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103062.398733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103062.398733                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95711.031042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98112.109598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97347.548275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95711.031042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98112.109598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21368.813330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35831.107037                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        215845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       107851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             101670                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45576                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57119                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               22                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11458                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11458                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         101670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       328973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 328973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10157056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10157056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            113150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  113150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              113150                       # Request fanout histogram
system.membus.reqLayer0.occupancy           445542795                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          595157917                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1961848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       980282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5986                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184527                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79004571000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            794937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       443807                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57119                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           262581                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186627                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        293021                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       501916                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       878764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2064647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2943411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     37487552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88067968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              125555520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          365299                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2918336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1346862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141464                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348499                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1156330     85.85%     85.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190532     14.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1346862                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1961187000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         439605851                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1032859930                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
