============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Jun 11 2024  11:44:08 am
  Module:                 asy
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (653 ps) Late External Delay Assertion at pin count[2]
          Group: clk
     Startpoint: (R) count_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) count[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=     653                  

Exceptions/Constraints:
  output_delay             1000            constraints_top.sdc_line_6_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[2]/CK -       -     R     (arrival)      4    -   100     -       0    (-,-) 
  count_reg[2]/Q  -       CK->Q F     DFFQXL         3  4.3    75   347     347    (-,-) 
  count[2]        <<<     -     F     (port)         -    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------


