<?xml version="1.0" encoding="UTF-8"?>
<attn_node model_ec="P10_10" name="CFIR_PAUE_UCS" reg_type="SCOM">
    <register name="CFIR_PAUE_LOCAL_XSTOP">
        <instance addr="0x10040003" reg_inst="0"/>
        <instance addr="0x11040003" reg_inst="1"/>
    </register>
    <register name="CFIR_PAUE_LOCAL_XSTOP_MASK">
        <instance addr="0x10040043" reg_inst="0"/>
        <instance addr="0x11040043" reg_inst="1"/>
    </register>
    <rule attn_type="UCS" node_inst="0:1">
        <expr type="and">
            <expr type="reg" value1="CFIR_PAUE_LOCAL_XSTOP"/>
            <expr type="not">
                <expr type="reg" value1="CFIR_PAUE_LOCAL_XSTOP_MASK"/>
            </expr>
            <expr type="int" value1="0x0FFFFFFFFFFFFFFF"/>
        </expr>
    </rule>
    <bit child_node="PAU_LOCAL_FIR" node_inst="0,1" pos="4">Local FIR</bit>
    <bit child_node="PAU_FIR_0" node_inst="0,3" pos="5">Local FIR register for the PAU (1 of 3)</bit>
    <bit child_node="PAU_FIR_1" node_inst="0,3" pos="6">Local FIR register for the PAU (2 of 3)</bit>
    <bit child_node="PAU_FIR_2" node_inst="0,3" pos="7">Local FIR register for the PAU (3 of 3)</bit>
    <bit child_node="PAU_PHY_FIR" node_inst="0,1" pos="13">Local FIR register for the chip pervasive logic</bit>
    <bit child_node="PAU_DL_FIR" node_inst="0,1" pos="14">Local FIR register for the chip pervasive logic</bit>
</attn_node>
