<stg><name>aes_round_Pipeline_mixColumnsLoop</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc15.i:0 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc15.i:1 %icmp_ln337 = icmp_eq  i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc15.i:3 %add_ln337 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln337"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15.i:4 %br_ln337 = br i1 %icmp_ln337, void %for.inc15.i.split, void %for.inc.i15.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="3">
<![CDATA[
for.inc15.i.split:0 %zext_ln337 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln337"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:3 %state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln337

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:4 %cpy = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="cpy"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc15.i.split:5 %xor_ln343 = xor i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln343"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
for.inc15.i.split:6 %zext_ln343 = zext i3 %xor_ln343

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:7 %state_addr_1 = getelementptr i8 %state, i64 0, i64 %zext_ln343

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:8 %cpy_1 = load i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="cpy_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:45 %store_ln337 = store i3 %add_ln337, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
for.inc.i15.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:4 %cpy = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="cpy"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:8 %cpy_1 = load i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="cpy_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc15.i.split:9 %zext_ln343_1_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln343_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
for.inc15.i.split:10 %zext_ln343_1 = zext i4 %zext_ln343_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:11 %state_addr_2 = getelementptr i8 %state, i64 0, i64 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:12 %cpy_2 = load i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="cpy_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="3">
<![CDATA[
for.inc15.i.split:13 %sext_ln343 = sext i3 %xor_ln343

]]></Node>
<StgValue><ssdm name="sext_ln343"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.inc15.i.split:14 %zext_ln343_2 = zext i4 %sext_ln343

]]></Node>
<StgValue><ssdm name="zext_ln343_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:15 %state_addr_3 = getelementptr i8 %state, i64 0, i64 %zext_ln343_2

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:16 %cpy_3 = load i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="cpy_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:12 %cpy_2 = load i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="cpy_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:16 %cpy_3 = load i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="cpy_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:17 %tmp = call i8 @galois_multiplication, i8 %cpy, i4 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:24 %tmp_4 = call i8 @galois_multiplication, i8 %cpy_1, i4 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:25 %tmp_5 = call i8 @galois_multiplication, i8 %cpy, i4 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="41" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:18 %tmp_1 = call i8 @galois_multiplication, i8 %cpy_3, i4 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:19 %tmp_2 = call i8 @galois_multiplication, i8 %cpy_2, i4 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:26 %tmp_6 = call i8 @galois_multiplication, i8 %cpy_2, i4 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:27 %xor_ln372_2 = xor i8 %tmp_5, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln372_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:28 %xor_ln372_1 = xor i8 %tmp_1, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln372_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:29 %xor_ln372 = xor i8 %xor_ln372_1, i8 %xor_ln372_2

]]></Node>
<StgValue><ssdm name="xor_ln372"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:20 %tmp_3 = call i8 @galois_multiplication, i8 %cpy_1, i4 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:21 %xor_ln367_2 = xor i8 %tmp_3, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln367_2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:22 %xor_ln367_1 = xor i8 %tmp_1, i8 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln367_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:23 %xor_ln367 = xor i8 %xor_ln367_1, i8 %xor_ln367_2

]]></Node>
<StgValue><ssdm name="xor_ln367"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:30 %tmp_7 = call i8 @galois_multiplication, i8 %cpy_2, i4 2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:31 %tmp_8 = call i8 @galois_multiplication, i8 %cpy_1, i4 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:42 %store_ln352 = store i8 %xor_ln372, i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="54" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:32 %tmp_9 = call i8 @galois_multiplication, i8 %cpy_3, i4 3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:33 %xor_ln377_1 = xor i8 %tmp_7, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln377_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:34 %xor_ln377_2 = xor i8 %tmp_9, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln377_2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:35 %xor_ln377 = xor i8 %xor_ln377_2, i8 %xor_ln377_1

]]></Node>
<StgValue><ssdm name="xor_ln377"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:36 %tmp_s = call i8 @galois_multiplication, i8 %cpy_3, i4 2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:37 %tmp_10 = call i8 @galois_multiplication, i8 %cpy, i4 3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:38 %xor_ln382_1 = xor i8 %tmp_8, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln382_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:39 %xor_ln382_2 = xor i8 %tmp_s, i8 %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln382_2"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:40 %xor_ln382 = xor i8 %xor_ln382_2, i8 %xor_ln382_1

]]></Node>
<StgValue><ssdm name="xor_ln382"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc15.i.split:41 %store_ln352 = store i8 %xor_ln367, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15.i.split:1 %specpipeline_ln339 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln339"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i.split:2 %specloopname_ln332 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln332"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc15.i.split:43 %store_ln352 = store i8 %xor_ln377, i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc15.i.split:44 %store_ln352 = store i8 %xor_ln382, i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i.split:46 %br_ln337 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
