# RISCV RV32I Single Cycle Processor Core

## Specs
- Instruction Set Architecture: RISC-V RV32I
- Architecture: Single-cycle
- Data width: 32 bits
- Address width: 32 bits
- Registers: 32 x 32-bit registers

## Major Components

### Program Counter

### Register File

### Instruction Memory

### ALU

### Instruction Decoder

### Control Unit

### Data Memory

## Instruction Set

## Design Decisions

### Why single cycle?
- Simpler to build and Verify

