{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 22:10:21 2013 " "Info: Processing started: Tue Nov 26 22:10:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Info (12023): Found entity 1: register_8bit" {  } { { "register_8bit.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/register_8bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register_8bit_ir " "Info (12023): Found entity 2: register_8bit_ir" {  } { { "register_8bit.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/register_8bit.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Info (12023): Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/mux2to1_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_2bit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_2bit " "Info (12023): Found entity 1: mux2to1_2bit" {  } { { "mux2to1_2bit.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/mux2to1_2bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1_8bit.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file mux5to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_8bit " "Info (12023): Found entity 1: mux4to1_8bit" {  } { { "mux5to1_8bit.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/mux5to1_8bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux5to1_8bit " "Info (12023): Found entity 2: mux5to1_8bit" {  } { { "mux5to1_8bit.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/mux5to1_8bit.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualmem.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file dualmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualMem " "Info (12023): Found entity 1: DualMem" {  } { { "DualMem.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/DualMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Info (12023): Found entity 1: multicycle" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Info (12023): Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/DataMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/ALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info (12023): Found entity 1: RF" {  } { { "RF.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/RF.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zExtend " "Info (12023): Found entity 1: zExtend" {  } { { "extend.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/extend.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sExtend " "Info (12023): Found entity 2: sExtend" {  } { { "extend.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/extend.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseHEXs " "Info (12023): Found entity 1: chooseHEXs" {  } { { "HEX.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/HEX.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 HEXs " "Info (12023): Found entity 2: HEXs" {  } { { "HEX.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/HEX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 HEX " "Info (12023): Found entity 3: HEX" {  } { { "HEX.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/HEX.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataHazardControl " "Info (12023): Found entity 1: DataHazardControl" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 FSMExecute " "Info (12023): Found entity 2: FSMExecute" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 FSMWB " "Info (12023): Found entity 3: FSMWB" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 572 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info (12023): Found entity 1: memory" {  } { { "memory.bdf" "" { Schematic "Z:/processor_v3_verilogReset/processor_v3_verilog/memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicycle " "Info (12127): Elaborating entity \"multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multicycle.v(309) " "Warning (10230): Verilog HDL assignment warning at multicycle.v(309): truncated value with size 32 to match size of target (1)" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multicycle.v(353) " "Warning (10230): Verilog HDL assignment warning at multicycle.v(353): truncated value with size 32 to match size of target (16)" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG multicycle.v(37) " "Warning (10034): Output port \"LEDG\" at multicycle.v(37) has no driver" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR multicycle.v(38) " "Warning (10034): Output port \"LEDR\" at multicycle.v(38) has no driver" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXs HEXs:HEX_display " "Info (12128): Elaborating entity \"HEXs\" for hierarchy \"HEXs:HEX_display\"" {  } { { "multicycle.v" "HEX_display" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEXs:HEX_display\|HEX:hex0 " "Info (12128): Elaborating entity \"HEX\" for hierarchy \"HEXs:HEX_display\|HEX:hex0\"" {  } { { "HEX.v" "hex0" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/HEX.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMExecute FSMExecute:FSMExecute " "Info (12128): Elaborating entity \"FSMExecute\" for hierarchy \"FSMExecute:FSMExecute\"" {  } { { "multicycle.v" "FSMExecute" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_in2_mux_ctrl FSM.v(447) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(447): inferring latch(es) for variable \"ALU_in2_mux_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop FSM.v(447) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(447): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_in1_mux_ctrl FSM.v(447) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(447): inferring latch(es) for variable \"ALU_in1_mux_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSel FSM.v(447) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(447): inferring latch(es) for variable \"PCSel\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "squashIR1 FSM.v(447) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(447): inferring latch(es) for variable \"squashIR1\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "squashIR2 FSM.v(447) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(447): inferring latch(es) for variable \"squashIR2\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squashIR2 FSM.v(560) " "Info (10041): Inferred latch for \"squashIR2\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squashIR1 FSM.v(560) " "Info (10041): Inferred latch for \"squashIR1\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSel FSM.v(560) " "Info (10041): Inferred latch for \"PCSel\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[0\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[0\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[1\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[1\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[2\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[2\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[3\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[3\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[4\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[4\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[5\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[5\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[6\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[6\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in1_mux_ctrl\[7\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in1_mux_ctrl\[7\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] FSM.v(560) " "Info (10041): Inferred latch for \"ALUop\[0\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] FSM.v(560) " "Info (10041): Inferred latch for \"ALUop\[1\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] FSM.v(560) " "Info (10041): Inferred latch for \"ALUop\[2\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in2_mux_ctrl\[0\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in2_mux_ctrl\[0\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in2_mux_ctrl\[1\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in2_mux_ctrl\[1\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_in2_mux_ctrl\[2\] FSM.v(560) " "Info (10041): Inferred latch for \"ALU_in2_mux_ctrl\[2\]\" at FSM.v(560)" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMWB FSMWB:FSMWB " "Info (12128): Elaborating entity \"FSMWB\" for hierarchy \"FSMWB:FSMWB\"" {  } { { "multicycle.v" "FSMWB" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataHazardControl DataHazardControl:DataHazardControl " "Info (12128): Elaborating entity \"DataHazardControl\" for hierarchy \"DataHazardControl:DataHazardControl\"" {  } { { "multicycle.v" "DataHazardControl" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:DataMem " "Info (12128): Elaborating entity \"memory\" for hierarchy \"memory:DataMem\"" {  } { { "multicycle.v" "DataMem" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_8bit memory:DataMem\|mux2to1_8bit:inst3 " "Info (12128): Elaborating entity \"mux2to1_8bit\" for hierarchy \"memory:DataMem\|mux2to1_8bit:inst3\"" {  } { { "memory.bdf" "inst3" { Schematic "Z:/processor_v3_verilogReset/processor_v3_verilog/memory.bdf" { { 48 656 792 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualMem memory:DataMem\|DualMem:inst " "Info (12128): Elaborating entity \"DualMem\" for hierarchy \"memory:DataMem\|DualMem:inst\"" {  } { { "memory.bdf" "inst" { Schematic "Z:/processor_v3_verilogReset/processor_v3_verilog/memory.bdf" { { 176 376 632 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component\"" {  } { { "DualMem.v" "altsyncram_component" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/DualMem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component\"" {  } { { "DualMem.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/DualMem.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file wk4test2.mif " "Info (12134): Parameter \"init_file\" = \"wk4test2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info (12134): Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DualMem.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/DualMem.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv82.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv82 " "Info (12023): Found entity 1: altsyncram_pv82" {  } { { "db/altsyncram_pv82.tdf" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/db/altsyncram_pv82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv82 memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component\|altsyncram_pv82:auto_generated " "Info (12128): Elaborating entity \"altsyncram_pv82\" for hierarchy \"memory:DataMem\|DualMem:inst\|altsyncram:altsyncram_component\|altsyncram_pv82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_8bit mux4to1_8bit:DataMem_data_BP_mux " "Info (12128): Elaborating entity \"mux4to1_8bit\" for hierarchy \"mux4to1_8bit:DataMem_data_BP_mux\"" {  } { { "multicycle.v" "DataMem_data_BP_mux" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "multicycle.v" "ALU" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1_8bit mux5to1_8bit:ALU_in1_mux " "Info (12128): Elaborating entity \"mux5to1_8bit\" for hierarchy \"mux5to1_8bit:ALU_in1_mux\"" {  } { { "multicycle.v" "ALU_in1_mux" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF_block " "Info (12128): Elaborating entity \"RF\" for hierarchy \"RF:RF_block\"" {  } { { "multicycle.v" "RF_block" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_ir register_8bit_ir:IR1_reg " "Info (12128): Elaborating entity \"register_8bit_ir\" for hierarchy \"register_8bit_ir:IR1_reg\"" {  } { { "multicycle.v" "IR1_reg" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_2bit mux2to1_2bit:RWSel_mux " "Info (12128): Elaborating entity \"mux2to1_2bit\" for hierarchy \"mux2to1_2bit:RWSel_mux\"" {  } { { "multicycle.v" "RWSel_mux" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:MDR_reg " "Info (12128): Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:MDR_reg\"" {  } { { "multicycle.v" "MDR_reg" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sExtend sExtend:SE4 " "Info (12128): Elaborating entity \"sExtend\" for hierarchy \"sExtend:SE4\"" {  } { { "multicycle.v" "SE4" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zExtend zExtend:ZE3 " "Info (12128): Elaborating entity \"zExtend\" for hierarchy \"zExtend:ZE3\"" {  } { { "multicycle.v" "ZE3" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zExtend zExtend:ZE5 " "Info (12128): Elaborating entity \"zExtend\" for hierarchy \"zExtend:ZE5\"" {  } { { "multicycle.v" "ZE5" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSMExecute:FSMExecute\|ALUop\[2\] FSMExecute:FSMExecute\|ALU_in2_mux_ctrl\[2\] " "Info (13026): Duplicate LATCH primitive \"FSMExecute:FSMExecute\|ALUop\[2\]\" merged with LATCH primitive \"FSMExecute:FSMExecute\|ALU_in2_mux_ctrl\[2\]\"" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 560 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSMExecute:FSMExecute\|squashIR1 FSMExecute:FSMExecute\|squashIR2 " "Info (13026): Duplicate LATCH primitive \"FSMExecute:FSMExecute\|squashIR1\" merged with LATCH primitive \"FSMExecute:FSMExecute\|squashIR2\"" {  } { { "FSM.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/FSM.v" 422 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "register_8bit.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/register_8bit.v" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning (21074): Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "multicycle.v" "" { Text "Z:/processor_v3_verilogReset/processor_v3_verilog/multicycle.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Info (21057): Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info (21059): Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Info (21061): Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info (21064): Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 22:10:27 2013 " "Info: Processing ended: Tue Nov 26 22:10:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
