#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e1c182cc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001e1c18c4800_0 .net "PC", 31 0, L_000001e1c19540b0;  1 drivers
v000001e1c18c55c0_0 .net "cycles_consumed", 31 0, v000001e1c18c5700_0;  1 drivers
v000001e1c18c4940_0 .var "input_clk", 0 0;
v000001e1c18c4bc0_0 .var "rst", 0 0;
S_000001e1c1659f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001e1c182cc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001e1c18013d0 .functor NOR 1, v000001e1c18c4940_0, v000001e1c18aead0_0, C4<0>, C4<0>;
L_000001e1c1801c20 .functor AND 1, v000001e1c1894bf0_0, v000001e1c1894790_0, C4<1>, C4<1>;
L_000001e1c1800b80 .functor AND 1, L_000001e1c1801c20, L_000001e1c18c4120, C4<1>, C4<1>;
L_000001e1c1801d00 .functor AND 1, v000001e1c1883e70_0, v000001e1c1883dd0_0, C4<1>, C4<1>;
L_000001e1c18014b0 .functor AND 1, L_000001e1c1801d00, L_000001e1c18c4300, C4<1>, C4<1>;
L_000001e1c1801ec0 .functor AND 1, v000001e1c18ae490_0, v000001e1c18ae0d0_0, C4<1>, C4<1>;
L_000001e1c1802400 .functor AND 1, L_000001e1c1801ec0, L_000001e1c18c4440, C4<1>, C4<1>;
L_000001e1c1801670 .functor AND 1, v000001e1c1894bf0_0, v000001e1c1894790_0, C4<1>, C4<1>;
L_000001e1c1801520 .functor AND 1, L_000001e1c1801670, L_000001e1c18c48a0, C4<1>, C4<1>;
L_000001e1c1800a30 .functor AND 1, v000001e1c1883e70_0, v000001e1c1883dd0_0, C4<1>, C4<1>;
L_000001e1c1801910 .functor AND 1, L_000001e1c1800a30, L_000001e1c18c57a0, C4<1>, C4<1>;
L_000001e1c1801fa0 .functor AND 1, v000001e1c18ae490_0, v000001e1c18ae0d0_0, C4<1>, C4<1>;
L_000001e1c1800b10 .functor AND 1, L_000001e1c1801fa0, L_000001e1c18c4c60, C4<1>, C4<1>;
L_000001e1c18cb0f0 .functor NOT 1, L_000001e1c18013d0, C4<0>, C4<0>, C4<0>;
L_000001e1c18c9aa0 .functor NOT 1, L_000001e1c18013d0, C4<0>, C4<0>, C4<0>;
L_000001e1c18d40a0 .functor NOT 1, L_000001e1c18013d0, C4<0>, C4<0>, C4<0>;
L_000001e1c18d4e30 .functor NOT 1, L_000001e1c18013d0, C4<0>, C4<0>, C4<0>;
L_000001e1c18d4c00 .functor NOT 1, L_000001e1c18013d0, C4<0>, C4<0>, C4<0>;
L_000001e1c19540b0 .functor BUFZ 32, v000001e1c18abbf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1c18b0790_0 .net "EX1_ALU_OPER1", 31 0, L_000001e1c18cb390;  1 drivers
v000001e1c18b0330_0 .net "EX1_ALU_OPER2", 31 0, L_000001e1c18d31c0;  1 drivers
v000001e1c18b1ff0_0 .net "EX1_PC", 31 0, v000001e1c1892f30_0;  1 drivers
v000001e1c18b1a50_0 .net "EX1_PFC", 31 0, v000001e1c1891db0_0;  1 drivers
v000001e1c18b17d0_0 .net "EX1_PFC_to_IF", 31 0, L_000001e1c18c1920;  1 drivers
v000001e1c18b2090_0 .net "EX1_forward_to_B", 31 0, v000001e1c1893250_0;  1 drivers
v000001e1c18aff70_0 .net "EX1_is_beq", 0 0, v000001e1c1892c10_0;  1 drivers
v000001e1c18b1af0_0 .net "EX1_is_bne", 0 0, v000001e1c1893390_0;  1 drivers
v000001e1c18b0ab0_0 .net "EX1_is_jal", 0 0, v000001e1c1893430_0;  1 drivers
v000001e1c18b24f0_0 .net "EX1_is_jr", 0 0, v000001e1c1893b10_0;  1 drivers
v000001e1c18b0650_0 .net "EX1_is_oper2_immed", 0 0, v000001e1c1893610_0;  1 drivers
v000001e1c18b0fb0_0 .net "EX1_memread", 0 0, v000001e1c1892d50_0;  1 drivers
v000001e1c18b2310_0 .net "EX1_memwrite", 0 0, v000001e1c1892170_0;  1 drivers
v000001e1c18b2130_0 .net "EX1_opcode", 11 0, v000001e1c1892350_0;  1 drivers
v000001e1c18b1cd0_0 .net "EX1_predicted", 0 0, v000001e1c1893cf0_0;  1 drivers
v000001e1c18b1f50_0 .net "EX1_rd_ind", 4 0, v000001e1c18923f0_0;  1 drivers
v000001e1c18b1410_0 .net "EX1_rd_indzero", 0 0, v000001e1c1893750_0;  1 drivers
v000001e1c18b23b0_0 .net "EX1_regwrite", 0 0, v000001e1c1892e90_0;  1 drivers
v000001e1c18b08d0_0 .net "EX1_rs1", 31 0, v000001e1c1892cb0_0;  1 drivers
v000001e1c18b1870_0 .net "EX1_rs1_ind", 4 0, v000001e1c1893d90_0;  1 drivers
v000001e1c18b15f0_0 .net "EX1_rs2", 31 0, v000001e1c1891f90_0;  1 drivers
v000001e1c18b1c30_0 .net "EX1_rs2_ind", 4 0, v000001e1c1892850_0;  1 drivers
v000001e1c18b2450_0 .net "EX1_rs2_out", 31 0, L_000001e1c18d3460;  1 drivers
v000001e1c18b1370_0 .net "EX2_ALU_OPER1", 31 0, v000001e1c18946f0_0;  1 drivers
v000001e1c18b19b0_0 .net "EX2_ALU_OPER2", 31 0, v000001e1c18943d0_0;  1 drivers
v000001e1c18b21d0_0 .net "EX2_ALU_OUT", 31 0, L_000001e1c18c1ec0;  1 drivers
v000001e1c18b1b90_0 .net "EX2_PC", 31 0, v000001e1c18952d0_0;  1 drivers
v000001e1c18b1910_0 .net "EX2_PFC_to_IF", 31 0, v000001e1c1895730_0;  1 drivers
v000001e1c18b1050_0 .net "EX2_forward_to_B", 31 0, v000001e1c18957d0_0;  1 drivers
v000001e1c18b2270_0 .net "EX2_is_beq", 0 0, v000001e1c18955f0_0;  1 drivers
v000001e1c18afd90_0 .net "EX2_is_bne", 0 0, v000001e1c1895870_0;  1 drivers
v000001e1c18b1190_0 .net "EX2_is_jal", 0 0, v000001e1c18954b0_0;  1 drivers
v000001e1c18b0830_0 .net "EX2_is_jr", 0 0, v000001e1c1895550_0;  1 drivers
v000001e1c18b1d70_0 .net "EX2_is_oper2_immed", 0 0, v000001e1c1894b50_0;  1 drivers
v000001e1c18b0b50_0 .net "EX2_memread", 0 0, v000001e1c1894a10_0;  1 drivers
v000001e1c18b0970_0 .net "EX2_memwrite", 0 0, v000001e1c1894470_0;  1 drivers
v000001e1c18b1e10_0 .net "EX2_opcode", 11 0, v000001e1c1894e70_0;  1 drivers
v000001e1c18b0a10_0 .net "EX2_predicted", 0 0, v000001e1c18945b0_0;  1 drivers
v000001e1c18afe30_0 .net "EX2_rd_ind", 4 0, v000001e1c1894f10_0;  1 drivers
v000001e1c18b1eb0_0 .net "EX2_rd_indzero", 0 0, v000001e1c1894790_0;  1 drivers
v000001e1c18b10f0_0 .net "EX2_regwrite", 0 0, v000001e1c1894bf0_0;  1 drivers
v000001e1c18b1730_0 .net "EX2_rs1", 31 0, v000001e1c1894fb0_0;  1 drivers
v000001e1c18b00b0_0 .net "EX2_rs1_ind", 4 0, v000001e1c1895050_0;  1 drivers
v000001e1c18b0470_0 .net "EX2_rs2_ind", 4 0, v000001e1c1894650_0;  1 drivers
v000001e1c18b0010_0 .net "EX2_rs2_out", 31 0, v000001e1c1895190_0;  1 drivers
v000001e1c18b0510_0 .net "ID_INST", 31 0, v000001e1c189e5c0_0;  1 drivers
v000001e1c18b14b0_0 .net "ID_PC", 31 0, v000001e1c189dee0_0;  1 drivers
v000001e1c18b1230_0 .net "ID_PFC_to_EX", 31 0, L_000001e1c18c8680;  1 drivers
v000001e1c18b0150_0 .net "ID_PFC_to_IF", 31 0, L_000001e1c18c8ae0;  1 drivers
v000001e1c18b01f0_0 .net "ID_forward_to_B", 31 0, L_000001e1c18c6ba0;  1 drivers
v000001e1c18b0290_0 .net "ID_is_beq", 0 0, L_000001e1c18c7960;  1 drivers
v000001e1c18b1690_0 .net "ID_is_bne", 0 0, L_000001e1c18c7d20;  1 drivers
v000001e1c18b0bf0_0 .net "ID_is_j", 0 0, L_000001e1c18c9080;  1 drivers
v000001e1c18b0dd0_0 .net "ID_is_jal", 0 0, L_000001e1c18c8fe0;  1 drivers
v000001e1c18b0c90_0 .net "ID_is_jr", 0 0, L_000001e1c18c8540;  1 drivers
v000001e1c18b05b0_0 .net "ID_is_oper2_immed", 0 0, L_000001e1c18ca750;  1 drivers
v000001e1c18b06f0_0 .net "ID_memread", 0 0, L_000001e1c18c8d60;  1 drivers
v000001e1c18b0d30_0 .net "ID_memwrite", 0 0, L_000001e1c18c8e00;  1 drivers
v000001e1c18b0e70_0 .net "ID_opcode", 11 0, v000001e1c18ad270_0;  1 drivers
v000001e1c18b1550_0 .net "ID_predicted", 0 0, v000001e1c1898580_0;  1 drivers
v000001e1c18b2810_0 .net "ID_rd_ind", 4 0, v000001e1c18ad310_0;  1 drivers
v000001e1c18b2c70_0 .net "ID_regwrite", 0 0, L_000001e1c18c9300;  1 drivers
v000001e1c18b26d0_0 .net "ID_rs1", 31 0, v000001e1c189bc80_0;  1 drivers
v000001e1c18b2bd0_0 .net "ID_rs1_ind", 4 0, v000001e1c18ac690_0;  1 drivers
v000001e1c18b2a90_0 .net "ID_rs2", 31 0, v000001e1c189ccc0_0;  1 drivers
v000001e1c18b2590_0 .net "ID_rs2_ind", 4 0, v000001e1c18ac190_0;  1 drivers
v000001e1c18b2630_0 .net "IF_INST", 31 0, L_000001e1c18c9e20;  1 drivers
v000001e1c18b2770_0 .net "IF_pc", 31 0, v000001e1c18abbf0_0;  1 drivers
v000001e1c18b28b0_0 .net "MEM_ALU_OUT", 31 0, v000001e1c1884550_0;  1 drivers
v000001e1c18b2950_0 .net "MEM_Data_mem_out", 31 0, v000001e1c18ae990_0;  1 drivers
v000001e1c18b29f0_0 .net "MEM_memread", 0 0, v000001e1c1883d30_0;  1 drivers
v000001e1c18b2b30_0 .net "MEM_memwrite", 0 0, v000001e1c1883bf0_0;  1 drivers
v000001e1c18c6380_0 .net "MEM_opcode", 11 0, v000001e1c18842d0_0;  1 drivers
v000001e1c18c3f40_0 .net "MEM_rd_ind", 4 0, v000001e1c1884370_0;  1 drivers
v000001e1c18c5c00_0 .net "MEM_rd_indzero", 0 0, v000001e1c1883dd0_0;  1 drivers
v000001e1c18c6060_0 .net "MEM_regwrite", 0 0, v000001e1c1883e70_0;  1 drivers
v000001e1c18c41c0_0 .net "MEM_rs2", 31 0, v000001e1c1882ed0_0;  1 drivers
v000001e1c18c5e80_0 .net "PC", 31 0, L_000001e1c19540b0;  alias, 1 drivers
v000001e1c18c6100_0 .net "STALL_ID1_FLUSH", 0 0, v000001e1c1896c80_0;  1 drivers
v000001e1c18c5f20_0 .net "STALL_ID2_FLUSH", 0 0, v000001e1c1896d20_0;  1 drivers
v000001e1c18c5980_0 .net "STALL_IF_FLUSH", 0 0, v000001e1c189b640_0;  1 drivers
v000001e1c18c4f80_0 .net "WB_ALU_OUT", 31 0, v000001e1c18ad6d0_0;  1 drivers
v000001e1c18c4da0_0 .net "WB_Data_mem_out", 31 0, v000001e1c18aee90_0;  1 drivers
v000001e1c18c46c0_0 .net "WB_memread", 0 0, v000001e1c18ae030_0;  1 drivers
v000001e1c18c64c0_0 .net "WB_rd_ind", 4 0, v000001e1c18ad950_0;  1 drivers
v000001e1c18c4e40_0 .net "WB_rd_indzero", 0 0, v000001e1c18ae0d0_0;  1 drivers
v000001e1c18c4ee0_0 .net "WB_regwrite", 0 0, v000001e1c18ae490_0;  1 drivers
v000001e1c18c5a20_0 .net "Wrong_prediction", 0 0, L_000001e1c18d4dc0;  1 drivers
v000001e1c18c5fc0_0 .net *"_ivl_1", 0 0, L_000001e1c1801c20;  1 drivers
v000001e1c18c5ac0_0 .net *"_ivl_13", 0 0, L_000001e1c1801ec0;  1 drivers
v000001e1c18c50c0_0 .net *"_ivl_14", 0 0, L_000001e1c18c4440;  1 drivers
v000001e1c18c61a0_0 .net *"_ivl_19", 0 0, L_000001e1c1801670;  1 drivers
v000001e1c18c5ca0_0 .net *"_ivl_2", 0 0, L_000001e1c18c4120;  1 drivers
v000001e1c18c5d40_0 .net *"_ivl_20", 0 0, L_000001e1c18c48a0;  1 drivers
v000001e1c18c4d00_0 .net *"_ivl_25", 0 0, L_000001e1c1800a30;  1 drivers
v000001e1c18c53e0_0 .net *"_ivl_26", 0 0, L_000001e1c18c57a0;  1 drivers
v000001e1c18c4760_0 .net *"_ivl_31", 0 0, L_000001e1c1801fa0;  1 drivers
v000001e1c18c3d60_0 .net *"_ivl_32", 0 0, L_000001e1c18c4c60;  1 drivers
v000001e1c18c52a0_0 .net *"_ivl_40", 31 0, L_000001e1c18c8ea0;  1 drivers
L_000001e1c18e0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18c4b20_0 .net *"_ivl_43", 26 0, L_000001e1c18e0c58;  1 drivers
L_000001e1c18e0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18c5de0_0 .net/2u *"_ivl_44", 31 0, L_000001e1c18e0ca0;  1 drivers
v000001e1c18c44e0_0 .net *"_ivl_52", 31 0, L_000001e1c1940ad0;  1 drivers
L_000001e1c18e0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18c58e0_0 .net *"_ivl_55", 26 0, L_000001e1c18e0d30;  1 drivers
L_000001e1c18e0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18c5b60_0 .net/2u *"_ivl_56", 31 0, L_000001e1c18e0d78;  1 drivers
v000001e1c18c5480_0 .net *"_ivl_7", 0 0, L_000001e1c1801d00;  1 drivers
v000001e1c18c5840_0 .net *"_ivl_8", 0 0, L_000001e1c18c4300;  1 drivers
v000001e1c18c5020_0 .net "alu_selA", 1 0, L_000001e1c18c4580;  1 drivers
v000001e1c18c3ea0_0 .net "alu_selB", 1 0, L_000001e1c18c7dc0;  1 drivers
v000001e1c18c6240_0 .net "clk", 0 0, L_000001e1c18013d0;  1 drivers
v000001e1c18c5700_0 .var "cycles_consumed", 31 0;
v000001e1c18c4620_0 .net "exhaz", 0 0, L_000001e1c18014b0;  1 drivers
v000001e1c18c5160_0 .net "exhaz2", 0 0, L_000001e1c1801910;  1 drivers
v000001e1c18c3e00_0 .net "hlt", 0 0, v000001e1c18aead0_0;  1 drivers
v000001e1c18c4260_0 .net "idhaz", 0 0, L_000001e1c1800b80;  1 drivers
v000001e1c18c43a0_0 .net "idhaz2", 0 0, L_000001e1c1801520;  1 drivers
v000001e1c18c5200_0 .net "if_id_write", 0 0, v000001e1c1899840_0;  1 drivers
v000001e1c18c4a80_0 .net "input_clk", 0 0, v000001e1c18c4940_0;  1 drivers
v000001e1c18c5660_0 .net "is_branch_and_taken", 0 0, L_000001e1c18ca9f0;  1 drivers
v000001e1c18c62e0_0 .net "memhaz", 0 0, L_000001e1c1802400;  1 drivers
v000001e1c18c49e0_0 .net "memhaz2", 0 0, L_000001e1c1800b10;  1 drivers
v000001e1c18c5340_0 .net "pc_src", 2 0, L_000001e1c18c6ec0;  1 drivers
v000001e1c18c5520_0 .net "pc_write", 0 0, v000001e1c189a420_0;  1 drivers
v000001e1c18c6420_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  1 drivers
v000001e1c18c3fe0_0 .net "store_rs2_forward", 1 0, L_000001e1c18c70a0;  1 drivers
v000001e1c18c4080_0 .net "wdata_to_reg_file", 31 0, L_000001e1c18d4d50;  1 drivers
E_000001e1c180a400/0 .event negedge, v000001e1c1897220_0;
E_000001e1c180a400/1 .event posedge, v000001e1c1881df0_0;
E_000001e1c180a400 .event/or E_000001e1c180a400/0, E_000001e1c180a400/1;
L_000001e1c18c4120 .cmp/eq 5, v000001e1c1894f10_0, v000001e1c1893d90_0;
L_000001e1c18c4300 .cmp/eq 5, v000001e1c1884370_0, v000001e1c1893d90_0;
L_000001e1c18c4440 .cmp/eq 5, v000001e1c18ad950_0, v000001e1c1893d90_0;
L_000001e1c18c48a0 .cmp/eq 5, v000001e1c1894f10_0, v000001e1c1892850_0;
L_000001e1c18c57a0 .cmp/eq 5, v000001e1c1884370_0, v000001e1c1892850_0;
L_000001e1c18c4c60 .cmp/eq 5, v000001e1c18ad950_0, v000001e1c1892850_0;
L_000001e1c18c8ea0 .concat [ 5 27 0 0], v000001e1c18ad310_0, L_000001e1c18e0c58;
L_000001e1c18c8f40 .cmp/ne 32, L_000001e1c18c8ea0, L_000001e1c18e0ca0;
L_000001e1c1940ad0 .concat [ 5 27 0 0], v000001e1c1894f10_0, L_000001e1c18e0d30;
L_000001e1c1940490 .cmp/ne 32, L_000001e1c1940ad0, L_000001e1c18e0d78;
S_000001e1c15dd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001e1c1801e50 .functor NOT 1, L_000001e1c18014b0, C4<0>, C4<0>, C4<0>;
L_000001e1c1801830 .functor AND 1, L_000001e1c1802400, L_000001e1c1801e50, C4<1>, C4<1>;
L_000001e1c18012f0 .functor OR 1, L_000001e1c1800b80, L_000001e1c1801830, C4<0>, C4<0>;
L_000001e1c1801440 .functor OR 1, L_000001e1c1800b80, L_000001e1c18014b0, C4<0>, C4<0>;
v000001e1c182aaf0_0 .net *"_ivl_12", 0 0, L_000001e1c1801440;  1 drivers
v000001e1c182c3f0_0 .net *"_ivl_2", 0 0, L_000001e1c1801e50;  1 drivers
v000001e1c182b950_0 .net *"_ivl_5", 0 0, L_000001e1c1801830;  1 drivers
v000001e1c182af50_0 .net *"_ivl_7", 0 0, L_000001e1c18012f0;  1 drivers
v000001e1c182b090_0 .net "alu_selA", 1 0, L_000001e1c18c4580;  alias, 1 drivers
v000001e1c182c170_0 .net "exhaz", 0 0, L_000001e1c18014b0;  alias, 1 drivers
v000001e1c182b810_0 .net "idhaz", 0 0, L_000001e1c1800b80;  alias, 1 drivers
v000001e1c182c210_0 .net "memhaz", 0 0, L_000001e1c1802400;  alias, 1 drivers
L_000001e1c18c4580 .concat8 [ 1 1 0 0], L_000001e1c18012f0, L_000001e1c1801440;
S_000001e1c15dd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001e1c1801a60 .functor NOT 1, L_000001e1c1801910, C4<0>, C4<0>, C4<0>;
L_000001e1c18022b0 .functor AND 1, L_000001e1c1800b10, L_000001e1c1801a60, C4<1>, C4<1>;
L_000001e1c1802010 .functor OR 1, L_000001e1c1801520, L_000001e1c18022b0, C4<0>, C4<0>;
L_000001e1c1800bf0 .functor NOT 1, v000001e1c1893610_0, C4<0>, C4<0>, C4<0>;
L_000001e1c1802160 .functor AND 1, L_000001e1c1802010, L_000001e1c1800bf0, C4<1>, C4<1>;
L_000001e1c1802240 .functor OR 1, L_000001e1c1801520, L_000001e1c1801910, C4<0>, C4<0>;
L_000001e1c1800c60 .functor NOT 1, v000001e1c1893610_0, C4<0>, C4<0>, C4<0>;
L_000001e1c1800cd0 .functor AND 1, L_000001e1c1802240, L_000001e1c1800c60, C4<1>, C4<1>;
v000001e1c182aeb0_0 .net "EX1_is_oper2_immed", 0 0, v000001e1c1893610_0;  alias, 1 drivers
v000001e1c182b590_0 .net *"_ivl_11", 0 0, L_000001e1c1802160;  1 drivers
v000001e1c182ab90_0 .net *"_ivl_16", 0 0, L_000001e1c1802240;  1 drivers
v000001e1c182c2b0_0 .net *"_ivl_17", 0 0, L_000001e1c1800c60;  1 drivers
v000001e1c182b1d0_0 .net *"_ivl_2", 0 0, L_000001e1c1801a60;  1 drivers
v000001e1c182b310_0 .net *"_ivl_20", 0 0, L_000001e1c1800cd0;  1 drivers
v000001e1c182acd0_0 .net *"_ivl_5", 0 0, L_000001e1c18022b0;  1 drivers
v000001e1c182c490_0 .net *"_ivl_7", 0 0, L_000001e1c1802010;  1 drivers
v000001e1c182aff0_0 .net *"_ivl_8", 0 0, L_000001e1c1800bf0;  1 drivers
v000001e1c182b770_0 .net "alu_selB", 1 0, L_000001e1c18c7dc0;  alias, 1 drivers
v000001e1c182b9f0_0 .net "exhaz", 0 0, L_000001e1c1801910;  alias, 1 drivers
v000001e1c182c030_0 .net "idhaz", 0 0, L_000001e1c1801520;  alias, 1 drivers
v000001e1c182b130_0 .net "memhaz", 0 0, L_000001e1c1800b10;  alias, 1 drivers
L_000001e1c18c7dc0 .concat8 [ 1 1 0 0], L_000001e1c1802160, L_000001e1c1800cd0;
S_000001e1c15d69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001e1c1802860 .functor NOT 1, L_000001e1c1801910, C4<0>, C4<0>, C4<0>;
L_000001e1c1802630 .functor AND 1, L_000001e1c1800b10, L_000001e1c1802860, C4<1>, C4<1>;
L_000001e1c1802780 .functor OR 1, L_000001e1c1801520, L_000001e1c1802630, C4<0>, C4<0>;
L_000001e1c18027f0 .functor OR 1, L_000001e1c1801520, L_000001e1c1801910, C4<0>, C4<0>;
v000001e1c182b3b0_0 .net *"_ivl_12", 0 0, L_000001e1c18027f0;  1 drivers
v000001e1c182b450_0 .net *"_ivl_2", 0 0, L_000001e1c1802860;  1 drivers
v000001e1c182bdb0_0 .net *"_ivl_5", 0 0, L_000001e1c1802630;  1 drivers
v000001e1c182be50_0 .net *"_ivl_7", 0 0, L_000001e1c1802780;  1 drivers
v000001e1c182bef0_0 .net "exhaz", 0 0, L_000001e1c1801910;  alias, 1 drivers
v000001e1c182bf90_0 .net "idhaz", 0 0, L_000001e1c1801520;  alias, 1 drivers
v000001e1c17a6e60_0 .net "memhaz", 0 0, L_000001e1c1800b10;  alias, 1 drivers
v000001e1c17a7040_0 .net "store_rs2_forward", 1 0, L_000001e1c18c70a0;  alias, 1 drivers
L_000001e1c18c70a0 .concat8 [ 1 1 0 0], L_000001e1c1802780, L_000001e1c18027f0;
S_000001e1c15d6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001e1c17a7b80_0 .net "EX_ALU_OUT", 31 0, L_000001e1c18c1ec0;  alias, 1 drivers
v000001e1c17a8080_0 .net "EX_memread", 0 0, v000001e1c1894a10_0;  alias, 1 drivers
v000001e1c178ff40_0 .net "EX_memwrite", 0 0, v000001e1c1894470_0;  alias, 1 drivers
v000001e1c1790f80_0 .net "EX_opcode", 11 0, v000001e1c1894e70_0;  alias, 1 drivers
v000001e1c18840f0_0 .net "EX_rd_ind", 4 0, v000001e1c1894f10_0;  alias, 1 drivers
v000001e1c1882d90_0 .net "EX_rd_indzero", 0 0, L_000001e1c1940490;  1 drivers
v000001e1c1882e30_0 .net "EX_regwrite", 0 0, v000001e1c1894bf0_0;  alias, 1 drivers
v000001e1c1883f10_0 .net "EX_rs2_out", 31 0, v000001e1c1895190_0;  alias, 1 drivers
v000001e1c1884550_0 .var "MEM_ALU_OUT", 31 0;
v000001e1c1883d30_0 .var "MEM_memread", 0 0;
v000001e1c1883bf0_0 .var "MEM_memwrite", 0 0;
v000001e1c18842d0_0 .var "MEM_opcode", 11 0;
v000001e1c1884370_0 .var "MEM_rd_ind", 4 0;
v000001e1c1883dd0_0 .var "MEM_rd_indzero", 0 0;
v000001e1c1883e70_0 .var "MEM_regwrite", 0 0;
v000001e1c1882ed0_0 .var "MEM_rs2", 31 0;
v000001e1c1882610_0 .net "clk", 0 0, L_000001e1c18d4e30;  1 drivers
v000001e1c1881df0_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
E_000001e1c1809f40 .event posedge, v000001e1c1881df0_0, v000001e1c1882610_0;
S_000001e1c1649aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001e1c1631490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c16314c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c1631500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c1631538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c1631570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c16315a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c16315e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c1631618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c1631650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c1631688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c16316c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c16316f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c1631730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c1631768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c16317a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c16317d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c1631810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c1631848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c1631880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c16318b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c16318f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c1631928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c1631960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c1631998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c16319d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001e1c18d4880 .functor XOR 1, L_000001e1c18d4340, v000001e1c18945b0_0, C4<0>, C4<0>;
L_000001e1c18d48f0 .functor NOT 1, L_000001e1c18d4880, C4<0>, C4<0>, C4<0>;
L_000001e1c18d4ce0 .functor OR 1, v000001e1c18c4bc0_0, L_000001e1c18d48f0, C4<0>, C4<0>;
L_000001e1c18d4dc0 .functor NOT 1, L_000001e1c18d4ce0, C4<0>, C4<0>, C4<0>;
v000001e1c1886300_0 .net "ALU_OP", 3 0, v000001e1c1886a80_0;  1 drivers
v000001e1c1888920_0 .net "BranchDecision", 0 0, L_000001e1c18d4340;  1 drivers
v000001e1c1888d80_0 .net "CF", 0 0, v000001e1c1888380_0;  1 drivers
v000001e1c1889820_0 .net "EX_opcode", 11 0, v000001e1c1894e70_0;  alias, 1 drivers
v000001e1c1888ce0_0 .net "Wrong_prediction", 0 0, L_000001e1c18d4dc0;  alias, 1 drivers
v000001e1c1889280_0 .net "ZF", 0 0, L_000001e1c18d3a10;  1 drivers
L_000001e1c18e0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1c1889140_0 .net/2u *"_ivl_0", 31 0, L_000001e1c18e0ce8;  1 drivers
v000001e1c1889be0_0 .net *"_ivl_11", 0 0, L_000001e1c18d4ce0;  1 drivers
v000001e1c18895a0_0 .net *"_ivl_2", 31 0, L_000001e1c18c2dc0;  1 drivers
v000001e1c1889640_0 .net *"_ivl_6", 0 0, L_000001e1c18d4880;  1 drivers
v000001e1c1888ba0_0 .net *"_ivl_8", 0 0, L_000001e1c18d48f0;  1 drivers
v000001e1c18890a0_0 .net "alu_out", 31 0, L_000001e1c18c1ec0;  alias, 1 drivers
v000001e1c1889320_0 .net "alu_outw", 31 0, v000001e1c1886bc0_0;  1 drivers
v000001e1c1888740_0 .net "is_beq", 0 0, v000001e1c18955f0_0;  alias, 1 drivers
v000001e1c1888e20_0 .net "is_bne", 0 0, v000001e1c1895870_0;  alias, 1 drivers
v000001e1c18886a0_0 .net "is_jal", 0 0, v000001e1c18954b0_0;  alias, 1 drivers
v000001e1c1888c40_0 .net "oper1", 31 0, v000001e1c18946f0_0;  alias, 1 drivers
v000001e1c1888ec0_0 .net "oper2", 31 0, v000001e1c18943d0_0;  alias, 1 drivers
v000001e1c18889c0_0 .net "pc", 31 0, v000001e1c18952d0_0;  alias, 1 drivers
v000001e1c1888b00_0 .net "predicted", 0 0, v000001e1c18945b0_0;  alias, 1 drivers
v000001e1c18887e0_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
L_000001e1c18c2dc0 .arith/sum 32, v000001e1c18952d0_0, L_000001e1c18e0ce8;
L_000001e1c18c1ec0 .functor MUXZ 32, v000001e1c1886bc0_0, L_000001e1c18c2dc0, v000001e1c18954b0_0, C4<>;
S_000001e1c1649c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001e1c1649aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001e1c18d3070 .functor AND 1, v000001e1c18955f0_0, L_000001e1c18d3000, C4<1>, C4<1>;
L_000001e1c18d3770 .functor NOT 1, L_000001e1c18d3000, C4<0>, C4<0>, C4<0>;
L_000001e1c18d42d0 .functor AND 1, v000001e1c1895870_0, L_000001e1c18d3770, C4<1>, C4<1>;
L_000001e1c18d4340 .functor OR 1, L_000001e1c18d3070, L_000001e1c18d42d0, C4<0>, C4<0>;
v000001e1c1888060_0 .net "BranchDecision", 0 0, L_000001e1c18d4340;  alias, 1 drivers
v000001e1c1887d40_0 .net *"_ivl_2", 0 0, L_000001e1c18d3770;  1 drivers
v000001e1c1887ac0_0 .net "is_beq", 0 0, v000001e1c18955f0_0;  alias, 1 drivers
v000001e1c1886d00_0 .net "is_beq_taken", 0 0, L_000001e1c18d3070;  1 drivers
v000001e1c1885fe0_0 .net "is_bne", 0 0, v000001e1c1895870_0;  alias, 1 drivers
v000001e1c1887b60_0 .net "is_bne_taken", 0 0, L_000001e1c18d42d0;  1 drivers
v000001e1c1887660_0 .net "is_eq", 0 0, L_000001e1c18d3000;  1 drivers
v000001e1c1887c00_0 .net "oper1", 31 0, v000001e1c18946f0_0;  alias, 1 drivers
v000001e1c1886120_0 .net "oper2", 31 0, v000001e1c18943d0_0;  alias, 1 drivers
S_000001e1c1690140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001e1c1649c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001e1c18d3b60 .functor XOR 1, L_000001e1c18c19c0, L_000001e1c18c3040, C4<0>, C4<0>;
L_000001e1c18d3930 .functor XOR 1, L_000001e1c18c3400, L_000001e1c18c30e0, C4<0>, C4<0>;
L_000001e1c18d30e0 .functor XOR 1, L_000001e1c18c1e20, L_000001e1c18c3180, C4<0>, C4<0>;
L_000001e1c18d3e00 .functor XOR 1, L_000001e1c18c1a60, L_000001e1c18c3220, C4<0>, C4<0>;
L_000001e1c18d32a0 .functor XOR 1, L_000001e1c18c1f60, L_000001e1c18c32c0, C4<0>, C4<0>;
L_000001e1c18d4500 .functor XOR 1, L_000001e1c18c3360, L_000001e1c18c2000, C4<0>, C4<0>;
L_000001e1c18d3620 .functor XOR 1, L_000001e1c193d150, L_000001e1c193d1f0, C4<0>, C4<0>;
L_000001e1c18d4570 .functor XOR 1, L_000001e1c193d650, L_000001e1c193f310, C4<0>, C4<0>;
L_000001e1c18d4b90 .functor XOR 1, L_000001e1c193e0f0, L_000001e1c193e730, C4<0>, C4<0>;
L_000001e1c18d39a0 .functor XOR 1, L_000001e1c193d290, L_000001e1c193ecd0, C4<0>, C4<0>;
L_000001e1c18d3310 .functor XOR 1, L_000001e1c193ef50, L_000001e1c193dd30, C4<0>, C4<0>;
L_000001e1c18d3bd0 .functor XOR 1, L_000001e1c193ee10, L_000001e1c193d970, C4<0>, C4<0>;
L_000001e1c18d43b0 .functor XOR 1, L_000001e1c193e7d0, L_000001e1c193e550, C4<0>, C4<0>;
L_000001e1c18d3ee0 .functor XOR 1, L_000001e1c193d5b0, L_000001e1c193d0b0, C4<0>, C4<0>;
L_000001e1c18d34d0 .functor XOR 1, L_000001e1c193df10, L_000001e1c193e410, C4<0>, C4<0>;
L_000001e1c18d3540 .functor XOR 1, L_000001e1c193eaf0, L_000001e1c193da10, C4<0>, C4<0>;
L_000001e1c18d47a0 .functor XOR 1, L_000001e1c193e190, L_000001e1c193e870, C4<0>, C4<0>;
L_000001e1c18d33f0 .functor XOR 1, L_000001e1c193f3b0, L_000001e1c193f090, C4<0>, C4<0>;
L_000001e1c18d35b0 .functor XOR 1, L_000001e1c193e4b0, L_000001e1c193e910, C4<0>, C4<0>;
L_000001e1c18d4030 .functor XOR 1, L_000001e1c193cf70, L_000001e1c193e5f0, C4<0>, C4<0>;
L_000001e1c18d4810 .functor XOR 1, L_000001e1c193e9b0, L_000001e1c193f130, C4<0>, C4<0>;
L_000001e1c18d4420 .functor XOR 1, L_000001e1c193d830, L_000001e1c193f450, C4<0>, C4<0>;
L_000001e1c18d3700 .functor XOR 1, L_000001e1c193ea50, L_000001e1c193dab0, C4<0>, C4<0>;
L_000001e1c18d3a80 .functor XOR 1, L_000001e1c193e230, L_000001e1c193d330, C4<0>, C4<0>;
L_000001e1c18d3e70 .functor XOR 1, L_000001e1c193d3d0, L_000001e1c193d470, C4<0>, C4<0>;
L_000001e1c18d3690 .functor XOR 1, L_000001e1c193ed70, L_000001e1c193eff0, C4<0>, C4<0>;
L_000001e1c18d4a40 .functor XOR 1, L_000001e1c193eb90, L_000001e1c193e690, C4<0>, C4<0>;
L_000001e1c18d4b20 .functor XOR 1, L_000001e1c193ec30, L_000001e1c193d010, C4<0>, C4<0>;
L_000001e1c18d3fc0 .functor XOR 1, L_000001e1c193d510, L_000001e1c193eeb0, C4<0>, C4<0>;
L_000001e1c18d4110 .functor XOR 1, L_000001e1c193f1d0, L_000001e1c193db50, C4<0>, C4<0>;
L_000001e1c18d4180 .functor XOR 1, L_000001e1c193f270, L_000001e1c193f4f0, C4<0>, C4<0>;
L_000001e1c18d41f0 .functor XOR 1, L_000001e1c193dbf0, L_000001e1c193dfb0, C4<0>, C4<0>;
L_000001e1c18d3000/0/0 .functor OR 1, L_000001e1c193d790, L_000001e1c193e050, L_000001e1c193cd90, L_000001e1c193d8d0;
L_000001e1c18d3000/0/4 .functor OR 1, L_000001e1c193dc90, L_000001e1c193ce30, L_000001e1c193ced0, L_000001e1c193ddd0;
L_000001e1c18d3000/0/8 .functor OR 1, L_000001e1c193de70, L_000001e1c193e2d0, L_000001e1c193e370, L_000001e1c193fb30;
L_000001e1c18d3000/0/12 .functor OR 1, L_000001e1c193fef0, L_000001e1c1941250, L_000001e1c19402b0, L_000001e1c1940350;
L_000001e1c18d3000/0/16 .functor OR 1, L_000001e1c193f950, L_000001e1c1940a30, L_000001e1c1941c50, L_000001e1c19412f0;
L_000001e1c18d3000/0/20 .functor OR 1, L_000001e1c19403f0, L_000001e1c193f770, L_000001e1c193fe50, L_000001e1c1940990;
L_000001e1c18d3000/0/24 .functor OR 1, L_000001e1c1941570, L_000001e1c19416b0, L_000001e1c193fbd0, L_000001e1c193f630;
L_000001e1c18d3000/0/28 .functor OR 1, L_000001e1c1940210, L_000001e1c1941a70, L_000001e1c19408f0, L_000001e1c19400d0;
L_000001e1c18d3000/1/0 .functor OR 1, L_000001e1c18d3000/0/0, L_000001e1c18d3000/0/4, L_000001e1c18d3000/0/8, L_000001e1c18d3000/0/12;
L_000001e1c18d3000/1/4 .functor OR 1, L_000001e1c18d3000/0/16, L_000001e1c18d3000/0/20, L_000001e1c18d3000/0/24, L_000001e1c18d3000/0/28;
L_000001e1c18d3000 .functor NOR 1, L_000001e1c18d3000/1/0, L_000001e1c18d3000/1/4, C4<0>, C4<0>;
v000001e1c18829d0_0 .net *"_ivl_0", 0 0, L_000001e1c18d3b60;  1 drivers
v000001e1c1883c90_0 .net *"_ivl_101", 0 0, L_000001e1c193e870;  1 drivers
v000001e1c1883970_0 .net *"_ivl_102", 0 0, L_000001e1c18d33f0;  1 drivers
v000001e1c1882a70_0 .net *"_ivl_105", 0 0, L_000001e1c193f3b0;  1 drivers
v000001e1c1882390_0 .net *"_ivl_107", 0 0, L_000001e1c193f090;  1 drivers
v000001e1c1883290_0 .net *"_ivl_108", 0 0, L_000001e1c18d35b0;  1 drivers
v000001e1c1882c50_0 .net *"_ivl_11", 0 0, L_000001e1c18c30e0;  1 drivers
v000001e1c18833d0_0 .net *"_ivl_111", 0 0, L_000001e1c193e4b0;  1 drivers
v000001e1c1883ab0_0 .net *"_ivl_113", 0 0, L_000001e1c193e910;  1 drivers
v000001e1c1884410_0 .net *"_ivl_114", 0 0, L_000001e1c18d4030;  1 drivers
v000001e1c1883470_0 .net *"_ivl_117", 0 0, L_000001e1c193cf70;  1 drivers
v000001e1c1882f70_0 .net *"_ivl_119", 0 0, L_000001e1c193e5f0;  1 drivers
v000001e1c1883150_0 .net *"_ivl_12", 0 0, L_000001e1c18d30e0;  1 drivers
v000001e1c1882430_0 .net *"_ivl_120", 0 0, L_000001e1c18d4810;  1 drivers
v000001e1c18826b0_0 .net *"_ivl_123", 0 0, L_000001e1c193e9b0;  1 drivers
v000001e1c1882b10_0 .net *"_ivl_125", 0 0, L_000001e1c193f130;  1 drivers
v000001e1c1883b50_0 .net *"_ivl_126", 0 0, L_000001e1c18d4420;  1 drivers
v000001e1c1882110_0 .net *"_ivl_129", 0 0, L_000001e1c193d830;  1 drivers
v000001e1c1883fb0_0 .net *"_ivl_131", 0 0, L_000001e1c193f450;  1 drivers
v000001e1c1883510_0 .net *"_ivl_132", 0 0, L_000001e1c18d3700;  1 drivers
v000001e1c1882750_0 .net *"_ivl_135", 0 0, L_000001e1c193ea50;  1 drivers
v000001e1c18844b0_0 .net *"_ivl_137", 0 0, L_000001e1c193dab0;  1 drivers
v000001e1c1881e90_0 .net *"_ivl_138", 0 0, L_000001e1c18d3a80;  1 drivers
v000001e1c1883010_0 .net *"_ivl_141", 0 0, L_000001e1c193e230;  1 drivers
v000001e1c18831f0_0 .net *"_ivl_143", 0 0, L_000001e1c193d330;  1 drivers
v000001e1c1883790_0 .net *"_ivl_144", 0 0, L_000001e1c18d3e70;  1 drivers
v000001e1c1882930_0 .net *"_ivl_147", 0 0, L_000001e1c193d3d0;  1 drivers
v000001e1c18838d0_0 .net *"_ivl_149", 0 0, L_000001e1c193d470;  1 drivers
v000001e1c1883650_0 .net *"_ivl_15", 0 0, L_000001e1c18c1e20;  1 drivers
v000001e1c18824d0_0 .net *"_ivl_150", 0 0, L_000001e1c18d3690;  1 drivers
v000001e1c18835b0_0 .net *"_ivl_153", 0 0, L_000001e1c193ed70;  1 drivers
v000001e1c18836f0_0 .net *"_ivl_155", 0 0, L_000001e1c193eff0;  1 drivers
v000001e1c1884050_0 .net *"_ivl_156", 0 0, L_000001e1c18d4a40;  1 drivers
v000001e1c18830b0_0 .net *"_ivl_159", 0 0, L_000001e1c193eb90;  1 drivers
v000001e1c1883830_0 .net *"_ivl_161", 0 0, L_000001e1c193e690;  1 drivers
v000001e1c1884190_0 .net *"_ivl_162", 0 0, L_000001e1c18d4b20;  1 drivers
v000001e1c1883a10_0 .net *"_ivl_165", 0 0, L_000001e1c193ec30;  1 drivers
v000001e1c1881f30_0 .net *"_ivl_167", 0 0, L_000001e1c193d010;  1 drivers
v000001e1c1881fd0_0 .net *"_ivl_168", 0 0, L_000001e1c18d3fc0;  1 drivers
v000001e1c1882070_0 .net *"_ivl_17", 0 0, L_000001e1c18c3180;  1 drivers
v000001e1c1884230_0 .net *"_ivl_171", 0 0, L_000001e1c193d510;  1 drivers
v000001e1c18827f0_0 .net *"_ivl_173", 0 0, L_000001e1c193eeb0;  1 drivers
v000001e1c18821b0_0 .net *"_ivl_174", 0 0, L_000001e1c18d4110;  1 drivers
v000001e1c1882250_0 .net *"_ivl_177", 0 0, L_000001e1c193f1d0;  1 drivers
v000001e1c18822f0_0 .net *"_ivl_179", 0 0, L_000001e1c193db50;  1 drivers
v000001e1c1882890_0 .net *"_ivl_18", 0 0, L_000001e1c18d3e00;  1 drivers
v000001e1c1882570_0 .net *"_ivl_180", 0 0, L_000001e1c18d4180;  1 drivers
v000001e1c1882bb0_0 .net *"_ivl_183", 0 0, L_000001e1c193f270;  1 drivers
v000001e1c1882cf0_0 .net *"_ivl_185", 0 0, L_000001e1c193f4f0;  1 drivers
v000001e1c18856d0_0 .net *"_ivl_186", 0 0, L_000001e1c18d41f0;  1 drivers
v000001e1c1885310_0 .net *"_ivl_190", 0 0, L_000001e1c193dbf0;  1 drivers
v000001e1c1885630_0 .net *"_ivl_192", 0 0, L_000001e1c193dfb0;  1 drivers
v000001e1c1884690_0 .net *"_ivl_194", 0 0, L_000001e1c193d790;  1 drivers
v000001e1c1885450_0 .net *"_ivl_196", 0 0, L_000001e1c193e050;  1 drivers
v000001e1c1884af0_0 .net *"_ivl_198", 0 0, L_000001e1c193cd90;  1 drivers
v000001e1c18851d0_0 .net *"_ivl_200", 0 0, L_000001e1c193d8d0;  1 drivers
v000001e1c1884870_0 .net *"_ivl_202", 0 0, L_000001e1c193dc90;  1 drivers
v000001e1c1885130_0 .net *"_ivl_204", 0 0, L_000001e1c193ce30;  1 drivers
v000001e1c1885270_0 .net *"_ivl_206", 0 0, L_000001e1c193ced0;  1 drivers
v000001e1c1885770_0 .net *"_ivl_208", 0 0, L_000001e1c193ddd0;  1 drivers
v000001e1c1884ff0_0 .net *"_ivl_21", 0 0, L_000001e1c18c1a60;  1 drivers
v000001e1c1884910_0 .net *"_ivl_210", 0 0, L_000001e1c193de70;  1 drivers
v000001e1c1885810_0 .net *"_ivl_212", 0 0, L_000001e1c193e2d0;  1 drivers
v000001e1c1885590_0 .net *"_ivl_214", 0 0, L_000001e1c193e370;  1 drivers
v000001e1c18858b0_0 .net *"_ivl_216", 0 0, L_000001e1c193fb30;  1 drivers
v000001e1c1885090_0 .net *"_ivl_218", 0 0, L_000001e1c193fef0;  1 drivers
v000001e1c1884b90_0 .net *"_ivl_220", 0 0, L_000001e1c1941250;  1 drivers
v000001e1c1884d70_0 .net *"_ivl_222", 0 0, L_000001e1c19402b0;  1 drivers
v000001e1c18847d0_0 .net *"_ivl_224", 0 0, L_000001e1c1940350;  1 drivers
v000001e1c1884cd0_0 .net *"_ivl_226", 0 0, L_000001e1c193f950;  1 drivers
v000001e1c1885b30_0 .net *"_ivl_228", 0 0, L_000001e1c1940a30;  1 drivers
v000001e1c18854f0_0 .net *"_ivl_23", 0 0, L_000001e1c18c3220;  1 drivers
v000001e1c18849b0_0 .net *"_ivl_230", 0 0, L_000001e1c1941c50;  1 drivers
v000001e1c1884c30_0 .net *"_ivl_232", 0 0, L_000001e1c19412f0;  1 drivers
v000001e1c18853b0_0 .net *"_ivl_234", 0 0, L_000001e1c19403f0;  1 drivers
v000001e1c1884eb0_0 .net *"_ivl_236", 0 0, L_000001e1c193f770;  1 drivers
v000001e1c1885950_0 .net *"_ivl_238", 0 0, L_000001e1c193fe50;  1 drivers
v000001e1c18859f0_0 .net *"_ivl_24", 0 0, L_000001e1c18d32a0;  1 drivers
v000001e1c1885bd0_0 .net *"_ivl_240", 0 0, L_000001e1c1940990;  1 drivers
v000001e1c1884e10_0 .net *"_ivl_242", 0 0, L_000001e1c1941570;  1 drivers
v000001e1c1885a90_0 .net *"_ivl_244", 0 0, L_000001e1c19416b0;  1 drivers
v000001e1c1885c70_0 .net *"_ivl_246", 0 0, L_000001e1c193fbd0;  1 drivers
v000001e1c18845f0_0 .net *"_ivl_248", 0 0, L_000001e1c193f630;  1 drivers
v000001e1c1884f50_0 .net *"_ivl_250", 0 0, L_000001e1c1940210;  1 drivers
v000001e1c1884a50_0 .net *"_ivl_252", 0 0, L_000001e1c1941a70;  1 drivers
v000001e1c1884730_0 .net *"_ivl_254", 0 0, L_000001e1c19408f0;  1 drivers
v000001e1c17a70e0_0 .net *"_ivl_256", 0 0, L_000001e1c19400d0;  1 drivers
v000001e1c18881a0_0 .net *"_ivl_27", 0 0, L_000001e1c18c1f60;  1 drivers
v000001e1c1887ca0_0 .net *"_ivl_29", 0 0, L_000001e1c18c32c0;  1 drivers
v000001e1c1886ee0_0 .net *"_ivl_3", 0 0, L_000001e1c18c19c0;  1 drivers
v000001e1c1887840_0 .net *"_ivl_30", 0 0, L_000001e1c18d4500;  1 drivers
v000001e1c18868a0_0 .net *"_ivl_33", 0 0, L_000001e1c18c3360;  1 drivers
v000001e1c18884c0_0 .net *"_ivl_35", 0 0, L_000001e1c18c2000;  1 drivers
v000001e1c18877a0_0 .net *"_ivl_36", 0 0, L_000001e1c18d3620;  1 drivers
v000001e1c1887520_0 .net *"_ivl_39", 0 0, L_000001e1c193d150;  1 drivers
v000001e1c18863a0_0 .net *"_ivl_41", 0 0, L_000001e1c193d1f0;  1 drivers
v000001e1c1886800_0 .net *"_ivl_42", 0 0, L_000001e1c18d4570;  1 drivers
v000001e1c1888560_0 .net *"_ivl_45", 0 0, L_000001e1c193d650;  1 drivers
v000001e1c1886440_0 .net *"_ivl_47", 0 0, L_000001e1c193f310;  1 drivers
v000001e1c1887340_0 .net *"_ivl_48", 0 0, L_000001e1c18d4b90;  1 drivers
v000001e1c18864e0_0 .net *"_ivl_5", 0 0, L_000001e1c18c3040;  1 drivers
v000001e1c1888240_0 .net *"_ivl_51", 0 0, L_000001e1c193e0f0;  1 drivers
v000001e1c18882e0_0 .net *"_ivl_53", 0 0, L_000001e1c193e730;  1 drivers
v000001e1c1887e80_0 .net *"_ivl_54", 0 0, L_000001e1c18d39a0;  1 drivers
v000001e1c1887f20_0 .net *"_ivl_57", 0 0, L_000001e1c193d290;  1 drivers
v000001e1c1886da0_0 .net *"_ivl_59", 0 0, L_000001e1c193ecd0;  1 drivers
v000001e1c1887160_0 .net *"_ivl_6", 0 0, L_000001e1c18d3930;  1 drivers
v000001e1c1887fc0_0 .net *"_ivl_60", 0 0, L_000001e1c18d3310;  1 drivers
v000001e1c18873e0_0 .net *"_ivl_63", 0 0, L_000001e1c193ef50;  1 drivers
v000001e1c1885ea0_0 .net *"_ivl_65", 0 0, L_000001e1c193dd30;  1 drivers
v000001e1c1886e40_0 .net *"_ivl_66", 0 0, L_000001e1c18d3bd0;  1 drivers
v000001e1c1886f80_0 .net *"_ivl_69", 0 0, L_000001e1c193ee10;  1 drivers
v000001e1c1887700_0 .net *"_ivl_71", 0 0, L_000001e1c193d970;  1 drivers
v000001e1c18878e0_0 .net *"_ivl_72", 0 0, L_000001e1c18d43b0;  1 drivers
v000001e1c1887480_0 .net *"_ivl_75", 0 0, L_000001e1c193e7d0;  1 drivers
v000001e1c1887200_0 .net *"_ivl_77", 0 0, L_000001e1c193e550;  1 drivers
v000001e1c1888420_0 .net *"_ivl_78", 0 0, L_000001e1c18d3ee0;  1 drivers
v000001e1c1886580_0 .net *"_ivl_81", 0 0, L_000001e1c193d5b0;  1 drivers
v000001e1c1887980_0 .net *"_ivl_83", 0 0, L_000001e1c193d0b0;  1 drivers
v000001e1c1886760_0 .net *"_ivl_84", 0 0, L_000001e1c18d34d0;  1 drivers
v000001e1c1887020_0 .net *"_ivl_87", 0 0, L_000001e1c193df10;  1 drivers
v000001e1c18875c0_0 .net *"_ivl_89", 0 0, L_000001e1c193e410;  1 drivers
v000001e1c1886080_0 .net *"_ivl_9", 0 0, L_000001e1c18c3400;  1 drivers
v000001e1c1886c60_0 .net *"_ivl_90", 0 0, L_000001e1c18d3540;  1 drivers
v000001e1c1886940_0 .net *"_ivl_93", 0 0, L_000001e1c193eaf0;  1 drivers
v000001e1c1886b20_0 .net *"_ivl_95", 0 0, L_000001e1c193da10;  1 drivers
v000001e1c18870c0_0 .net *"_ivl_96", 0 0, L_000001e1c18d47a0;  1 drivers
v000001e1c1886620_0 .net *"_ivl_99", 0 0, L_000001e1c193e190;  1 drivers
v000001e1c18872a0_0 .net "a", 31 0, v000001e1c18946f0_0;  alias, 1 drivers
v000001e1c18866c0_0 .net "b", 31 0, v000001e1c18943d0_0;  alias, 1 drivers
v000001e1c1885e00_0 .net "out", 0 0, L_000001e1c18d3000;  alias, 1 drivers
v000001e1c1887a20_0 .net "temp", 31 0, L_000001e1c193d6f0;  1 drivers
L_000001e1c18c19c0 .part v000001e1c18946f0_0, 0, 1;
L_000001e1c18c3040 .part v000001e1c18943d0_0, 0, 1;
L_000001e1c18c3400 .part v000001e1c18946f0_0, 1, 1;
L_000001e1c18c30e0 .part v000001e1c18943d0_0, 1, 1;
L_000001e1c18c1e20 .part v000001e1c18946f0_0, 2, 1;
L_000001e1c18c3180 .part v000001e1c18943d0_0, 2, 1;
L_000001e1c18c1a60 .part v000001e1c18946f0_0, 3, 1;
L_000001e1c18c3220 .part v000001e1c18943d0_0, 3, 1;
L_000001e1c18c1f60 .part v000001e1c18946f0_0, 4, 1;
L_000001e1c18c32c0 .part v000001e1c18943d0_0, 4, 1;
L_000001e1c18c3360 .part v000001e1c18946f0_0, 5, 1;
L_000001e1c18c2000 .part v000001e1c18943d0_0, 5, 1;
L_000001e1c193d150 .part v000001e1c18946f0_0, 6, 1;
L_000001e1c193d1f0 .part v000001e1c18943d0_0, 6, 1;
L_000001e1c193d650 .part v000001e1c18946f0_0, 7, 1;
L_000001e1c193f310 .part v000001e1c18943d0_0, 7, 1;
L_000001e1c193e0f0 .part v000001e1c18946f0_0, 8, 1;
L_000001e1c193e730 .part v000001e1c18943d0_0, 8, 1;
L_000001e1c193d290 .part v000001e1c18946f0_0, 9, 1;
L_000001e1c193ecd0 .part v000001e1c18943d0_0, 9, 1;
L_000001e1c193ef50 .part v000001e1c18946f0_0, 10, 1;
L_000001e1c193dd30 .part v000001e1c18943d0_0, 10, 1;
L_000001e1c193ee10 .part v000001e1c18946f0_0, 11, 1;
L_000001e1c193d970 .part v000001e1c18943d0_0, 11, 1;
L_000001e1c193e7d0 .part v000001e1c18946f0_0, 12, 1;
L_000001e1c193e550 .part v000001e1c18943d0_0, 12, 1;
L_000001e1c193d5b0 .part v000001e1c18946f0_0, 13, 1;
L_000001e1c193d0b0 .part v000001e1c18943d0_0, 13, 1;
L_000001e1c193df10 .part v000001e1c18946f0_0, 14, 1;
L_000001e1c193e410 .part v000001e1c18943d0_0, 14, 1;
L_000001e1c193eaf0 .part v000001e1c18946f0_0, 15, 1;
L_000001e1c193da10 .part v000001e1c18943d0_0, 15, 1;
L_000001e1c193e190 .part v000001e1c18946f0_0, 16, 1;
L_000001e1c193e870 .part v000001e1c18943d0_0, 16, 1;
L_000001e1c193f3b0 .part v000001e1c18946f0_0, 17, 1;
L_000001e1c193f090 .part v000001e1c18943d0_0, 17, 1;
L_000001e1c193e4b0 .part v000001e1c18946f0_0, 18, 1;
L_000001e1c193e910 .part v000001e1c18943d0_0, 18, 1;
L_000001e1c193cf70 .part v000001e1c18946f0_0, 19, 1;
L_000001e1c193e5f0 .part v000001e1c18943d0_0, 19, 1;
L_000001e1c193e9b0 .part v000001e1c18946f0_0, 20, 1;
L_000001e1c193f130 .part v000001e1c18943d0_0, 20, 1;
L_000001e1c193d830 .part v000001e1c18946f0_0, 21, 1;
L_000001e1c193f450 .part v000001e1c18943d0_0, 21, 1;
L_000001e1c193ea50 .part v000001e1c18946f0_0, 22, 1;
L_000001e1c193dab0 .part v000001e1c18943d0_0, 22, 1;
L_000001e1c193e230 .part v000001e1c18946f0_0, 23, 1;
L_000001e1c193d330 .part v000001e1c18943d0_0, 23, 1;
L_000001e1c193d3d0 .part v000001e1c18946f0_0, 24, 1;
L_000001e1c193d470 .part v000001e1c18943d0_0, 24, 1;
L_000001e1c193ed70 .part v000001e1c18946f0_0, 25, 1;
L_000001e1c193eff0 .part v000001e1c18943d0_0, 25, 1;
L_000001e1c193eb90 .part v000001e1c18946f0_0, 26, 1;
L_000001e1c193e690 .part v000001e1c18943d0_0, 26, 1;
L_000001e1c193ec30 .part v000001e1c18946f0_0, 27, 1;
L_000001e1c193d010 .part v000001e1c18943d0_0, 27, 1;
L_000001e1c193d510 .part v000001e1c18946f0_0, 28, 1;
L_000001e1c193eeb0 .part v000001e1c18943d0_0, 28, 1;
L_000001e1c193f1d0 .part v000001e1c18946f0_0, 29, 1;
L_000001e1c193db50 .part v000001e1c18943d0_0, 29, 1;
L_000001e1c193f270 .part v000001e1c18946f0_0, 30, 1;
L_000001e1c193f4f0 .part v000001e1c18943d0_0, 30, 1;
LS_000001e1c193d6f0_0_0 .concat8 [ 1 1 1 1], L_000001e1c18d3b60, L_000001e1c18d3930, L_000001e1c18d30e0, L_000001e1c18d3e00;
LS_000001e1c193d6f0_0_4 .concat8 [ 1 1 1 1], L_000001e1c18d32a0, L_000001e1c18d4500, L_000001e1c18d3620, L_000001e1c18d4570;
LS_000001e1c193d6f0_0_8 .concat8 [ 1 1 1 1], L_000001e1c18d4b90, L_000001e1c18d39a0, L_000001e1c18d3310, L_000001e1c18d3bd0;
LS_000001e1c193d6f0_0_12 .concat8 [ 1 1 1 1], L_000001e1c18d43b0, L_000001e1c18d3ee0, L_000001e1c18d34d0, L_000001e1c18d3540;
LS_000001e1c193d6f0_0_16 .concat8 [ 1 1 1 1], L_000001e1c18d47a0, L_000001e1c18d33f0, L_000001e1c18d35b0, L_000001e1c18d4030;
LS_000001e1c193d6f0_0_20 .concat8 [ 1 1 1 1], L_000001e1c18d4810, L_000001e1c18d4420, L_000001e1c18d3700, L_000001e1c18d3a80;
LS_000001e1c193d6f0_0_24 .concat8 [ 1 1 1 1], L_000001e1c18d3e70, L_000001e1c18d3690, L_000001e1c18d4a40, L_000001e1c18d4b20;
LS_000001e1c193d6f0_0_28 .concat8 [ 1 1 1 1], L_000001e1c18d3fc0, L_000001e1c18d4110, L_000001e1c18d4180, L_000001e1c18d41f0;
LS_000001e1c193d6f0_1_0 .concat8 [ 4 4 4 4], LS_000001e1c193d6f0_0_0, LS_000001e1c193d6f0_0_4, LS_000001e1c193d6f0_0_8, LS_000001e1c193d6f0_0_12;
LS_000001e1c193d6f0_1_4 .concat8 [ 4 4 4 4], LS_000001e1c193d6f0_0_16, LS_000001e1c193d6f0_0_20, LS_000001e1c193d6f0_0_24, LS_000001e1c193d6f0_0_28;
L_000001e1c193d6f0 .concat8 [ 16 16 0 0], LS_000001e1c193d6f0_1_0, LS_000001e1c193d6f0_1_4;
L_000001e1c193dbf0 .part v000001e1c18946f0_0, 31, 1;
L_000001e1c193dfb0 .part v000001e1c18943d0_0, 31, 1;
L_000001e1c193d790 .part L_000001e1c193d6f0, 0, 1;
L_000001e1c193e050 .part L_000001e1c193d6f0, 1, 1;
L_000001e1c193cd90 .part L_000001e1c193d6f0, 2, 1;
L_000001e1c193d8d0 .part L_000001e1c193d6f0, 3, 1;
L_000001e1c193dc90 .part L_000001e1c193d6f0, 4, 1;
L_000001e1c193ce30 .part L_000001e1c193d6f0, 5, 1;
L_000001e1c193ced0 .part L_000001e1c193d6f0, 6, 1;
L_000001e1c193ddd0 .part L_000001e1c193d6f0, 7, 1;
L_000001e1c193de70 .part L_000001e1c193d6f0, 8, 1;
L_000001e1c193e2d0 .part L_000001e1c193d6f0, 9, 1;
L_000001e1c193e370 .part L_000001e1c193d6f0, 10, 1;
L_000001e1c193fb30 .part L_000001e1c193d6f0, 11, 1;
L_000001e1c193fef0 .part L_000001e1c193d6f0, 12, 1;
L_000001e1c1941250 .part L_000001e1c193d6f0, 13, 1;
L_000001e1c19402b0 .part L_000001e1c193d6f0, 14, 1;
L_000001e1c1940350 .part L_000001e1c193d6f0, 15, 1;
L_000001e1c193f950 .part L_000001e1c193d6f0, 16, 1;
L_000001e1c1940a30 .part L_000001e1c193d6f0, 17, 1;
L_000001e1c1941c50 .part L_000001e1c193d6f0, 18, 1;
L_000001e1c19412f0 .part L_000001e1c193d6f0, 19, 1;
L_000001e1c19403f0 .part L_000001e1c193d6f0, 20, 1;
L_000001e1c193f770 .part L_000001e1c193d6f0, 21, 1;
L_000001e1c193fe50 .part L_000001e1c193d6f0, 22, 1;
L_000001e1c1940990 .part L_000001e1c193d6f0, 23, 1;
L_000001e1c1941570 .part L_000001e1c193d6f0, 24, 1;
L_000001e1c19416b0 .part L_000001e1c193d6f0, 25, 1;
L_000001e1c193fbd0 .part L_000001e1c193d6f0, 26, 1;
L_000001e1c193f630 .part L_000001e1c193d6f0, 27, 1;
L_000001e1c1940210 .part L_000001e1c193d6f0, 28, 1;
L_000001e1c1941a70 .part L_000001e1c193d6f0, 29, 1;
L_000001e1c19408f0 .part L_000001e1c193d6f0, 30, 1;
L_000001e1c19400d0 .part L_000001e1c193d6f0, 31, 1;
S_000001e1c16902d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001e1c1649aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001e1c180a280 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001e1c18d3a10 .functor NOT 1, L_000001e1c18c2aa0, C4<0>, C4<0>, C4<0>;
v000001e1c1887de0_0 .net "A", 31 0, v000001e1c18946f0_0;  alias, 1 drivers
v000001e1c1888100_0 .net "ALUOP", 3 0, v000001e1c1886a80_0;  alias, 1 drivers
v000001e1c18869e0_0 .net "B", 31 0, v000001e1c18943d0_0;  alias, 1 drivers
v000001e1c1888380_0 .var "CF", 0 0;
v000001e1c1885f40_0 .net "ZF", 0 0, L_000001e1c18d3a10;  alias, 1 drivers
v000001e1c18861c0_0 .net *"_ivl_1", 0 0, L_000001e1c18c2aa0;  1 drivers
v000001e1c1886bc0_0 .var "res", 31 0;
E_000001e1c180a740 .event anyedge, v000001e1c1888100_0, v000001e1c18872a0_0, v000001e1c18866c0_0, v000001e1c1888380_0;
L_000001e1c18c2aa0 .reduce/or v000001e1c1886bc0_0;
S_000001e1c168d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001e1c1649aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001e1c188a5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c188a5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c188a630 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c188a668 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c188a6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c188a6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c188a710 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c188a748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c188a780 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c188a7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c188a7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c188a828 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c188a860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c188a898 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c188a8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c188a908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c188a940 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c188a978 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c188a9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c188a9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c188aa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c188aa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c188aa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c188aac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c188ab00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001e1c1886a80_0 .var "ALU_OP", 3 0;
v000001e1c1886260_0 .net "opcode", 11 0, v000001e1c1894e70_0;  alias, 1 drivers
E_000001e1c180a540 .event anyedge, v000001e1c1790f80_0;
S_000001e1c168da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001e1c1892b70_0 .net "EX1_forward_to_B", 31 0, v000001e1c1893250_0;  alias, 1 drivers
v000001e1c1892530_0 .net "EX_PFC", 31 0, v000001e1c1891db0_0;  alias, 1 drivers
v000001e1c1893110_0 .net "EX_PFC_to_IF", 31 0, L_000001e1c18c1920;  alias, 1 drivers
v000001e1c18931b0_0 .net "alu_selA", 1 0, L_000001e1c18c4580;  alias, 1 drivers
v000001e1c18922b0_0 .net "alu_selB", 1 0, L_000001e1c18c7dc0;  alias, 1 drivers
v000001e1c1891c70_0 .net "ex_haz", 31 0, v000001e1c1884550_0;  alias, 1 drivers
v000001e1c18939d0_0 .net "id_haz", 31 0, L_000001e1c18c1ec0;  alias, 1 drivers
v000001e1c1893c50_0 .net "is_jr", 0 0, v000001e1c1893b10_0;  alias, 1 drivers
v000001e1c18932f0_0 .net "mem_haz", 31 0, L_000001e1c18d4d50;  alias, 1 drivers
v000001e1c1893890_0 .net "oper1", 31 0, L_000001e1c18cb390;  alias, 1 drivers
v000001e1c1891d10_0 .net "oper2", 31 0, L_000001e1c18d31c0;  alias, 1 drivers
v000001e1c1893570_0 .net "pc", 31 0, v000001e1c1892f30_0;  alias, 1 drivers
v000001e1c1892490_0 .net "rs1", 31 0, v000001e1c1892cb0_0;  alias, 1 drivers
v000001e1c1893070_0 .net "rs2_in", 31 0, v000001e1c1891f90_0;  alias, 1 drivers
v000001e1c18920d0_0 .net "rs2_out", 31 0, L_000001e1c18d3460;  alias, 1 drivers
v000001e1c1892fd0_0 .net "store_rs2_forward", 1 0, L_000001e1c18c70a0;  alias, 1 drivers
L_000001e1c18c1920 .functor MUXZ 32, v000001e1c1891db0_0, L_000001e1c18cb390, v000001e1c1893b10_0, C4<>;
S_000001e1c1648200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001e1c168da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001e1c180a340 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001e1c18c9bf0 .functor NOT 1, L_000001e1c18c3720, C4<0>, C4<0>, C4<0>;
L_000001e1c18ca980 .functor NOT 1, L_000001e1c18c1b00, C4<0>, C4<0>, C4<0>;
L_000001e1c18c9e90 .functor NOT 1, L_000001e1c18c34a0, C4<0>, C4<0>, C4<0>;
L_000001e1c18c9cd0 .functor NOT 1, L_000001e1c18c37c0, C4<0>, C4<0>, C4<0>;
L_000001e1c18c9f70 .functor AND 32, L_000001e1c18c9b10, v000001e1c1892cb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18c9db0 .functor AND 32, L_000001e1c18cab40, L_000001e1c18d4d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18c9f00 .functor OR 32, L_000001e1c18c9f70, L_000001e1c18c9db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18ca130 .functor AND 32, L_000001e1c18c9c60, v000001e1c1884550_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18ca1a0 .functor OR 32, L_000001e1c18c9f00, L_000001e1c18ca130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18cb320 .functor AND 32, L_000001e1c18cabb0, L_000001e1c18c1ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18cb390 .functor OR 32, L_000001e1c18ca1a0, L_000001e1c18cb320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1c1889460_0 .net *"_ivl_1", 0 0, L_000001e1c18c3720;  1 drivers
v000001e1c1889500_0 .net *"_ivl_13", 0 0, L_000001e1c18c34a0;  1 drivers
v000001e1c1889780_0 .net *"_ivl_14", 0 0, L_000001e1c18c9e90;  1 drivers
v000001e1c1889a00_0 .net *"_ivl_19", 0 0, L_000001e1c18c20a0;  1 drivers
v000001e1c1889aa0_0 .net *"_ivl_2", 0 0, L_000001e1c18c9bf0;  1 drivers
v000001e1c188c330_0 .net *"_ivl_23", 0 0, L_000001e1c18c23c0;  1 drivers
v000001e1c188bcf0_0 .net *"_ivl_27", 0 0, L_000001e1c18c37c0;  1 drivers
v000001e1c188d7d0_0 .net *"_ivl_28", 0 0, L_000001e1c18c9cd0;  1 drivers
v000001e1c188d730_0 .net *"_ivl_33", 0 0, L_000001e1c18c28c0;  1 drivers
v000001e1c188c510_0 .net *"_ivl_37", 0 0, L_000001e1c18c3c20;  1 drivers
v000001e1c188cfb0_0 .net *"_ivl_40", 31 0, L_000001e1c18c9f70;  1 drivers
v000001e1c188daf0_0 .net *"_ivl_42", 31 0, L_000001e1c18c9db0;  1 drivers
v000001e1c188ca10_0 .net *"_ivl_44", 31 0, L_000001e1c18c9f00;  1 drivers
v000001e1c188e270_0 .net *"_ivl_46", 31 0, L_000001e1c18ca130;  1 drivers
v000001e1c188c6f0_0 .net *"_ivl_48", 31 0, L_000001e1c18ca1a0;  1 drivers
v000001e1c188db90_0 .net *"_ivl_50", 31 0, L_000001e1c18cb320;  1 drivers
v000001e1c188d5f0_0 .net *"_ivl_7", 0 0, L_000001e1c18c1b00;  1 drivers
v000001e1c188bed0_0 .net *"_ivl_8", 0 0, L_000001e1c18ca980;  1 drivers
v000001e1c188d0f0_0 .net "ina", 31 0, v000001e1c1892cb0_0;  alias, 1 drivers
v000001e1c188c5b0_0 .net "inb", 31 0, L_000001e1c18d4d50;  alias, 1 drivers
v000001e1c188da50_0 .net "inc", 31 0, v000001e1c1884550_0;  alias, 1 drivers
v000001e1c188d870_0 .net "ind", 31 0, L_000001e1c18c1ec0;  alias, 1 drivers
v000001e1c188d910_0 .net "out", 31 0, L_000001e1c18cb390;  alias, 1 drivers
v000001e1c188c150_0 .net "s0", 31 0, L_000001e1c18c9b10;  1 drivers
v000001e1c188d690_0 .net "s1", 31 0, L_000001e1c18cab40;  1 drivers
v000001e1c188bd90_0 .net "s2", 31 0, L_000001e1c18c9c60;  1 drivers
v000001e1c188cdd0_0 .net "s3", 31 0, L_000001e1c18cabb0;  1 drivers
v000001e1c188c3d0_0 .net "sel", 1 0, L_000001e1c18c4580;  alias, 1 drivers
L_000001e1c18c3720 .part L_000001e1c18c4580, 1, 1;
LS_000001e1c18c35e0_0_0 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_0_4 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_0_8 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_0_12 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_0_16 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_0_20 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_0_24 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_0_28 .concat [ 1 1 1 1], L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0, L_000001e1c18c9bf0;
LS_000001e1c18c35e0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c35e0_0_0, LS_000001e1c18c35e0_0_4, LS_000001e1c18c35e0_0_8, LS_000001e1c18c35e0_0_12;
LS_000001e1c18c35e0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c35e0_0_16, LS_000001e1c18c35e0_0_20, LS_000001e1c18c35e0_0_24, LS_000001e1c18c35e0_0_28;
L_000001e1c18c35e0 .concat [ 16 16 0 0], LS_000001e1c18c35e0_1_0, LS_000001e1c18c35e0_1_4;
L_000001e1c18c1b00 .part L_000001e1c18c4580, 0, 1;
LS_000001e1c18c2b40_0_0 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_0_4 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_0_8 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_0_12 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_0_16 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_0_20 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_0_24 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_0_28 .concat [ 1 1 1 1], L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980, L_000001e1c18ca980;
LS_000001e1c18c2b40_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2b40_0_0, LS_000001e1c18c2b40_0_4, LS_000001e1c18c2b40_0_8, LS_000001e1c18c2b40_0_12;
LS_000001e1c18c2b40_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2b40_0_16, LS_000001e1c18c2b40_0_20, LS_000001e1c18c2b40_0_24, LS_000001e1c18c2b40_0_28;
L_000001e1c18c2b40 .concat [ 16 16 0 0], LS_000001e1c18c2b40_1_0, LS_000001e1c18c2b40_1_4;
L_000001e1c18c34a0 .part L_000001e1c18c4580, 1, 1;
LS_000001e1c18c2960_0_0 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_0_4 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_0_8 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_0_12 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_0_16 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_0_20 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_0_24 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_0_28 .concat [ 1 1 1 1], L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90, L_000001e1c18c9e90;
LS_000001e1c18c2960_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2960_0_0, LS_000001e1c18c2960_0_4, LS_000001e1c18c2960_0_8, LS_000001e1c18c2960_0_12;
LS_000001e1c18c2960_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2960_0_16, LS_000001e1c18c2960_0_20, LS_000001e1c18c2960_0_24, LS_000001e1c18c2960_0_28;
L_000001e1c18c2960 .concat [ 16 16 0 0], LS_000001e1c18c2960_1_0, LS_000001e1c18c2960_1_4;
L_000001e1c18c20a0 .part L_000001e1c18c4580, 0, 1;
LS_000001e1c18c3900_0_0 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_0_4 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_0_8 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_0_12 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_0_16 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_0_20 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_0_24 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_0_28 .concat [ 1 1 1 1], L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0, L_000001e1c18c20a0;
LS_000001e1c18c3900_1_0 .concat [ 4 4 4 4], LS_000001e1c18c3900_0_0, LS_000001e1c18c3900_0_4, LS_000001e1c18c3900_0_8, LS_000001e1c18c3900_0_12;
LS_000001e1c18c3900_1_4 .concat [ 4 4 4 4], LS_000001e1c18c3900_0_16, LS_000001e1c18c3900_0_20, LS_000001e1c18c3900_0_24, LS_000001e1c18c3900_0_28;
L_000001e1c18c3900 .concat [ 16 16 0 0], LS_000001e1c18c3900_1_0, LS_000001e1c18c3900_1_4;
L_000001e1c18c23c0 .part L_000001e1c18c4580, 1, 1;
LS_000001e1c18c2140_0_0 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_0_4 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_0_8 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_0_12 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_0_16 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_0_20 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_0_24 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_0_28 .concat [ 1 1 1 1], L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0, L_000001e1c18c23c0;
LS_000001e1c18c2140_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2140_0_0, LS_000001e1c18c2140_0_4, LS_000001e1c18c2140_0_8, LS_000001e1c18c2140_0_12;
LS_000001e1c18c2140_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2140_0_16, LS_000001e1c18c2140_0_20, LS_000001e1c18c2140_0_24, LS_000001e1c18c2140_0_28;
L_000001e1c18c2140 .concat [ 16 16 0 0], LS_000001e1c18c2140_1_0, LS_000001e1c18c2140_1_4;
L_000001e1c18c37c0 .part L_000001e1c18c4580, 0, 1;
LS_000001e1c18c1ba0_0_0 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_0_4 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_0_8 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_0_12 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_0_16 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_0_20 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_0_24 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_0_28 .concat [ 1 1 1 1], L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0, L_000001e1c18c9cd0;
LS_000001e1c18c1ba0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c1ba0_0_0, LS_000001e1c18c1ba0_0_4, LS_000001e1c18c1ba0_0_8, LS_000001e1c18c1ba0_0_12;
LS_000001e1c18c1ba0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c1ba0_0_16, LS_000001e1c18c1ba0_0_20, LS_000001e1c18c1ba0_0_24, LS_000001e1c18c1ba0_0_28;
L_000001e1c18c1ba0 .concat [ 16 16 0 0], LS_000001e1c18c1ba0_1_0, LS_000001e1c18c1ba0_1_4;
L_000001e1c18c28c0 .part L_000001e1c18c4580, 1, 1;
LS_000001e1c18c2780_0_0 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_0_4 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_0_8 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_0_12 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_0_16 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_0_20 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_0_24 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_0_28 .concat [ 1 1 1 1], L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0, L_000001e1c18c28c0;
LS_000001e1c18c2780_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2780_0_0, LS_000001e1c18c2780_0_4, LS_000001e1c18c2780_0_8, LS_000001e1c18c2780_0_12;
LS_000001e1c18c2780_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2780_0_16, LS_000001e1c18c2780_0_20, LS_000001e1c18c2780_0_24, LS_000001e1c18c2780_0_28;
L_000001e1c18c2780 .concat [ 16 16 0 0], LS_000001e1c18c2780_1_0, LS_000001e1c18c2780_1_4;
L_000001e1c18c3c20 .part L_000001e1c18c4580, 0, 1;
LS_000001e1c18c3b80_0_0 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_0_4 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_0_8 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_0_12 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_0_16 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_0_20 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_0_24 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_0_28 .concat [ 1 1 1 1], L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20, L_000001e1c18c3c20;
LS_000001e1c18c3b80_1_0 .concat [ 4 4 4 4], LS_000001e1c18c3b80_0_0, LS_000001e1c18c3b80_0_4, LS_000001e1c18c3b80_0_8, LS_000001e1c18c3b80_0_12;
LS_000001e1c18c3b80_1_4 .concat [ 4 4 4 4], LS_000001e1c18c3b80_0_16, LS_000001e1c18c3b80_0_20, LS_000001e1c18c3b80_0_24, LS_000001e1c18c3b80_0_28;
L_000001e1c18c3b80 .concat [ 16 16 0 0], LS_000001e1c18c3b80_1_0, LS_000001e1c18c3b80_1_4;
S_000001e1c1648390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001e1c1648200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18c9b10 .functor AND 32, L_000001e1c18c35e0, L_000001e1c18c2b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c1888880_0 .net "in1", 31 0, L_000001e1c18c35e0;  1 drivers
v000001e1c1889b40_0 .net "in2", 31 0, L_000001e1c18c2b40;  1 drivers
v000001e1c1889c80_0 .net "out", 31 0, L_000001e1c18c9b10;  alias, 1 drivers
S_000001e1c1680940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001e1c1648200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18cab40 .functor AND 32, L_000001e1c18c2960, L_000001e1c18c3900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c1888a60_0 .net "in1", 31 0, L_000001e1c18c2960;  1 drivers
v000001e1c1888f60_0 .net "in2", 31 0, L_000001e1c18c3900;  1 drivers
v000001e1c18898c0_0 .net "out", 31 0, L_000001e1c18cab40;  alias, 1 drivers
S_000001e1c1680ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001e1c1648200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18c9c60 .functor AND 32, L_000001e1c18c2140, L_000001e1c18c1ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c18891e0_0 .net "in1", 31 0, L_000001e1c18c2140;  1 drivers
v000001e1c1889000_0 .net "in2", 31 0, L_000001e1c18c1ba0;  1 drivers
v000001e1c18896e0_0 .net "out", 31 0, L_000001e1c18c9c60;  alias, 1 drivers
S_000001e1c188b4f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001e1c1648200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18cabb0 .functor AND 32, L_000001e1c18c2780, L_000001e1c18c3b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c1889960_0 .net "in1", 31 0, L_000001e1c18c2780;  1 drivers
v000001e1c1888600_0 .net "in2", 31 0, L_000001e1c18c3b80;  1 drivers
v000001e1c18893c0_0 .net "out", 31 0, L_000001e1c18cabb0;  alias, 1 drivers
S_000001e1c188b680 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001e1c168da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001e1c180a140 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001e1c18cb240 .functor NOT 1, L_000001e1c18c2280, C4<0>, C4<0>, C4<0>;
L_000001e1c18cb470 .functor NOT 1, L_000001e1c18c3cc0, C4<0>, C4<0>, C4<0>;
L_000001e1c18cb2b0 .functor NOT 1, L_000001e1c18c1560, C4<0>, C4<0>, C4<0>;
L_000001e1c18019f0 .functor NOT 1, L_000001e1c18c21e0, C4<0>, C4<0>, C4<0>;
L_000001e1c18d4490 .functor AND 32, L_000001e1c18cb1d0, v000001e1c1893250_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d3150 .functor AND 32, L_000001e1c18cb160, L_000001e1c18d4d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d4960 .functor OR 32, L_000001e1c18d4490, L_000001e1c18d3150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18d45e0 .functor AND 32, L_000001e1c18cb400, v000001e1c1884550_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d3d90 .functor OR 32, L_000001e1c18d4960, L_000001e1c18d45e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18d37e0 .functor AND 32, L_000001e1c18d3af0, L_000001e1c18c1ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d31c0 .functor OR 32, L_000001e1c18d3d90, L_000001e1c18d37e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1c188c650_0 .net *"_ivl_1", 0 0, L_000001e1c18c2280;  1 drivers
v000001e1c188d190_0 .net *"_ivl_13", 0 0, L_000001e1c18c1560;  1 drivers
v000001e1c188bbb0_0 .net *"_ivl_14", 0 0, L_000001e1c18cb2b0;  1 drivers
v000001e1c188d9b0_0 .net *"_ivl_19", 0 0, L_000001e1c18c2500;  1 drivers
v000001e1c188dcd0_0 .net *"_ivl_2", 0 0, L_000001e1c18cb240;  1 drivers
v000001e1c188d230_0 .net *"_ivl_23", 0 0, L_000001e1c18c3ae0;  1 drivers
v000001e1c188d2d0_0 .net *"_ivl_27", 0 0, L_000001e1c18c21e0;  1 drivers
v000001e1c188c290_0 .net *"_ivl_28", 0 0, L_000001e1c18019f0;  1 drivers
v000001e1c188c830_0 .net *"_ivl_33", 0 0, L_000001e1c18c2be0;  1 drivers
v000001e1c188dd70_0 .net *"_ivl_37", 0 0, L_000001e1c18c2f00;  1 drivers
v000001e1c188e090_0 .net *"_ivl_40", 31 0, L_000001e1c18d4490;  1 drivers
v000001e1c188de10_0 .net *"_ivl_42", 31 0, L_000001e1c18d3150;  1 drivers
v000001e1c188deb0_0 .net *"_ivl_44", 31 0, L_000001e1c18d4960;  1 drivers
v000001e1c188d370_0 .net *"_ivl_46", 31 0, L_000001e1c18d45e0;  1 drivers
v000001e1c188c8d0_0 .net *"_ivl_48", 31 0, L_000001e1c18d3d90;  1 drivers
v000001e1c188e130_0 .net *"_ivl_50", 31 0, L_000001e1c18d37e0;  1 drivers
v000001e1c188bc50_0 .net *"_ivl_7", 0 0, L_000001e1c18c3cc0;  1 drivers
v000001e1c188df50_0 .net *"_ivl_8", 0 0, L_000001e1c18cb470;  1 drivers
v000001e1c188d410_0 .net "ina", 31 0, v000001e1c1893250_0;  alias, 1 drivers
v000001e1c188e1d0_0 .net "inb", 31 0, L_000001e1c18d4d50;  alias, 1 drivers
v000001e1c188c970_0 .net "inc", 31 0, v000001e1c1884550_0;  alias, 1 drivers
v000001e1c188be30_0 .net "ind", 31 0, L_000001e1c18c1ec0;  alias, 1 drivers
v000001e1c188bf70_0 .net "out", 31 0, L_000001e1c18d31c0;  alias, 1 drivers
v000001e1c188c010_0 .net "s0", 31 0, L_000001e1c18cb1d0;  1 drivers
v000001e1c188cab0_0 .net "s1", 31 0, L_000001e1c18cb160;  1 drivers
v000001e1c188cbf0_0 .net "s2", 31 0, L_000001e1c18cb400;  1 drivers
v000001e1c188c0b0_0 .net "s3", 31 0, L_000001e1c18d3af0;  1 drivers
v000001e1c188cc90_0 .net "sel", 1 0, L_000001e1c18c7dc0;  alias, 1 drivers
L_000001e1c18c2280 .part L_000001e1c18c7dc0, 1, 1;
LS_000001e1c18c16a0_0_0 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_0_4 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_0_8 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_0_12 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_0_16 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_0_20 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_0_24 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_0_28 .concat [ 1 1 1 1], L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240, L_000001e1c18cb240;
LS_000001e1c18c16a0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c16a0_0_0, LS_000001e1c18c16a0_0_4, LS_000001e1c18c16a0_0_8, LS_000001e1c18c16a0_0_12;
LS_000001e1c18c16a0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c16a0_0_16, LS_000001e1c18c16a0_0_20, LS_000001e1c18c16a0_0_24, LS_000001e1c18c16a0_0_28;
L_000001e1c18c16a0 .concat [ 16 16 0 0], LS_000001e1c18c16a0_1_0, LS_000001e1c18c16a0_1_4;
L_000001e1c18c3cc0 .part L_000001e1c18c7dc0, 0, 1;
LS_000001e1c18c1c40_0_0 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_0_4 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_0_8 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_0_12 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_0_16 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_0_20 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_0_24 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_0_28 .concat [ 1 1 1 1], L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470, L_000001e1c18cb470;
LS_000001e1c18c1c40_1_0 .concat [ 4 4 4 4], LS_000001e1c18c1c40_0_0, LS_000001e1c18c1c40_0_4, LS_000001e1c18c1c40_0_8, LS_000001e1c18c1c40_0_12;
LS_000001e1c18c1c40_1_4 .concat [ 4 4 4 4], LS_000001e1c18c1c40_0_16, LS_000001e1c18c1c40_0_20, LS_000001e1c18c1c40_0_24, LS_000001e1c18c1c40_0_28;
L_000001e1c18c1c40 .concat [ 16 16 0 0], LS_000001e1c18c1c40_1_0, LS_000001e1c18c1c40_1_4;
L_000001e1c18c1560 .part L_000001e1c18c7dc0, 1, 1;
LS_000001e1c18c3860_0_0 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_0_4 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_0_8 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_0_12 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_0_16 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_0_20 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_0_24 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_0_28 .concat [ 1 1 1 1], L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0, L_000001e1c18cb2b0;
LS_000001e1c18c3860_1_0 .concat [ 4 4 4 4], LS_000001e1c18c3860_0_0, LS_000001e1c18c3860_0_4, LS_000001e1c18c3860_0_8, LS_000001e1c18c3860_0_12;
LS_000001e1c18c3860_1_4 .concat [ 4 4 4 4], LS_000001e1c18c3860_0_16, LS_000001e1c18c3860_0_20, LS_000001e1c18c3860_0_24, LS_000001e1c18c3860_0_28;
L_000001e1c18c3860 .concat [ 16 16 0 0], LS_000001e1c18c3860_1_0, LS_000001e1c18c3860_1_4;
L_000001e1c18c2500 .part L_000001e1c18c7dc0, 0, 1;
LS_000001e1c18c2c80_0_0 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_0_4 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_0_8 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_0_12 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_0_16 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_0_20 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_0_24 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_0_28 .concat [ 1 1 1 1], L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500, L_000001e1c18c2500;
LS_000001e1c18c2c80_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2c80_0_0, LS_000001e1c18c2c80_0_4, LS_000001e1c18c2c80_0_8, LS_000001e1c18c2c80_0_12;
LS_000001e1c18c2c80_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2c80_0_16, LS_000001e1c18c2c80_0_20, LS_000001e1c18c2c80_0_24, LS_000001e1c18c2c80_0_28;
L_000001e1c18c2c80 .concat [ 16 16 0 0], LS_000001e1c18c2c80_1_0, LS_000001e1c18c2c80_1_4;
L_000001e1c18c3ae0 .part L_000001e1c18c7dc0, 1, 1;
LS_000001e1c18c2e60_0_0 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_0_4 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_0_8 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_0_12 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_0_16 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_0_20 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_0_24 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_0_28 .concat [ 1 1 1 1], L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0, L_000001e1c18c3ae0;
LS_000001e1c18c2e60_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2e60_0_0, LS_000001e1c18c2e60_0_4, LS_000001e1c18c2e60_0_8, LS_000001e1c18c2e60_0_12;
LS_000001e1c18c2e60_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2e60_0_16, LS_000001e1c18c2e60_0_20, LS_000001e1c18c2e60_0_24, LS_000001e1c18c2e60_0_28;
L_000001e1c18c2e60 .concat [ 16 16 0 0], LS_000001e1c18c2e60_1_0, LS_000001e1c18c2e60_1_4;
L_000001e1c18c21e0 .part L_000001e1c18c7dc0, 0, 1;
LS_000001e1c18c17e0_0_0 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_0_4 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_0_8 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_0_12 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_0_16 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_0_20 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_0_24 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_0_28 .concat [ 1 1 1 1], L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0, L_000001e1c18019f0;
LS_000001e1c18c17e0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c17e0_0_0, LS_000001e1c18c17e0_0_4, LS_000001e1c18c17e0_0_8, LS_000001e1c18c17e0_0_12;
LS_000001e1c18c17e0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c17e0_0_16, LS_000001e1c18c17e0_0_20, LS_000001e1c18c17e0_0_24, LS_000001e1c18c17e0_0_28;
L_000001e1c18c17e0 .concat [ 16 16 0 0], LS_000001e1c18c17e0_1_0, LS_000001e1c18c17e0_1_4;
L_000001e1c18c2be0 .part L_000001e1c18c7dc0, 1, 1;
LS_000001e1c18c2a00_0_0 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_0_4 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_0_8 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_0_12 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_0_16 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_0_20 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_0_24 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_0_28 .concat [ 1 1 1 1], L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0, L_000001e1c18c2be0;
LS_000001e1c18c2a00_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2a00_0_0, LS_000001e1c18c2a00_0_4, LS_000001e1c18c2a00_0_8, LS_000001e1c18c2a00_0_12;
LS_000001e1c18c2a00_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2a00_0_16, LS_000001e1c18c2a00_0_20, LS_000001e1c18c2a00_0_24, LS_000001e1c18c2a00_0_28;
L_000001e1c18c2a00 .concat [ 16 16 0 0], LS_000001e1c18c2a00_1_0, LS_000001e1c18c2a00_1_4;
L_000001e1c18c2f00 .part L_000001e1c18c7dc0, 0, 1;
LS_000001e1c18c25a0_0_0 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_0_4 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_0_8 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_0_12 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_0_16 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_0_20 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_0_24 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_0_28 .concat [ 1 1 1 1], L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00, L_000001e1c18c2f00;
LS_000001e1c18c25a0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c25a0_0_0, LS_000001e1c18c25a0_0_4, LS_000001e1c18c25a0_0_8, LS_000001e1c18c25a0_0_12;
LS_000001e1c18c25a0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c25a0_0_16, LS_000001e1c18c25a0_0_20, LS_000001e1c18c25a0_0_24, LS_000001e1c18c25a0_0_28;
L_000001e1c18c25a0 .concat [ 16 16 0 0], LS_000001e1c18c25a0_1_0, LS_000001e1c18c25a0_1_4;
S_000001e1c188b810 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001e1c188b680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18cb1d0 .functor AND 32, L_000001e1c18c16a0, L_000001e1c18c1c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188cb50_0 .net "in1", 31 0, L_000001e1c18c16a0;  1 drivers
v000001e1c188ce70_0 .net "in2", 31 0, L_000001e1c18c1c40;  1 drivers
v000001e1c188cf10_0 .net "out", 31 0, L_000001e1c18cb1d0;  alias, 1 drivers
S_000001e1c188b040 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001e1c188b680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18cb160 .functor AND 32, L_000001e1c18c3860, L_000001e1c18c2c80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188e310_0 .net "in1", 31 0, L_000001e1c18c3860;  1 drivers
v000001e1c188c1f0_0 .net "in2", 31 0, L_000001e1c18c2c80;  1 drivers
v000001e1c188c470_0 .net "out", 31 0, L_000001e1c18cb160;  alias, 1 drivers
S_000001e1c188b9a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001e1c188b680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18cb400 .functor AND 32, L_000001e1c18c2e60, L_000001e1c18c17e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188dff0_0 .net "in1", 31 0, L_000001e1c18c2e60;  1 drivers
v000001e1c188c790_0 .net "in2", 31 0, L_000001e1c18c17e0;  1 drivers
v000001e1c188dc30_0 .net "out", 31 0, L_000001e1c18cb400;  alias, 1 drivers
S_000001e1c188b1d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001e1c188b680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18d3af0 .functor AND 32, L_000001e1c18c2a00, L_000001e1c18c25a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188d4b0_0 .net "in1", 31 0, L_000001e1c18c2a00;  1 drivers
v000001e1c188d550_0 .net "in2", 31 0, L_000001e1c18c25a0;  1 drivers
v000001e1c188d050_0 .net "out", 31 0, L_000001e1c18d3af0;  alias, 1 drivers
S_000001e1c188aeb0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001e1c168da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001e1c180a6c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001e1c18d3cb0 .functor NOT 1, L_000001e1c18c39a0, C4<0>, C4<0>, C4<0>;
L_000001e1c18d3850 .functor NOT 1, L_000001e1c18c3680, C4<0>, C4<0>, C4<0>;
L_000001e1c18d4650 .functor NOT 1, L_000001e1c18c2320, C4<0>, C4<0>, C4<0>;
L_000001e1c18d3380 .functor NOT 1, L_000001e1c18c2820, C4<0>, C4<0>, C4<0>;
L_000001e1c18d38c0 .functor AND 32, L_000001e1c18d4ab0, v000001e1c1891f90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d3c40 .functor AND 32, L_000001e1c18d3230, L_000001e1c18d4d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d4260 .functor OR 32, L_000001e1c18d38c0, L_000001e1c18d3c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18d46c0 .functor AND 32, L_000001e1c18d3f50, v000001e1c1884550_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d3d20 .functor OR 32, L_000001e1c18d4260, L_000001e1c18d46c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18d4730 .functor AND 32, L_000001e1c18d49d0, L_000001e1c18c1ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d3460 .functor OR 32, L_000001e1c18d3d20, L_000001e1c18d4730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1c188f170_0 .net *"_ivl_1", 0 0, L_000001e1c18c39a0;  1 drivers
v000001e1c188f0d0_0 .net *"_ivl_13", 0 0, L_000001e1c18c2320;  1 drivers
v000001e1c188ef90_0 .net *"_ivl_14", 0 0, L_000001e1c18d4650;  1 drivers
v000001e1c188f7b0_0 .net *"_ivl_19", 0 0, L_000001e1c18c3a40;  1 drivers
v000001e1c188f530_0 .net *"_ivl_2", 0 0, L_000001e1c18d3cb0;  1 drivers
v000001e1c188e770_0 .net *"_ivl_23", 0 0, L_000001e1c18c2460;  1 drivers
v000001e1c188f2b0_0 .net *"_ivl_27", 0 0, L_000001e1c18c2820;  1 drivers
v000001e1c188f5d0_0 .net *"_ivl_28", 0 0, L_000001e1c18d3380;  1 drivers
v000001e1c188f850_0 .net *"_ivl_33", 0 0, L_000001e1c18c1880;  1 drivers
v000001e1c188e450_0 .net *"_ivl_37", 0 0, L_000001e1c18c2fa0;  1 drivers
v000001e1c188fa30_0 .net *"_ivl_40", 31 0, L_000001e1c18d38c0;  1 drivers
v000001e1c188f990_0 .net *"_ivl_42", 31 0, L_000001e1c18d3c40;  1 drivers
v000001e1c188e590_0 .net *"_ivl_44", 31 0, L_000001e1c18d4260;  1 drivers
v000001e1c188f710_0 .net *"_ivl_46", 31 0, L_000001e1c18d46c0;  1 drivers
v000001e1c188e630_0 .net *"_ivl_48", 31 0, L_000001e1c18d3d20;  1 drivers
v000001e1c188e8b0_0 .net *"_ivl_50", 31 0, L_000001e1c18d4730;  1 drivers
v000001e1c188ea90_0 .net *"_ivl_7", 0 0, L_000001e1c18c3680;  1 drivers
v000001e1c188e950_0 .net *"_ivl_8", 0 0, L_000001e1c18d3850;  1 drivers
v000001e1c188e9f0_0 .net "ina", 31 0, v000001e1c1891f90_0;  alias, 1 drivers
v000001e1c188eb30_0 .net "inb", 31 0, L_000001e1c18d4d50;  alias, 1 drivers
v000001e1c188f210_0 .net "inc", 31 0, v000001e1c1884550_0;  alias, 1 drivers
v000001e1c188ebd0_0 .net "ind", 31 0, L_000001e1c18c1ec0;  alias, 1 drivers
v000001e1c188ec70_0 .net "out", 31 0, L_000001e1c18d3460;  alias, 1 drivers
v000001e1c188ed10_0 .net "s0", 31 0, L_000001e1c18d4ab0;  1 drivers
v000001e1c188edb0_0 .net "s1", 31 0, L_000001e1c18d3230;  1 drivers
v000001e1c188eef0_0 .net "s2", 31 0, L_000001e1c18d3f50;  1 drivers
v000001e1c18937f0_0 .net "s3", 31 0, L_000001e1c18d49d0;  1 drivers
v000001e1c1893930_0 .net "sel", 1 0, L_000001e1c18c70a0;  alias, 1 drivers
L_000001e1c18c39a0 .part L_000001e1c18c70a0, 1, 1;
LS_000001e1c18c2640_0_0 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_0_4 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_0_8 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_0_12 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_0_16 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_0_20 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_0_24 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_0_28 .concat [ 1 1 1 1], L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0, L_000001e1c18d3cb0;
LS_000001e1c18c2640_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2640_0_0, LS_000001e1c18c2640_0_4, LS_000001e1c18c2640_0_8, LS_000001e1c18c2640_0_12;
LS_000001e1c18c2640_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2640_0_16, LS_000001e1c18c2640_0_20, LS_000001e1c18c2640_0_24, LS_000001e1c18c2640_0_28;
L_000001e1c18c2640 .concat [ 16 16 0 0], LS_000001e1c18c2640_1_0, LS_000001e1c18c2640_1_4;
L_000001e1c18c3680 .part L_000001e1c18c70a0, 0, 1;
LS_000001e1c18c3540_0_0 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_0_4 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_0_8 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_0_12 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_0_16 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_0_20 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_0_24 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_0_28 .concat [ 1 1 1 1], L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850, L_000001e1c18d3850;
LS_000001e1c18c3540_1_0 .concat [ 4 4 4 4], LS_000001e1c18c3540_0_0, LS_000001e1c18c3540_0_4, LS_000001e1c18c3540_0_8, LS_000001e1c18c3540_0_12;
LS_000001e1c18c3540_1_4 .concat [ 4 4 4 4], LS_000001e1c18c3540_0_16, LS_000001e1c18c3540_0_20, LS_000001e1c18c3540_0_24, LS_000001e1c18c3540_0_28;
L_000001e1c18c3540 .concat [ 16 16 0 0], LS_000001e1c18c3540_1_0, LS_000001e1c18c3540_1_4;
L_000001e1c18c2320 .part L_000001e1c18c70a0, 1, 1;
LS_000001e1c18c1600_0_0 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_0_4 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_0_8 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_0_12 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_0_16 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_0_20 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_0_24 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_0_28 .concat [ 1 1 1 1], L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650, L_000001e1c18d4650;
LS_000001e1c18c1600_1_0 .concat [ 4 4 4 4], LS_000001e1c18c1600_0_0, LS_000001e1c18c1600_0_4, LS_000001e1c18c1600_0_8, LS_000001e1c18c1600_0_12;
LS_000001e1c18c1600_1_4 .concat [ 4 4 4 4], LS_000001e1c18c1600_0_16, LS_000001e1c18c1600_0_20, LS_000001e1c18c1600_0_24, LS_000001e1c18c1600_0_28;
L_000001e1c18c1600 .concat [ 16 16 0 0], LS_000001e1c18c1600_1_0, LS_000001e1c18c1600_1_4;
L_000001e1c18c3a40 .part L_000001e1c18c70a0, 0, 1;
LS_000001e1c18c1ce0_0_0 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_0_4 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_0_8 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_0_12 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_0_16 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_0_20 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_0_24 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_0_28 .concat [ 1 1 1 1], L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40, L_000001e1c18c3a40;
LS_000001e1c18c1ce0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c1ce0_0_0, LS_000001e1c18c1ce0_0_4, LS_000001e1c18c1ce0_0_8, LS_000001e1c18c1ce0_0_12;
LS_000001e1c18c1ce0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c1ce0_0_16, LS_000001e1c18c1ce0_0_20, LS_000001e1c18c1ce0_0_24, LS_000001e1c18c1ce0_0_28;
L_000001e1c18c1ce0 .concat [ 16 16 0 0], LS_000001e1c18c1ce0_1_0, LS_000001e1c18c1ce0_1_4;
L_000001e1c18c2460 .part L_000001e1c18c70a0, 1, 1;
LS_000001e1c18c26e0_0_0 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_0_4 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_0_8 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_0_12 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_0_16 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_0_20 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_0_24 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_0_28 .concat [ 1 1 1 1], L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460, L_000001e1c18c2460;
LS_000001e1c18c26e0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c26e0_0_0, LS_000001e1c18c26e0_0_4, LS_000001e1c18c26e0_0_8, LS_000001e1c18c26e0_0_12;
LS_000001e1c18c26e0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c26e0_0_16, LS_000001e1c18c26e0_0_20, LS_000001e1c18c26e0_0_24, LS_000001e1c18c26e0_0_28;
L_000001e1c18c26e0 .concat [ 16 16 0 0], LS_000001e1c18c26e0_1_0, LS_000001e1c18c26e0_1_4;
L_000001e1c18c2820 .part L_000001e1c18c70a0, 0, 1;
LS_000001e1c18c1740_0_0 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_0_4 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_0_8 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_0_12 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_0_16 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_0_20 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_0_24 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_0_28 .concat [ 1 1 1 1], L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380, L_000001e1c18d3380;
LS_000001e1c18c1740_1_0 .concat [ 4 4 4 4], LS_000001e1c18c1740_0_0, LS_000001e1c18c1740_0_4, LS_000001e1c18c1740_0_8, LS_000001e1c18c1740_0_12;
LS_000001e1c18c1740_1_4 .concat [ 4 4 4 4], LS_000001e1c18c1740_0_16, LS_000001e1c18c1740_0_20, LS_000001e1c18c1740_0_24, LS_000001e1c18c1740_0_28;
L_000001e1c18c1740 .concat [ 16 16 0 0], LS_000001e1c18c1740_1_0, LS_000001e1c18c1740_1_4;
L_000001e1c18c1880 .part L_000001e1c18c70a0, 1, 1;
LS_000001e1c18c2d20_0_0 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_0_4 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_0_8 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_0_12 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_0_16 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_0_20 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_0_24 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_0_28 .concat [ 1 1 1 1], L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880, L_000001e1c18c1880;
LS_000001e1c18c2d20_1_0 .concat [ 4 4 4 4], LS_000001e1c18c2d20_0_0, LS_000001e1c18c2d20_0_4, LS_000001e1c18c2d20_0_8, LS_000001e1c18c2d20_0_12;
LS_000001e1c18c2d20_1_4 .concat [ 4 4 4 4], LS_000001e1c18c2d20_0_16, LS_000001e1c18c2d20_0_20, LS_000001e1c18c2d20_0_24, LS_000001e1c18c2d20_0_28;
L_000001e1c18c2d20 .concat [ 16 16 0 0], LS_000001e1c18c2d20_1_0, LS_000001e1c18c2d20_1_4;
L_000001e1c18c2fa0 .part L_000001e1c18c70a0, 0, 1;
LS_000001e1c18c1d80_0_0 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_0_4 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_0_8 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_0_12 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_0_16 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_0_20 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_0_24 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_0_28 .concat [ 1 1 1 1], L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0, L_000001e1c18c2fa0;
LS_000001e1c18c1d80_1_0 .concat [ 4 4 4 4], LS_000001e1c18c1d80_0_0, LS_000001e1c18c1d80_0_4, LS_000001e1c18c1d80_0_8, LS_000001e1c18c1d80_0_12;
LS_000001e1c18c1d80_1_4 .concat [ 4 4 4 4], LS_000001e1c18c1d80_0_16, LS_000001e1c18c1d80_0_20, LS_000001e1c18c1d80_0_24, LS_000001e1c18c1d80_0_28;
L_000001e1c18c1d80 .concat [ 16 16 0 0], LS_000001e1c18c1d80_1_0, LS_000001e1c18c1d80_1_4;
S_000001e1c188ab90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001e1c188aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18d4ab0 .functor AND 32, L_000001e1c18c2640, L_000001e1c18c3540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188cd30_0 .net "in1", 31 0, L_000001e1c18c2640;  1 drivers
v000001e1c188e810_0 .net "in2", 31 0, L_000001e1c18c3540;  1 drivers
v000001e1c188e6d0_0 .net "out", 31 0, L_000001e1c18d4ab0;  alias, 1 drivers
S_000001e1c188b360 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001e1c188aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18d3230 .functor AND 32, L_000001e1c18c1600, L_000001e1c18c1ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188f350_0 .net "in1", 31 0, L_000001e1c18c1600;  1 drivers
v000001e1c188f670_0 .net "in2", 31 0, L_000001e1c18c1ce0;  1 drivers
v000001e1c188f3f0_0 .net "out", 31 0, L_000001e1c18d3230;  alias, 1 drivers
S_000001e1c188ad20 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001e1c188aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18d3f50 .functor AND 32, L_000001e1c18c26e0, L_000001e1c18c1740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188f030_0 .net "in1", 31 0, L_000001e1c18c26e0;  1 drivers
v000001e1c188e4f0_0 .net "in2", 31 0, L_000001e1c18c1740;  1 drivers
v000001e1c188f8f0_0 .net "out", 31 0, L_000001e1c18d3f50;  alias, 1 drivers
S_000001e1c1890b50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001e1c188aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001e1c18d49d0 .functor AND 32, L_000001e1c18c2d20, L_000001e1c18c1d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e1c188e3b0_0 .net "in1", 31 0, L_000001e1c18c2d20;  1 drivers
v000001e1c188f490_0 .net "in2", 31 0, L_000001e1c18c1d80;  1 drivers
v000001e1c188ee50_0 .net "out", 31 0, L_000001e1c18d49d0;  alias, 1 drivers
S_000001e1c1890830 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001e1c1895b80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c1895bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c1895bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c1895c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c1895c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c1895c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c1895cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c1895d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c1895d40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c1895d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c1895db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c1895de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c1895e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c1895e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c1895e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c1895ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c1895f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c1895f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c1895f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c1895fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c1895fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c1896018 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c1896050 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c1896088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c18960c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001e1c1892f30_0 .var "EX1_PC", 31 0;
v000001e1c1891db0_0 .var "EX1_PFC", 31 0;
v000001e1c1893250_0 .var "EX1_forward_to_B", 31 0;
v000001e1c1892c10_0 .var "EX1_is_beq", 0 0;
v000001e1c1893390_0 .var "EX1_is_bne", 0 0;
v000001e1c1893430_0 .var "EX1_is_jal", 0 0;
v000001e1c1893b10_0 .var "EX1_is_jr", 0 0;
v000001e1c1893610_0 .var "EX1_is_oper2_immed", 0 0;
v000001e1c1892d50_0 .var "EX1_memread", 0 0;
v000001e1c1892170_0 .var "EX1_memwrite", 0 0;
v000001e1c1892350_0 .var "EX1_opcode", 11 0;
v000001e1c1893cf0_0 .var "EX1_predicted", 0 0;
v000001e1c18923f0_0 .var "EX1_rd_ind", 4 0;
v000001e1c1893750_0 .var "EX1_rd_indzero", 0 0;
v000001e1c1892e90_0 .var "EX1_regwrite", 0 0;
v000001e1c1892cb0_0 .var "EX1_rs1", 31 0;
v000001e1c1893d90_0 .var "EX1_rs1_ind", 4 0;
v000001e1c1891f90_0 .var "EX1_rs2", 31 0;
v000001e1c1892850_0 .var "EX1_rs2_ind", 4 0;
v000001e1c1894150_0 .net "FLUSH", 0 0, v000001e1c1896c80_0;  alias, 1 drivers
v000001e1c1894330_0 .net "ID_PC", 31 0, v000001e1c189dee0_0;  alias, 1 drivers
v000001e1c18934d0_0 .net "ID_PFC_to_EX", 31 0, L_000001e1c18c8680;  alias, 1 drivers
v000001e1c1893e30_0 .net "ID_forward_to_B", 31 0, L_000001e1c18c6ba0;  alias, 1 drivers
v000001e1c1891ef0_0 .net "ID_is_beq", 0 0, L_000001e1c18c7960;  alias, 1 drivers
v000001e1c1892df0_0 .net "ID_is_bne", 0 0, L_000001e1c18c7d20;  alias, 1 drivers
v000001e1c18936b0_0 .net "ID_is_jal", 0 0, L_000001e1c18c8fe0;  alias, 1 drivers
v000001e1c1893a70_0 .net "ID_is_jr", 0 0, L_000001e1c18c8540;  alias, 1 drivers
v000001e1c18941f0_0 .net "ID_is_oper2_immed", 0 0, L_000001e1c18ca750;  alias, 1 drivers
v000001e1c1893bb0_0 .net "ID_memread", 0 0, L_000001e1c18c8d60;  alias, 1 drivers
v000001e1c1894010_0 .net "ID_memwrite", 0 0, L_000001e1c18c8e00;  alias, 1 drivers
v000001e1c1893ed0_0 .net "ID_opcode", 11 0, v000001e1c18ad270_0;  alias, 1 drivers
v000001e1c1893f70_0 .net "ID_predicted", 0 0, v000001e1c1898580_0;  alias, 1 drivers
v000001e1c18940b0_0 .net "ID_rd_ind", 4 0, v000001e1c18ad310_0;  alias, 1 drivers
v000001e1c1894290_0 .net "ID_rd_indzero", 0 0, L_000001e1c18c8f40;  1 drivers
v000001e1c1891bd0_0 .net "ID_regwrite", 0 0, L_000001e1c18c9300;  alias, 1 drivers
v000001e1c1891e50_0 .net "ID_rs1", 31 0, v000001e1c189bc80_0;  alias, 1 drivers
v000001e1c1892030_0 .net "ID_rs1_ind", 4 0, v000001e1c18ac690_0;  alias, 1 drivers
v000001e1c1892210_0 .net "ID_rs2", 31 0, v000001e1c189ccc0_0;  alias, 1 drivers
v000001e1c18925d0_0 .net "ID_rs2_ind", 4 0, v000001e1c18ac190_0;  alias, 1 drivers
v000001e1c1892a30_0 .net "clk", 0 0, L_000001e1c18c9aa0;  1 drivers
v000001e1c1892670_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
E_000001e1c180a3c0 .event posedge, v000001e1c1881df0_0, v000001e1c1892a30_0;
S_000001e1c18917d0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001e1c1896100 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c1896138 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c1896170 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c18961a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c18961e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c1896218 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c1896250 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c1896288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c18962c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c18962f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c1896330 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c1896368 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c18963a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c18963d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c1896410 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c1896448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c1896480 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c18964b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c18964f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c1896528 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c1896560 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c1896598 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c18965d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c1896608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c1896640 .param/l "xori" 0 9 12, C4<001110000000>;
v000001e1c1892710_0 .net "EX1_ALU_OPER1", 31 0, L_000001e1c18cb390;  alias, 1 drivers
v000001e1c18928f0_0 .net "EX1_ALU_OPER2", 31 0, L_000001e1c18d31c0;  alias, 1 drivers
v000001e1c18927b0_0 .net "EX1_PC", 31 0, v000001e1c1892f30_0;  alias, 1 drivers
v000001e1c1892990_0 .net "EX1_PFC_to_IF", 31 0, L_000001e1c18c1920;  alias, 1 drivers
v000001e1c1892ad0_0 .net "EX1_forward_to_B", 31 0, v000001e1c1893250_0;  alias, 1 drivers
v000001e1c18959b0_0 .net "EX1_is_beq", 0 0, v000001e1c1892c10_0;  alias, 1 drivers
v000001e1c1895370_0 .net "EX1_is_bne", 0 0, v000001e1c1893390_0;  alias, 1 drivers
v000001e1c1894c90_0 .net "EX1_is_jal", 0 0, v000001e1c1893430_0;  alias, 1 drivers
v000001e1c1895410_0 .net "EX1_is_jr", 0 0, v000001e1c1893b10_0;  alias, 1 drivers
v000001e1c1894970_0 .net "EX1_is_oper2_immed", 0 0, v000001e1c1893610_0;  alias, 1 drivers
v000001e1c18948d0_0 .net "EX1_memread", 0 0, v000001e1c1892d50_0;  alias, 1 drivers
v000001e1c1895690_0 .net "EX1_memwrite", 0 0, v000001e1c1892170_0;  alias, 1 drivers
v000001e1c18950f0_0 .net "EX1_opcode", 11 0, v000001e1c1892350_0;  alias, 1 drivers
v000001e1c1894510_0 .net "EX1_predicted", 0 0, v000001e1c1893cf0_0;  alias, 1 drivers
v000001e1c1894ab0_0 .net "EX1_rd_ind", 4 0, v000001e1c18923f0_0;  alias, 1 drivers
v000001e1c1895910_0 .net "EX1_rd_indzero", 0 0, v000001e1c1893750_0;  alias, 1 drivers
v000001e1c1895a50_0 .net "EX1_regwrite", 0 0, v000001e1c1892e90_0;  alias, 1 drivers
v000001e1c1895230_0 .net "EX1_rs1", 31 0, v000001e1c1892cb0_0;  alias, 1 drivers
v000001e1c1894dd0_0 .net "EX1_rs1_ind", 4 0, v000001e1c1893d90_0;  alias, 1 drivers
v000001e1c1894830_0 .net "EX1_rs2_ind", 4 0, v000001e1c1892850_0;  alias, 1 drivers
v000001e1c1894d30_0 .net "EX1_rs2_out", 31 0, L_000001e1c18d3460;  alias, 1 drivers
v000001e1c18946f0_0 .var "EX2_ALU_OPER1", 31 0;
v000001e1c18943d0_0 .var "EX2_ALU_OPER2", 31 0;
v000001e1c18952d0_0 .var "EX2_PC", 31 0;
v000001e1c1895730_0 .var "EX2_PFC_to_IF", 31 0;
v000001e1c18957d0_0 .var "EX2_forward_to_B", 31 0;
v000001e1c18955f0_0 .var "EX2_is_beq", 0 0;
v000001e1c1895870_0 .var "EX2_is_bne", 0 0;
v000001e1c18954b0_0 .var "EX2_is_jal", 0 0;
v000001e1c1895550_0 .var "EX2_is_jr", 0 0;
v000001e1c1894b50_0 .var "EX2_is_oper2_immed", 0 0;
v000001e1c1894a10_0 .var "EX2_memread", 0 0;
v000001e1c1894470_0 .var "EX2_memwrite", 0 0;
v000001e1c1894e70_0 .var "EX2_opcode", 11 0;
v000001e1c18945b0_0 .var "EX2_predicted", 0 0;
v000001e1c1894f10_0 .var "EX2_rd_ind", 4 0;
v000001e1c1894790_0 .var "EX2_rd_indzero", 0 0;
v000001e1c1894bf0_0 .var "EX2_regwrite", 0 0;
v000001e1c1894fb0_0 .var "EX2_rs1", 31 0;
v000001e1c1895050_0 .var "EX2_rs1_ind", 4 0;
v000001e1c1894650_0 .var "EX2_rs2_ind", 4 0;
v000001e1c1895190_0 .var "EX2_rs2_out", 31 0;
v000001e1c1898a80_0 .net "FLUSH", 0 0, v000001e1c1896d20_0;  alias, 1 drivers
v000001e1c1896aa0_0 .net "clk", 0 0, L_000001e1c18d40a0;  1 drivers
v000001e1c1898120_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
E_000001e1c1809bc0 .event posedge, v000001e1c1881df0_0, v000001e1c1896aa0_0;
S_000001e1c1890ce0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001e1c189e690 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c189e6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c189e700 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c189e738 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c189e770 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c189e7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c189e7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c189e818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c189e850 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c189e888 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c189e8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c189e8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c189e930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c189e968 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c189e9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c189e9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c189ea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c189ea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c189ea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c189eab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c189eaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c189eb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c189eb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c189eb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c189ebd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001e1c18ca2f0 .functor OR 1, L_000001e1c18c7960, L_000001e1c18c7d20, C4<0>, C4<0>;
L_000001e1c18ca9f0 .functor AND 1, L_000001e1c18ca2f0, L_000001e1c18c9950, C4<1>, C4<1>;
L_000001e1c18ca590 .functor OR 1, L_000001e1c18c7960, L_000001e1c18c7d20, C4<0>, C4<0>;
L_000001e1c18ca3d0 .functor AND 1, L_000001e1c18ca590, L_000001e1c18c9950, C4<1>, C4<1>;
L_000001e1c18c9560 .functor OR 1, L_000001e1c18c7960, L_000001e1c18c7d20, C4<0>, C4<0>;
L_000001e1c18caa60 .functor AND 1, L_000001e1c18c9560, v000001e1c1898580_0, C4<1>, C4<1>;
v000001e1c189c400_0 .net "EX1_memread", 0 0, v000001e1c1892d50_0;  alias, 1 drivers
v000001e1c189b8c0_0 .net "EX1_opcode", 11 0, v000001e1c1892350_0;  alias, 1 drivers
v000001e1c189c860_0 .net "EX1_rd_ind", 4 0, v000001e1c18923f0_0;  alias, 1 drivers
v000001e1c189d3a0_0 .net "EX1_rd_indzero", 0 0, v000001e1c1893750_0;  alias, 1 drivers
v000001e1c189d9e0_0 .net "EX2_memread", 0 0, v000001e1c1894a10_0;  alias, 1 drivers
v000001e1c189bdc0_0 .net "EX2_opcode", 11 0, v000001e1c1894e70_0;  alias, 1 drivers
v000001e1c189c900_0 .net "EX2_rd_ind", 4 0, v000001e1c1894f10_0;  alias, 1 drivers
v000001e1c189d300_0 .net "EX2_rd_indzero", 0 0, v000001e1c1894790_0;  alias, 1 drivers
v000001e1c189ce00_0 .net "ID_EX1_flush", 0 0, v000001e1c1896c80_0;  alias, 1 drivers
v000001e1c189dc60_0 .net "ID_EX2_flush", 0 0, v000001e1c1896d20_0;  alias, 1 drivers
v000001e1c189c220_0 .net "ID_is_beq", 0 0, L_000001e1c18c7960;  alias, 1 drivers
v000001e1c189b960_0 .net "ID_is_bne", 0 0, L_000001e1c18c7d20;  alias, 1 drivers
v000001e1c189c9a0_0 .net "ID_is_j", 0 0, L_000001e1c18c9080;  alias, 1 drivers
v000001e1c189d080_0 .net "ID_is_jal", 0 0, L_000001e1c18c8fe0;  alias, 1 drivers
v000001e1c189b820_0 .net "ID_is_jr", 0 0, L_000001e1c18c8540;  alias, 1 drivers
v000001e1c189c4a0_0 .net "ID_opcode", 11 0, v000001e1c18ad270_0;  alias, 1 drivers
v000001e1c189c5e0_0 .net "ID_rs1_ind", 4 0, v000001e1c18ac690_0;  alias, 1 drivers
v000001e1c189bf00_0 .net "ID_rs2_ind", 4 0, v000001e1c18ac190_0;  alias, 1 drivers
v000001e1c189da80_0 .net "IF_ID_flush", 0 0, v000001e1c189b640_0;  alias, 1 drivers
v000001e1c189d440_0 .net "IF_ID_write", 0 0, v000001e1c1899840_0;  alias, 1 drivers
v000001e1c189c680_0 .net "PC_src", 2 0, L_000001e1c18c6ec0;  alias, 1 drivers
v000001e1c189ca40_0 .net "PFC_to_EX", 31 0, L_000001e1c18c8680;  alias, 1 drivers
v000001e1c189db20_0 .net "PFC_to_IF", 31 0, L_000001e1c18c8ae0;  alias, 1 drivers
v000001e1c189c7c0_0 .net "WB_rd_ind", 4 0, v000001e1c18ad950_0;  alias, 1 drivers
v000001e1c189d4e0_0 .net "Wrong_prediction", 0 0, L_000001e1c18d4dc0;  alias, 1 drivers
v000001e1c189c540_0 .net *"_ivl_11", 0 0, L_000001e1c18ca3d0;  1 drivers
v000001e1c189c360_0 .net *"_ivl_13", 9 0, L_000001e1c18c89a0;  1 drivers
v000001e1c189dbc0_0 .net *"_ivl_15", 9 0, L_000001e1c18c67e0;  1 drivers
v000001e1c189dd00_0 .net *"_ivl_16", 9 0, L_000001e1c18c8a40;  1 drivers
v000001e1c189c720_0 .net *"_ivl_19", 9 0, L_000001e1c18c7e60;  1 drivers
v000001e1c189bfa0_0 .net *"_ivl_20", 9 0, L_000001e1c18c6920;  1 drivers
v000001e1c189de40_0 .net *"_ivl_25", 0 0, L_000001e1c18c9560;  1 drivers
v000001e1c189cc20_0 .net *"_ivl_27", 0 0, L_000001e1c18caa60;  1 drivers
v000001e1c189b6e0_0 .net *"_ivl_29", 9 0, L_000001e1c18c7c80;  1 drivers
v000001e1c189cae0_0 .net *"_ivl_3", 0 0, L_000001e1c18ca2f0;  1 drivers
L_000001e1c18e01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001e1c189be60_0 .net/2u *"_ivl_30", 9 0, L_000001e1c18e01f0;  1 drivers
v000001e1c189b780_0 .net *"_ivl_32", 9 0, L_000001e1c18c6c40;  1 drivers
v000001e1c189ba00_0 .net *"_ivl_35", 9 0, L_000001e1c18c6b00;  1 drivers
v000001e1c189d760_0 .net *"_ivl_37", 9 0, L_000001e1c18c6f60;  1 drivers
v000001e1c189d800_0 .net *"_ivl_38", 9 0, L_000001e1c18c6ce0;  1 drivers
v000001e1c189cea0_0 .net *"_ivl_40", 9 0, L_000001e1c18c8220;  1 drivers
L_000001e1c18e0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189d1c0_0 .net/2s *"_ivl_45", 21 0, L_000001e1c18e0238;  1 drivers
L_000001e1c18e0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189d8a0_0 .net/2s *"_ivl_50", 21 0, L_000001e1c18e0280;  1 drivers
v000001e1c189d580_0 .net *"_ivl_9", 0 0, L_000001e1c18ca590;  1 drivers
v000001e1c189d620_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c189baa0_0 .net "forward_to_B", 31 0, L_000001e1c18c6ba0;  alias, 1 drivers
v000001e1c189d6c0_0 .net "imm", 31 0, v000001e1c1899660_0;  1 drivers
v000001e1c189bb40_0 .net "inst", 31 0, v000001e1c189e5c0_0;  alias, 1 drivers
v000001e1c189bbe0_0 .net "is_branch_and_taken", 0 0, L_000001e1c18ca9f0;  alias, 1 drivers
v000001e1c189c040_0 .net "is_oper2_immed", 0 0, L_000001e1c18ca750;  alias, 1 drivers
v000001e1c189c0e0_0 .net "mem_read", 0 0, L_000001e1c18c8d60;  alias, 1 drivers
v000001e1c189c180_0 .net "mem_write", 0 0, L_000001e1c18c8e00;  alias, 1 drivers
v000001e1c189df80_0 .net "pc", 31 0, v000001e1c189dee0_0;  alias, 1 drivers
v000001e1c189e480_0 .net "pc_write", 0 0, v000001e1c189a420_0;  alias, 1 drivers
v000001e1c189e520_0 .net "predicted", 0 0, L_000001e1c18c9950;  1 drivers
v000001e1c189e020_0 .net "predicted_to_EX", 0 0, v000001e1c1898580_0;  alias, 1 drivers
v000001e1c189e160_0 .net "reg_write", 0 0, L_000001e1c18c9300;  alias, 1 drivers
v000001e1c189e3e0_0 .net "reg_write_from_wb", 0 0, v000001e1c18ae490_0;  alias, 1 drivers
v000001e1c189e200_0 .net "rs1", 31 0, v000001e1c189bc80_0;  alias, 1 drivers
v000001e1c189e0c0_0 .net "rs2", 31 0, v000001e1c189ccc0_0;  alias, 1 drivers
v000001e1c189e2a0_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
v000001e1c189e340_0 .net "wr_reg_data", 31 0, L_000001e1c18d4d50;  alias, 1 drivers
L_000001e1c18c6ba0 .functor MUXZ 32, v000001e1c189ccc0_0, v000001e1c1899660_0, L_000001e1c18ca750, C4<>;
L_000001e1c18c89a0 .part v000001e1c189dee0_0, 0, 10;
L_000001e1c18c67e0 .part v000001e1c189e5c0_0, 0, 10;
L_000001e1c18c8a40 .arith/sum 10, L_000001e1c18c89a0, L_000001e1c18c67e0;
L_000001e1c18c7e60 .part v000001e1c189e5c0_0, 0, 10;
L_000001e1c18c6920 .functor MUXZ 10, L_000001e1c18c7e60, L_000001e1c18c8a40, L_000001e1c18ca3d0, C4<>;
L_000001e1c18c7c80 .part v000001e1c189dee0_0, 0, 10;
L_000001e1c18c6c40 .arith/sum 10, L_000001e1c18c7c80, L_000001e1c18e01f0;
L_000001e1c18c6b00 .part v000001e1c189dee0_0, 0, 10;
L_000001e1c18c6f60 .part v000001e1c189e5c0_0, 0, 10;
L_000001e1c18c6ce0 .arith/sum 10, L_000001e1c18c6b00, L_000001e1c18c6f60;
L_000001e1c18c8220 .functor MUXZ 10, L_000001e1c18c6ce0, L_000001e1c18c6c40, L_000001e1c18caa60, C4<>;
L_000001e1c18c8ae0 .concat8 [ 10 22 0 0], L_000001e1c18c6920, L_000001e1c18e0238;
L_000001e1c18c8680 .concat8 [ 10 22 0 0], L_000001e1c18c8220, L_000001e1c18e0280;
S_000001e1c18914b0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001e1c1890ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001e1c189ec10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c189ec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c189ec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c189ecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c189ecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c189ed28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c189ed60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c189ed98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c189edd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c189ee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c189ee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c189ee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c189eeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c189eee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c189ef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c189ef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c189ef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c189efc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c189f000 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c189f038 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c189f070 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c189f0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c189f0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c189f118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c189f150 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001e1c18ca6e0 .functor OR 1, L_000001e1c18c9950, L_000001e1c18c6600, C4<0>, C4<0>;
L_000001e1c18cafa0 .functor OR 1, L_000001e1c18ca6e0, L_000001e1c18c6e20, C4<0>, C4<0>;
v000001e1c1897680_0 .net "EX1_opcode", 11 0, v000001e1c1892350_0;  alias, 1 drivers
v000001e1c1898800_0 .net "EX2_opcode", 11 0, v000001e1c1894e70_0;  alias, 1 drivers
v000001e1c1896780_0 .net "ID_opcode", 11 0, v000001e1c18ad270_0;  alias, 1 drivers
v000001e1c1897720_0 .net "PC_src", 2 0, L_000001e1c18c6ec0;  alias, 1 drivers
v000001e1c18974a0_0 .net "Wrong_prediction", 0 0, L_000001e1c18d4dc0;  alias, 1 drivers
L_000001e1c18e03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001e1c1897a40_0 .net/2u *"_ivl_0", 2 0, L_000001e1c18e03e8;  1 drivers
v000001e1c18972c0_0 .net *"_ivl_10", 0 0, L_000001e1c18c82c0;  1 drivers
L_000001e1c18e0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001e1c1898d00_0 .net/2u *"_ivl_12", 2 0, L_000001e1c18e0508;  1 drivers
L_000001e1c18e0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18977c0_0 .net/2u *"_ivl_14", 11 0, L_000001e1c18e0550;  1 drivers
v000001e1c1897180_0 .net *"_ivl_16", 0 0, L_000001e1c18c6600;  1 drivers
v000001e1c18968c0_0 .net *"_ivl_19", 0 0, L_000001e1c18ca6e0;  1 drivers
L_000001e1c18e0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001e1c1897c20_0 .net/2u *"_ivl_2", 11 0, L_000001e1c18e0430;  1 drivers
L_000001e1c18e0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001e1c1897360_0 .net/2u *"_ivl_20", 11 0, L_000001e1c18e0598;  1 drivers
v000001e1c1897900_0 .net *"_ivl_22", 0 0, L_000001e1c18c6e20;  1 drivers
v000001e1c18979a0_0 .net *"_ivl_25", 0 0, L_000001e1c18cafa0;  1 drivers
L_000001e1c18e05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001e1c1897fe0_0 .net/2u *"_ivl_26", 2 0, L_000001e1c18e05e0;  1 drivers
L_000001e1c18e0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e1c18986c0_0 .net/2u *"_ivl_28", 2 0, L_000001e1c18e0628;  1 drivers
v000001e1c1898da0_0 .net *"_ivl_30", 2 0, L_000001e1c18c80e0;  1 drivers
v000001e1c1897540_0 .net *"_ivl_32", 2 0, L_000001e1c18c7460;  1 drivers
v000001e1c1897ea0_0 .net *"_ivl_34", 2 0, L_000001e1c18c7f00;  1 drivers
v000001e1c18989e0_0 .net *"_ivl_4", 0 0, L_000001e1c18c6d80;  1 drivers
L_000001e1c18e0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001e1c1898620_0 .net/2u *"_ivl_6", 2 0, L_000001e1c18e0478;  1 drivers
L_000001e1c18e04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001e1c18975e0_0 .net/2u *"_ivl_8", 11 0, L_000001e1c18e04c0;  1 drivers
v000001e1c1897b80_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c1898080_0 .net "predicted", 0 0, L_000001e1c18c9950;  alias, 1 drivers
v000001e1c1897cc0_0 .net "predicted_to_EX", 0 0, v000001e1c1898580_0;  alias, 1 drivers
v000001e1c1898760_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
v000001e1c1896960_0 .net "state", 1 0, v000001e1c1897ae0_0;  1 drivers
L_000001e1c18c6d80 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0430;
L_000001e1c18c82c0 .cmp/eq 12, v000001e1c1892350_0, L_000001e1c18e04c0;
L_000001e1c18c6600 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0550;
L_000001e1c18c6e20 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0598;
L_000001e1c18c80e0 .functor MUXZ 3, L_000001e1c18e0628, L_000001e1c18e05e0, L_000001e1c18cafa0, C4<>;
L_000001e1c18c7460 .functor MUXZ 3, L_000001e1c18c80e0, L_000001e1c18e0508, L_000001e1c18c82c0, C4<>;
L_000001e1c18c7f00 .functor MUXZ 3, L_000001e1c18c7460, L_000001e1c18e0478, L_000001e1c18c6d80, C4<>;
L_000001e1c18c6ec0 .functor MUXZ 3, L_000001e1c18c7f00, L_000001e1c18e03e8, L_000001e1c18d4dc0, C4<>;
S_000001e1c188fd40 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001e1c18914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001e1c189f190 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c189f1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c189f200 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c189f238 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c189f270 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c189f2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c189f2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c189f318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c189f350 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c189f388 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c189f3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c189f3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c189f430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c189f468 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c189f4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c189f4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c189f510 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c189f548 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c189f580 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c189f5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c189f5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c189f628 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c189f660 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c189f698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c189f6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001e1c18c9720 .functor OR 1, L_000001e1c18c8c20, L_000001e1c18c84a0, C4<0>, C4<0>;
L_000001e1c18c9800 .functor OR 1, L_000001e1c18c6560, L_000001e1c18c6a60, C4<0>, C4<0>;
L_000001e1c18ca440 .functor AND 1, L_000001e1c18c9720, L_000001e1c18c9800, C4<1>, C4<1>;
L_000001e1c18ca600 .functor NOT 1, L_000001e1c18ca440, C4<0>, C4<0>, C4<0>;
L_000001e1c18c99c0 .functor OR 1, v000001e1c18c4bc0_0, L_000001e1c18ca600, C4<0>, C4<0>;
L_000001e1c18c9950 .functor NOT 1, L_000001e1c18c99c0, C4<0>, C4<0>, C4<0>;
v000001e1c18970e0_0 .net "EX_opcode", 11 0, v000001e1c1894e70_0;  alias, 1 drivers
v000001e1c1898260_0 .net "ID_opcode", 11 0, v000001e1c18ad270_0;  alias, 1 drivers
v000001e1c1896fa0_0 .net "Wrong_prediction", 0 0, L_000001e1c18d4dc0;  alias, 1 drivers
L_000001e1c18e02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001e1c1897400_0 .net/2u *"_ivl_0", 11 0, L_000001e1c18e02c8;  1 drivers
L_000001e1c18e0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e1c18981c0_0 .net/2u *"_ivl_10", 1 0, L_000001e1c18e0358;  1 drivers
v000001e1c1896820_0 .net *"_ivl_12", 0 0, L_000001e1c18c6560;  1 drivers
L_000001e1c18e03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001e1c1898440_0 .net/2u *"_ivl_14", 1 0, L_000001e1c18e03a0;  1 drivers
v000001e1c1897e00_0 .net *"_ivl_16", 0 0, L_000001e1c18c6a60;  1 drivers
v000001e1c1898e40_0 .net *"_ivl_19", 0 0, L_000001e1c18c9800;  1 drivers
v000001e1c1898b20_0 .net *"_ivl_2", 0 0, L_000001e1c18c8c20;  1 drivers
v000001e1c18983a0_0 .net *"_ivl_21", 0 0, L_000001e1c18ca440;  1 drivers
v000001e1c18966e0_0 .net *"_ivl_22", 0 0, L_000001e1c18ca600;  1 drivers
v000001e1c1897860_0 .net *"_ivl_25", 0 0, L_000001e1c18c99c0;  1 drivers
L_000001e1c18e0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001e1c1898300_0 .net/2u *"_ivl_4", 11 0, L_000001e1c18e0310;  1 drivers
v000001e1c1898bc0_0 .net *"_ivl_6", 0 0, L_000001e1c18c84a0;  1 drivers
v000001e1c1898c60_0 .net *"_ivl_9", 0 0, L_000001e1c18c9720;  1 drivers
v000001e1c1897220_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c18984e0_0 .net "predicted", 0 0, L_000001e1c18c9950;  alias, 1 drivers
v000001e1c1898580_0 .var "predicted_to_EX", 0 0;
v000001e1c1897040_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
v000001e1c1897ae0_0 .var "state", 1 0;
E_000001e1c180a800 .event posedge, v000001e1c1897220_0, v000001e1c1881df0_0;
L_000001e1c18c8c20 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e02c8;
L_000001e1c18c84a0 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0310;
L_000001e1c18c6560 .cmp/eq 2, v000001e1c1897ae0_0, L_000001e1c18e0358;
L_000001e1c18c6a60 .cmp/eq 2, v000001e1c1897ae0_0, L_000001e1c18e03a0;
S_000001e1c1891000 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001e1c1890ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001e1c18a9730 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c18a9768 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c18a97a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c18a97d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c18a9810 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c18a9848 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c18a9880 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c18a98b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c18a98f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c18a9928 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c18a9960 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c18a9998 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c18a99d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c18a9a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c18a9a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c18a9a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c18a9ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c18a9ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c18a9b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c18a9b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c18a9b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c18a9bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c18a9c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c18a9c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c18a9c70 .param/l "xori" 0 9 12, C4<001110000000>;
v000001e1c18988a0_0 .net "EX1_memread", 0 0, v000001e1c1892d50_0;  alias, 1 drivers
v000001e1c1898940_0 .net "EX1_rd_ind", 4 0, v000001e1c18923f0_0;  alias, 1 drivers
v000001e1c1897d60_0 .net "EX1_rd_indzero", 0 0, v000001e1c1893750_0;  alias, 1 drivers
v000001e1c1897f40_0 .net "EX2_memread", 0 0, v000001e1c1894a10_0;  alias, 1 drivers
v000001e1c1896a00_0 .net "EX2_rd_ind", 4 0, v000001e1c1894f10_0;  alias, 1 drivers
v000001e1c1896be0_0 .net "EX2_rd_indzero", 0 0, v000001e1c1894790_0;  alias, 1 drivers
v000001e1c1896c80_0 .var "ID_EX1_flush", 0 0;
v000001e1c1896d20_0 .var "ID_EX2_flush", 0 0;
v000001e1c1896dc0_0 .net "ID_opcode", 11 0, v000001e1c18ad270_0;  alias, 1 drivers
v000001e1c1896e60_0 .net "ID_rs1_ind", 4 0, v000001e1c18ac690_0;  alias, 1 drivers
v000001e1c1896f00_0 .net "ID_rs2_ind", 4 0, v000001e1c18ac190_0;  alias, 1 drivers
v000001e1c1899840_0 .var "IF_ID_Write", 0 0;
v000001e1c189b640_0 .var "IF_ID_flush", 0 0;
v000001e1c189a420_0 .var "PC_Write", 0 0;
v000001e1c189b280_0 .net "Wrong_prediction", 0 0, L_000001e1c18d4dc0;  alias, 1 drivers
E_000001e1c1809c00/0 .event anyedge, v000001e1c1888ce0_0, v000001e1c1892d50_0, v000001e1c1893750_0, v000001e1c1892030_0;
E_000001e1c1809c00/1 .event anyedge, v000001e1c18923f0_0, v000001e1c18925d0_0, v000001e1c17a8080_0, v000001e1c1894790_0;
E_000001e1c1809c00/2 .event anyedge, v000001e1c18840f0_0, v000001e1c1893ed0_0;
E_000001e1c1809c00 .event/or E_000001e1c1809c00/0, E_000001e1c1809c00/1, E_000001e1c1809c00/2;
S_000001e1c1891640 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001e1c1890ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001e1c18a9cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c18a9ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c18a9d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c18a9d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c18a9d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c18a9dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c18a9e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c18a9e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c18a9e70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c18a9ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c18a9ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c18a9f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c18a9f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c18a9f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c18a9fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c18a9ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c18aa030 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c18aa068 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c18aa0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c18aa0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c18aa110 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c18aa148 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c18aa180 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c18aa1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c18aa1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001e1c18cae50 .functor OR 1, L_000001e1c18c7820, L_000001e1c18c75a0, C4<0>, C4<0>;
L_000001e1c18cade0 .functor OR 1, L_000001e1c18cae50, L_000001e1c18c8360, C4<0>, C4<0>;
L_000001e1c18c9870 .functor OR 1, L_000001e1c18cade0, L_000001e1c18c8040, C4<0>, C4<0>;
L_000001e1c18caec0 .functor OR 1, L_000001e1c18c9870, L_000001e1c18c7000, C4<0>, C4<0>;
L_000001e1c18cac20 .functor OR 1, L_000001e1c18caec0, L_000001e1c18c8400, C4<0>, C4<0>;
L_000001e1c18c9b80 .functor OR 1, L_000001e1c18cac20, L_000001e1c18c8180, C4<0>, C4<0>;
L_000001e1c18ca910 .functor OR 1, L_000001e1c18c9b80, L_000001e1c18c7640, C4<0>, C4<0>;
L_000001e1c18ca750 .functor OR 1, L_000001e1c18ca910, L_000001e1c18c78c0, C4<0>, C4<0>;
L_000001e1c18c98e0 .functor OR 1, L_000001e1c18c9440, L_000001e1c18c9120, C4<0>, C4<0>;
L_000001e1c18c9a30 .functor OR 1, L_000001e1c18c98e0, L_000001e1c18c9260, C4<0>, C4<0>;
L_000001e1c18cb080 .functor OR 1, L_000001e1c18c9a30, L_000001e1c18c91c0, C4<0>, C4<0>;
L_000001e1c18ca0c0 .functor OR 1, L_000001e1c18cb080, L_000001e1c18c93a0, C4<0>, C4<0>;
v000001e1c189a060_0 .net "ID_opcode", 11 0, v000001e1c18ad270_0;  alias, 1 drivers
L_000001e1c18e0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189a560_0 .net/2u *"_ivl_0", 11 0, L_000001e1c18e0670;  1 drivers
L_000001e1c18e0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189a600_0 .net/2u *"_ivl_10", 11 0, L_000001e1c18e0700;  1 drivers
L_000001e1c18e0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189a9c0_0 .net/2u *"_ivl_102", 11 0, L_000001e1c18e0bc8;  1 drivers
L_000001e1c18e0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189a740_0 .net/2u *"_ivl_106", 11 0, L_000001e1c18e0c10;  1 drivers
v000001e1c1899ca0_0 .net *"_ivl_12", 0 0, L_000001e1c18c8360;  1 drivers
v000001e1c1899de0_0 .net *"_ivl_15", 0 0, L_000001e1c18cade0;  1 drivers
L_000001e1c18e0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001e1c1899d40_0 .net/2u *"_ivl_16", 11 0, L_000001e1c18e0748;  1 drivers
v000001e1c189b1e0_0 .net *"_ivl_18", 0 0, L_000001e1c18c8040;  1 drivers
v000001e1c189a100_0 .net *"_ivl_2", 0 0, L_000001e1c18c7820;  1 drivers
v000001e1c189aa60_0 .net *"_ivl_21", 0 0, L_000001e1c18c9870;  1 drivers
L_000001e1c18e0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189a1a0_0 .net/2u *"_ivl_22", 11 0, L_000001e1c18e0790;  1 drivers
v000001e1c189b320_0 .net *"_ivl_24", 0 0, L_000001e1c18c7000;  1 drivers
v000001e1c189a2e0_0 .net *"_ivl_27", 0 0, L_000001e1c18caec0;  1 drivers
L_000001e1c18e07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18998e0_0 .net/2u *"_ivl_28", 11 0, L_000001e1c18e07d8;  1 drivers
v000001e1c189b000_0 .net *"_ivl_30", 0 0, L_000001e1c18c8400;  1 drivers
v000001e1c189ac40_0 .net *"_ivl_33", 0 0, L_000001e1c18cac20;  1 drivers
L_000001e1c18e0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189a920_0 .net/2u *"_ivl_34", 11 0, L_000001e1c18e0820;  1 drivers
v000001e1c189ae20_0 .net *"_ivl_36", 0 0, L_000001e1c18c8180;  1 drivers
v000001e1c189aec0_0 .net *"_ivl_39", 0 0, L_000001e1c18c9b80;  1 drivers
L_000001e1c18e06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001e1c1899e80_0 .net/2u *"_ivl_4", 11 0, L_000001e1c18e06b8;  1 drivers
L_000001e1c18e0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001e1c1899700_0 .net/2u *"_ivl_40", 11 0, L_000001e1c18e0868;  1 drivers
v000001e1c1898ee0_0 .net *"_ivl_42", 0 0, L_000001e1c18c7640;  1 drivers
v000001e1c189a4c0_0 .net *"_ivl_45", 0 0, L_000001e1c18ca910;  1 drivers
L_000001e1c18e08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189b3c0_0 .net/2u *"_ivl_46", 11 0, L_000001e1c18e08b0;  1 drivers
v000001e1c189a240_0 .net *"_ivl_48", 0 0, L_000001e1c18c78c0;  1 drivers
L_000001e1c18e08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18995c0_0 .net/2u *"_ivl_52", 11 0, L_000001e1c18e08f8;  1 drivers
L_000001e1c18e0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189b460_0 .net/2u *"_ivl_56", 11 0, L_000001e1c18e0940;  1 drivers
v000001e1c189b500_0 .net *"_ivl_6", 0 0, L_000001e1c18c75a0;  1 drivers
L_000001e1c18e0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001e1c189ace0_0 .net/2u *"_ivl_60", 11 0, L_000001e1c18e0988;  1 drivers
L_000001e1c18e09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189a6a0_0 .net/2u *"_ivl_64", 11 0, L_000001e1c18e09d0;  1 drivers
L_000001e1c18e0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189aba0_0 .net/2u *"_ivl_68", 11 0, L_000001e1c18e0a18;  1 drivers
L_000001e1c18e0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001e1c1899020_0 .net/2u *"_ivl_72", 11 0, L_000001e1c18e0a60;  1 drivers
v000001e1c189a880_0 .net *"_ivl_74", 0 0, L_000001e1c18c9440;  1 drivers
L_000001e1c18e0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18990c0_0 .net/2u *"_ivl_76", 11 0, L_000001e1c18e0aa8;  1 drivers
v000001e1c189a380_0 .net *"_ivl_78", 0 0, L_000001e1c18c9120;  1 drivers
v000001e1c1898f80_0 .net *"_ivl_81", 0 0, L_000001e1c18c98e0;  1 drivers
L_000001e1c18e0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18993e0_0 .net/2u *"_ivl_82", 11 0, L_000001e1c18e0af0;  1 drivers
v000001e1c189a7e0_0 .net *"_ivl_84", 0 0, L_000001e1c18c9260;  1 drivers
v000001e1c1899c00_0 .net *"_ivl_87", 0 0, L_000001e1c18c9a30;  1 drivers
L_000001e1c18e0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189ab00_0 .net/2u *"_ivl_88", 11 0, L_000001e1c18e0b38;  1 drivers
v000001e1c189ad80_0 .net *"_ivl_9", 0 0, L_000001e1c18cae50;  1 drivers
v000001e1c189af60_0 .net *"_ivl_90", 0 0, L_000001e1c18c91c0;  1 drivers
v000001e1c189b0a0_0 .net *"_ivl_93", 0 0, L_000001e1c18cb080;  1 drivers
L_000001e1c18e0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001e1c189b140_0 .net/2u *"_ivl_94", 11 0, L_000001e1c18e0b80;  1 drivers
v000001e1c189b5a0_0 .net *"_ivl_96", 0 0, L_000001e1c18c93a0;  1 drivers
v000001e1c1899160_0 .net *"_ivl_99", 0 0, L_000001e1c18ca0c0;  1 drivers
v000001e1c1899f20_0 .net "is_beq", 0 0, L_000001e1c18c7960;  alias, 1 drivers
v000001e1c1899200_0 .net "is_bne", 0 0, L_000001e1c18c7d20;  alias, 1 drivers
v000001e1c18992a0_0 .net "is_j", 0 0, L_000001e1c18c9080;  alias, 1 drivers
v000001e1c1899fc0_0 .net "is_jal", 0 0, L_000001e1c18c8fe0;  alias, 1 drivers
v000001e1c1899340_0 .net "is_jr", 0 0, L_000001e1c18c8540;  alias, 1 drivers
v000001e1c1899480_0 .net "is_oper2_immed", 0 0, L_000001e1c18ca750;  alias, 1 drivers
v000001e1c1899980_0 .net "memread", 0 0, L_000001e1c18c8d60;  alias, 1 drivers
v000001e1c1899520_0 .net "memwrite", 0 0, L_000001e1c18c8e00;  alias, 1 drivers
v000001e1c1899b60_0 .net "regwrite", 0 0, L_000001e1c18c9300;  alias, 1 drivers
L_000001e1c18c7820 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0670;
L_000001e1c18c75a0 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e06b8;
L_000001e1c18c8360 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0700;
L_000001e1c18c8040 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0748;
L_000001e1c18c7000 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0790;
L_000001e1c18c8400 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e07d8;
L_000001e1c18c8180 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0820;
L_000001e1c18c7640 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0868;
L_000001e1c18c78c0 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e08b0;
L_000001e1c18c7960 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e08f8;
L_000001e1c18c7d20 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0940;
L_000001e1c18c8540 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0988;
L_000001e1c18c8fe0 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e09d0;
L_000001e1c18c9080 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0a18;
L_000001e1c18c9440 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0a60;
L_000001e1c18c9120 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0aa8;
L_000001e1c18c9260 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0af0;
L_000001e1c18c91c0 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0b38;
L_000001e1c18c93a0 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0b80;
L_000001e1c18c9300 .reduce/nor L_000001e1c18ca0c0;
L_000001e1c18c8d60 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0bc8;
L_000001e1c18c8e00 .cmp/eq 12, v000001e1c18ad270_0, L_000001e1c18e0c10;
S_000001e1c1890060 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001e1c1890ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001e1c18aa230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c18aa268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c18aa2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c18aa2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c18aa310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c18aa348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c18aa380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c18aa3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c18aa3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c18aa428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c18aa460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c18aa498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c18aa4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c18aa508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c18aa540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c18aa578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c18aa5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c18aa5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c18aa620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c18aa658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c18aa690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c18aa6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c18aa700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c18aa738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c18aa770 .param/l "xori" 0 9 12, C4<001110000000>;
v000001e1c1899660_0 .var "Immed", 31 0;
v000001e1c18997a0_0 .net "Inst", 31 0, v000001e1c189e5c0_0;  alias, 1 drivers
v000001e1c1899a20_0 .net "opcode", 11 0, v000001e1c18ad270_0;  alias, 1 drivers
E_000001e1c180a980 .event anyedge, v000001e1c1893ed0_0, v000001e1c18997a0_0;
S_000001e1c1891960 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001e1c1890ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001e1c189bc80_0 .var "Read_data1", 31 0;
v000001e1c189ccc0_0 .var "Read_data2", 31 0;
v000001e1c189dda0_0 .net "Read_reg1", 4 0, v000001e1c18ac690_0;  alias, 1 drivers
v000001e1c189bd20_0 .net "Read_reg2", 4 0, v000001e1c18ac190_0;  alias, 1 drivers
v000001e1c189cf40_0 .net "Write_data", 31 0, L_000001e1c18d4d50;  alias, 1 drivers
v000001e1c189cd60_0 .net "Write_en", 0 0, v000001e1c18ae490_0;  alias, 1 drivers
v000001e1c189cb80_0 .net "Write_reg", 4 0, v000001e1c18ad950_0;  alias, 1 drivers
v000001e1c189d260_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c189d940_0 .var/i "i", 31 0;
v000001e1c189cfe0 .array "reg_file", 0 31, 31 0;
v000001e1c189d120_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
E_000001e1c1809a00 .event posedge, v000001e1c1897220_0;
S_000001e1c188fbb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001e1c1891960;
 .timescale 0 0;
v000001e1c189c2c0_0 .var/i "i", 31 0;
S_000001e1c1891320 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001e1c18aa7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c18aa7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c18aa820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c18aa858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c18aa890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c18aa8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c18aa900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c18aa938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c18aa970 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c18aa9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c18aa9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c18aaa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c18aaa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c18aaa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c18aaac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c18aaaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c18aab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c18aab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c18aaba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c18aabd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c18aac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c18aac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c18aac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c18aacb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c18aacf0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001e1c189e5c0_0 .var "ID_INST", 31 0;
v000001e1c189dee0_0 .var "ID_PC", 31 0;
v000001e1c18ad270_0 .var "ID_opcode", 11 0;
v000001e1c18ad310_0 .var "ID_rd_ind", 4 0;
v000001e1c18ac690_0 .var "ID_rs1_ind", 4 0;
v000001e1c18ac190_0 .var "ID_rs2_ind", 4 0;
v000001e1c18ab0b0_0 .net "IF_FLUSH", 0 0, v000001e1c189b640_0;  alias, 1 drivers
v000001e1c18ab330_0 .net "IF_INST", 31 0, L_000001e1c18c9e20;  alias, 1 drivers
v000001e1c18ab3d0_0 .net "IF_PC", 31 0, v000001e1c18abbf0_0;  alias, 1 drivers
v000001e1c18ac370_0 .net "clk", 0 0, L_000001e1c18cb0f0;  1 drivers
v000001e1c18abf10_0 .net "if_id_Write", 0 0, v000001e1c1899840_0;  alias, 1 drivers
v000001e1c18ad450_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
E_000001e1c180b1c0 .event posedge, v000001e1c1881df0_0, v000001e1c18ac370_0;
S_000001e1c18901f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001e1c18af7f0_0 .net "EX1_PFC", 31 0, L_000001e1c18c1920;  alias, 1 drivers
v000001e1c18afb10_0 .net "EX2_PFC", 31 0, v000001e1c1895730_0;  alias, 1 drivers
v000001e1c18aefd0_0 .net "ID_PFC", 31 0, L_000001e1c18c8ae0;  alias, 1 drivers
v000001e1c18ad8b0_0 .net "PC_src", 2 0, L_000001e1c18c6ec0;  alias, 1 drivers
v000001e1c18adbd0_0 .net "PC_write", 0 0, v000001e1c189a420_0;  alias, 1 drivers
L_000001e1c18e0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1c18adc70_0 .net/2u *"_ivl_0", 31 0, L_000001e1c18e0088;  1 drivers
v000001e1c18adf90_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c18ae710_0 .net "inst", 31 0, L_000001e1c18c9e20;  alias, 1 drivers
v000001e1c18af750_0 .net "inst_mem_in", 31 0, v000001e1c18abbf0_0;  alias, 1 drivers
v000001e1c18af1b0_0 .net "pc_reg_in", 31 0, L_000001e1c18ca360;  1 drivers
v000001e1c18af2f0_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
L_000001e1c18c7b40 .arith/sum 32, v000001e1c18abbf0_0, L_000001e1c18e0088;
S_000001e1c1890510 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001e1c18901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001e1c18c9e20 .functor BUFZ 32, L_000001e1c18c7280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1c18ac7d0_0 .net "Data_Out", 31 0, L_000001e1c18c9e20;  alias, 1 drivers
v000001e1c18ad090 .array "InstMem", 0 1023, 31 0;
v000001e1c18aaed0_0 .net *"_ivl_0", 31 0, L_000001e1c18c7280;  1 drivers
v000001e1c18abab0_0 .net *"_ivl_3", 9 0, L_000001e1c18c8900;  1 drivers
v000001e1c18ad4f0_0 .net *"_ivl_4", 11 0, L_000001e1c18c73c0;  1 drivers
L_000001e1c18e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e1c18ad3b0_0 .net *"_ivl_7", 1 0, L_000001e1c18e01a8;  1 drivers
v000001e1c18aad90_0 .net "addr", 31 0, v000001e1c18abbf0_0;  alias, 1 drivers
v000001e1c18abfb0_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c18ac910_0 .var/i "i", 31 0;
L_000001e1c18c7280 .array/port v000001e1c18ad090, L_000001e1c18c73c0;
L_000001e1c18c8900 .part v000001e1c18abbf0_0, 0, 10;
L_000001e1c18c73c0 .concat [ 10 2 0 0], L_000001e1c18c8900, L_000001e1c18e01a8;
S_000001e1c18906a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001e1c18901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001e1c180b140 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001e1c18abb50_0 .net "DataIn", 31 0, L_000001e1c18ca360;  alias, 1 drivers
v000001e1c18abbf0_0 .var "DataOut", 31 0;
v000001e1c18acf50_0 .net "PC_Write", 0 0, v000001e1c189a420_0;  alias, 1 drivers
v000001e1c18abd30_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c18ac9b0_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
S_000001e1c1890e70 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001e1c18901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001e1c180b540 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001e1c1802710 .functor NOT 1, L_000001e1c18c6880, C4<0>, C4<0>, C4<0>;
L_000001e1c1802550 .functor NOT 1, L_000001e1c18c76e0, C4<0>, C4<0>, C4<0>;
L_000001e1c18025c0 .functor AND 1, L_000001e1c1802710, L_000001e1c1802550, C4<1>, C4<1>;
L_000001e1c18026a0 .functor NOT 1, L_000001e1c18c85e0, C4<0>, C4<0>, C4<0>;
L_000001e1c179ef50 .functor AND 1, L_000001e1c18025c0, L_000001e1c18026a0, C4<1>, C4<1>;
L_000001e1c179f110 .functor AND 32, L_000001e1c18c7a00, L_000001e1c18c7b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c179e460 .functor NOT 1, L_000001e1c18c7fa0, C4<0>, C4<0>, C4<0>;
L_000001e1c179e8c0 .functor NOT 1, L_000001e1c18c8b80, C4<0>, C4<0>, C4<0>;
L_000001e1c18caf30 .functor AND 1, L_000001e1c179e460, L_000001e1c179e8c0, C4<1>, C4<1>;
L_000001e1c18ca4b0 .functor AND 1, L_000001e1c18caf30, L_000001e1c18c8720, C4<1>, C4<1>;
L_000001e1c18cad70 .functor AND 32, L_000001e1c18c7140, L_000001e1c18c8ae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18c9d40 .functor OR 32, L_000001e1c179f110, L_000001e1c18cad70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18ca520 .functor NOT 1, L_000001e1c18c7320, C4<0>, C4<0>, C4<0>;
L_000001e1c18caad0 .functor AND 1, L_000001e1c18ca520, L_000001e1c18c87c0, C4<1>, C4<1>;
L_000001e1c18ca280 .functor NOT 1, L_000001e1c18c66a0, C4<0>, C4<0>, C4<0>;
L_000001e1c18c9fe0 .functor AND 1, L_000001e1c18caad0, L_000001e1c18ca280, C4<1>, C4<1>;
L_000001e1c18cb010 .functor AND 32, L_000001e1c18c7be0, v000001e1c18abbf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18ca670 .functor OR 32, L_000001e1c18c9d40, L_000001e1c18cb010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18c9640 .functor NOT 1, L_000001e1c18c7aa0, C4<0>, C4<0>, C4<0>;
L_000001e1c18ca210 .functor AND 1, L_000001e1c18c9640, L_000001e1c18c7500, C4<1>, C4<1>;
L_000001e1c18cac90 .functor AND 1, L_000001e1c18ca210, L_000001e1c18c8cc0, C4<1>, C4<1>;
L_000001e1c18ca7c0 .functor AND 32, L_000001e1c18c8860, L_000001e1c18c1920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18c9790 .functor OR 32, L_000001e1c18ca670, L_000001e1c18ca7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1c18cad00 .functor NOT 1, L_000001e1c18c7780, C4<0>, C4<0>, C4<0>;
L_000001e1c18ca8a0 .functor AND 1, L_000001e1c18c69c0, L_000001e1c18cad00, C4<1>, C4<1>;
L_000001e1c18ca830 .functor NOT 1, L_000001e1c18c71e0, C4<0>, C4<0>, C4<0>;
L_000001e1c18c96b0 .functor AND 1, L_000001e1c18ca8a0, L_000001e1c18ca830, C4<1>, C4<1>;
L_000001e1c18ca050 .functor AND 32, L_000001e1c18c6740, v000001e1c1895730_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18ca360 .functor OR 32, L_000001e1c18c9790, L_000001e1c18ca050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1c18ac870_0 .net *"_ivl_1", 0 0, L_000001e1c18c6880;  1 drivers
v000001e1c18aae30_0 .net *"_ivl_11", 0 0, L_000001e1c18c85e0;  1 drivers
v000001e1c18aca50_0 .net *"_ivl_12", 0 0, L_000001e1c18026a0;  1 drivers
v000001e1c18ab150_0 .net *"_ivl_14", 0 0, L_000001e1c179ef50;  1 drivers
v000001e1c18ac2d0_0 .net *"_ivl_16", 31 0, L_000001e1c18c7a00;  1 drivers
v000001e1c18ac050_0 .net *"_ivl_18", 31 0, L_000001e1c179f110;  1 drivers
v000001e1c18ad130_0 .net *"_ivl_2", 0 0, L_000001e1c1802710;  1 drivers
v000001e1c18aaf70_0 .net *"_ivl_21", 0 0, L_000001e1c18c7fa0;  1 drivers
v000001e1c18acb90_0 .net *"_ivl_22", 0 0, L_000001e1c179e460;  1 drivers
v000001e1c18ac4b0_0 .net *"_ivl_25", 0 0, L_000001e1c18c8b80;  1 drivers
v000001e1c18acaf0_0 .net *"_ivl_26", 0 0, L_000001e1c179e8c0;  1 drivers
v000001e1c18ab010_0 .net *"_ivl_28", 0 0, L_000001e1c18caf30;  1 drivers
v000001e1c18ac730_0 .net *"_ivl_31", 0 0, L_000001e1c18c8720;  1 drivers
v000001e1c18ab650_0 .net *"_ivl_32", 0 0, L_000001e1c18ca4b0;  1 drivers
v000001e1c18ac230_0 .net *"_ivl_34", 31 0, L_000001e1c18c7140;  1 drivers
v000001e1c18ab290_0 .net *"_ivl_36", 31 0, L_000001e1c18cad70;  1 drivers
v000001e1c18aceb0_0 .net *"_ivl_38", 31 0, L_000001e1c18c9d40;  1 drivers
v000001e1c18ac550_0 .net *"_ivl_41", 0 0, L_000001e1c18c7320;  1 drivers
v000001e1c18ad1d0_0 .net *"_ivl_42", 0 0, L_000001e1c18ca520;  1 drivers
v000001e1c18acc30_0 .net *"_ivl_45", 0 0, L_000001e1c18c87c0;  1 drivers
v000001e1c18ab1f0_0 .net *"_ivl_46", 0 0, L_000001e1c18caad0;  1 drivers
v000001e1c18ab470_0 .net *"_ivl_49", 0 0, L_000001e1c18c66a0;  1 drivers
v000001e1c18abc90_0 .net *"_ivl_5", 0 0, L_000001e1c18c76e0;  1 drivers
v000001e1c18ab510_0 .net *"_ivl_50", 0 0, L_000001e1c18ca280;  1 drivers
v000001e1c18ac410_0 .net *"_ivl_52", 0 0, L_000001e1c18c9fe0;  1 drivers
v000001e1c18ab5b0_0 .net *"_ivl_54", 31 0, L_000001e1c18c7be0;  1 drivers
v000001e1c18ab6f0_0 .net *"_ivl_56", 31 0, L_000001e1c18cb010;  1 drivers
v000001e1c18ab790_0 .net *"_ivl_58", 31 0, L_000001e1c18ca670;  1 drivers
v000001e1c18ac5f0_0 .net *"_ivl_6", 0 0, L_000001e1c1802550;  1 drivers
v000001e1c18abdd0_0 .net *"_ivl_61", 0 0, L_000001e1c18c7aa0;  1 drivers
v000001e1c18ab830_0 .net *"_ivl_62", 0 0, L_000001e1c18c9640;  1 drivers
v000001e1c18abe70_0 .net *"_ivl_65", 0 0, L_000001e1c18c7500;  1 drivers
v000001e1c18ab8d0_0 .net *"_ivl_66", 0 0, L_000001e1c18ca210;  1 drivers
v000001e1c18accd0_0 .net *"_ivl_69", 0 0, L_000001e1c18c8cc0;  1 drivers
v000001e1c18ac0f0_0 .net *"_ivl_70", 0 0, L_000001e1c18cac90;  1 drivers
v000001e1c18ab970_0 .net *"_ivl_72", 31 0, L_000001e1c18c8860;  1 drivers
v000001e1c18aba10_0 .net *"_ivl_74", 31 0, L_000001e1c18ca7c0;  1 drivers
v000001e1c18acd70_0 .net *"_ivl_76", 31 0, L_000001e1c18c9790;  1 drivers
v000001e1c18ace10_0 .net *"_ivl_79", 0 0, L_000001e1c18c69c0;  1 drivers
v000001e1c18afc50_0 .net *"_ivl_8", 0 0, L_000001e1c18025c0;  1 drivers
v000001e1c18aed50_0 .net *"_ivl_81", 0 0, L_000001e1c18c7780;  1 drivers
v000001e1c18ae2b0_0 .net *"_ivl_82", 0 0, L_000001e1c18cad00;  1 drivers
v000001e1c18afcf0_0 .net *"_ivl_84", 0 0, L_000001e1c18ca8a0;  1 drivers
v000001e1c18af9d0_0 .net *"_ivl_87", 0 0, L_000001e1c18c71e0;  1 drivers
v000001e1c18af890_0 .net *"_ivl_88", 0 0, L_000001e1c18ca830;  1 drivers
v000001e1c18af4d0_0 .net *"_ivl_90", 0 0, L_000001e1c18c96b0;  1 drivers
v000001e1c18af110_0 .net *"_ivl_92", 31 0, L_000001e1c18c6740;  1 drivers
v000001e1c18afa70_0 .net *"_ivl_94", 31 0, L_000001e1c18ca050;  1 drivers
v000001e1c18aecb0_0 .net "ina", 31 0, L_000001e1c18c7b40;  1 drivers
v000001e1c18ad770_0 .net "inb", 31 0, L_000001e1c18c8ae0;  alias, 1 drivers
v000001e1c18af390_0 .net "inc", 31 0, v000001e1c18abbf0_0;  alias, 1 drivers
v000001e1c18ade50_0 .net "ind", 31 0, L_000001e1c18c1920;  alias, 1 drivers
v000001e1c18afbb0_0 .net "ine", 31 0, v000001e1c1895730_0;  alias, 1 drivers
L_000001e1c18e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18af6b0_0 .net "inf", 31 0, L_000001e1c18e00d0;  1 drivers
L_000001e1c18e0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18af930_0 .net "ing", 31 0, L_000001e1c18e0118;  1 drivers
L_000001e1c18e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1c18ae7b0_0 .net "inh", 31 0, L_000001e1c18e0160;  1 drivers
v000001e1c18ae5d0_0 .net "out", 31 0, L_000001e1c18ca360;  alias, 1 drivers
v000001e1c18adef0_0 .net "sel", 2 0, L_000001e1c18c6ec0;  alias, 1 drivers
L_000001e1c18c6880 .part L_000001e1c18c6ec0, 2, 1;
L_000001e1c18c76e0 .part L_000001e1c18c6ec0, 1, 1;
L_000001e1c18c85e0 .part L_000001e1c18c6ec0, 0, 1;
LS_000001e1c18c7a00_0_0 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_0_4 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_0_8 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_0_12 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_0_16 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_0_20 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_0_24 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_0_28 .concat [ 1 1 1 1], L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50, L_000001e1c179ef50;
LS_000001e1c18c7a00_1_0 .concat [ 4 4 4 4], LS_000001e1c18c7a00_0_0, LS_000001e1c18c7a00_0_4, LS_000001e1c18c7a00_0_8, LS_000001e1c18c7a00_0_12;
LS_000001e1c18c7a00_1_4 .concat [ 4 4 4 4], LS_000001e1c18c7a00_0_16, LS_000001e1c18c7a00_0_20, LS_000001e1c18c7a00_0_24, LS_000001e1c18c7a00_0_28;
L_000001e1c18c7a00 .concat [ 16 16 0 0], LS_000001e1c18c7a00_1_0, LS_000001e1c18c7a00_1_4;
L_000001e1c18c7fa0 .part L_000001e1c18c6ec0, 2, 1;
L_000001e1c18c8b80 .part L_000001e1c18c6ec0, 1, 1;
L_000001e1c18c8720 .part L_000001e1c18c6ec0, 0, 1;
LS_000001e1c18c7140_0_0 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_0_4 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_0_8 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_0_12 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_0_16 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_0_20 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_0_24 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_0_28 .concat [ 1 1 1 1], L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0, L_000001e1c18ca4b0;
LS_000001e1c18c7140_1_0 .concat [ 4 4 4 4], LS_000001e1c18c7140_0_0, LS_000001e1c18c7140_0_4, LS_000001e1c18c7140_0_8, LS_000001e1c18c7140_0_12;
LS_000001e1c18c7140_1_4 .concat [ 4 4 4 4], LS_000001e1c18c7140_0_16, LS_000001e1c18c7140_0_20, LS_000001e1c18c7140_0_24, LS_000001e1c18c7140_0_28;
L_000001e1c18c7140 .concat [ 16 16 0 0], LS_000001e1c18c7140_1_0, LS_000001e1c18c7140_1_4;
L_000001e1c18c7320 .part L_000001e1c18c6ec0, 2, 1;
L_000001e1c18c87c0 .part L_000001e1c18c6ec0, 1, 1;
L_000001e1c18c66a0 .part L_000001e1c18c6ec0, 0, 1;
LS_000001e1c18c7be0_0_0 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_0_4 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_0_8 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_0_12 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_0_16 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_0_20 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_0_24 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_0_28 .concat [ 1 1 1 1], L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0, L_000001e1c18c9fe0;
LS_000001e1c18c7be0_1_0 .concat [ 4 4 4 4], LS_000001e1c18c7be0_0_0, LS_000001e1c18c7be0_0_4, LS_000001e1c18c7be0_0_8, LS_000001e1c18c7be0_0_12;
LS_000001e1c18c7be0_1_4 .concat [ 4 4 4 4], LS_000001e1c18c7be0_0_16, LS_000001e1c18c7be0_0_20, LS_000001e1c18c7be0_0_24, LS_000001e1c18c7be0_0_28;
L_000001e1c18c7be0 .concat [ 16 16 0 0], LS_000001e1c18c7be0_1_0, LS_000001e1c18c7be0_1_4;
L_000001e1c18c7aa0 .part L_000001e1c18c6ec0, 2, 1;
L_000001e1c18c7500 .part L_000001e1c18c6ec0, 1, 1;
L_000001e1c18c8cc0 .part L_000001e1c18c6ec0, 0, 1;
LS_000001e1c18c8860_0_0 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_0_4 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_0_8 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_0_12 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_0_16 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_0_20 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_0_24 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_0_28 .concat [ 1 1 1 1], L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90, L_000001e1c18cac90;
LS_000001e1c18c8860_1_0 .concat [ 4 4 4 4], LS_000001e1c18c8860_0_0, LS_000001e1c18c8860_0_4, LS_000001e1c18c8860_0_8, LS_000001e1c18c8860_0_12;
LS_000001e1c18c8860_1_4 .concat [ 4 4 4 4], LS_000001e1c18c8860_0_16, LS_000001e1c18c8860_0_20, LS_000001e1c18c8860_0_24, LS_000001e1c18c8860_0_28;
L_000001e1c18c8860 .concat [ 16 16 0 0], LS_000001e1c18c8860_1_0, LS_000001e1c18c8860_1_4;
L_000001e1c18c69c0 .part L_000001e1c18c6ec0, 2, 1;
L_000001e1c18c7780 .part L_000001e1c18c6ec0, 1, 1;
L_000001e1c18c71e0 .part L_000001e1c18c6ec0, 0, 1;
LS_000001e1c18c6740_0_0 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_0_4 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_0_8 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_0_12 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_0_16 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_0_20 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_0_24 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_0_28 .concat [ 1 1 1 1], L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0, L_000001e1c18c96b0;
LS_000001e1c18c6740_1_0 .concat [ 4 4 4 4], LS_000001e1c18c6740_0_0, LS_000001e1c18c6740_0_4, LS_000001e1c18c6740_0_8, LS_000001e1c18c6740_0_12;
LS_000001e1c18c6740_1_4 .concat [ 4 4 4 4], LS_000001e1c18c6740_0_16, LS_000001e1c18c6740_0_20, LS_000001e1c18c6740_0_24, LS_000001e1c18c6740_0_28;
L_000001e1c18c6740 .concat [ 16 16 0 0], LS_000001e1c18c6740_1_0, LS_000001e1c18c6740_1_4;
S_000001e1c188fed0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001e1c18af250_0 .net "Write_Data", 31 0, v000001e1c1882ed0_0;  alias, 1 drivers
v000001e1c18ae530_0 .net "addr", 31 0, v000001e1c1884550_0;  alias, 1 drivers
v000001e1c18af610_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c18ae170_0 .net "mem_out", 31 0, v000001e1c18ae990_0;  alias, 1 drivers
v000001e1c18ae210_0 .net "mem_read", 0 0, v000001e1c1883d30_0;  alias, 1 drivers
v000001e1c18ad590_0 .net "mem_write", 0 0, v000001e1c1883bf0_0;  alias, 1 drivers
S_000001e1c18909c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001e1c188fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001e1c18add10 .array "DataMem", 1023 0, 31 0;
v000001e1c18addb0_0 .net "Data_In", 31 0, v000001e1c1882ed0_0;  alias, 1 drivers
v000001e1c18ae990_0 .var "Data_Out", 31 0;
v000001e1c18af070_0 .net "Write_en", 0 0, v000001e1c1883bf0_0;  alias, 1 drivers
v000001e1c18ae850_0 .net "addr", 31 0, v000001e1c1884550_0;  alias, 1 drivers
v000001e1c18ada90_0 .net "clk", 0 0, L_000001e1c18013d0;  alias, 1 drivers
v000001e1c18aea30_0 .var/i "i", 31 0;
S_000001e1c1891190 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001e1c18bcf70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001e1c18bcfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001e1c18bcfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001e1c18bd018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001e1c18bd050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001e1c18bd088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001e1c18bd0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001e1c18bd0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001e1c18bd130 .param/l "j" 0 9 19, C4<000010000000>;
P_000001e1c18bd168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001e1c18bd1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001e1c18bd1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001e1c18bd210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001e1c18bd248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001e1c18bd280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001e1c18bd2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001e1c18bd2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001e1c18bd328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001e1c18bd360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001e1c18bd398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001e1c18bd3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001e1c18bd408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001e1c18bd440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001e1c18bd478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001e1c18bd4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001e1c18ae670_0 .net "MEM_ALU_OUT", 31 0, v000001e1c1884550_0;  alias, 1 drivers
v000001e1c18af430_0 .net "MEM_Data_mem_out", 31 0, v000001e1c18ae990_0;  alias, 1 drivers
v000001e1c18ae8f0_0 .net "MEM_memread", 0 0, v000001e1c1883d30_0;  alias, 1 drivers
v000001e1c18ad9f0_0 .net "MEM_opcode", 11 0, v000001e1c18842d0_0;  alias, 1 drivers
v000001e1c18ae350_0 .net "MEM_rd_ind", 4 0, v000001e1c1884370_0;  alias, 1 drivers
v000001e1c18ae3f0_0 .net "MEM_rd_indzero", 0 0, v000001e1c1883dd0_0;  alias, 1 drivers
v000001e1c18ad630_0 .net "MEM_regwrite", 0 0, v000001e1c1883e70_0;  alias, 1 drivers
v000001e1c18ad6d0_0 .var "WB_ALU_OUT", 31 0;
v000001e1c18aee90_0 .var "WB_Data_mem_out", 31 0;
v000001e1c18ae030_0 .var "WB_memread", 0 0;
v000001e1c18ad950_0 .var "WB_rd_ind", 4 0;
v000001e1c18ae0d0_0 .var "WB_rd_indzero", 0 0;
v000001e1c18ae490_0 .var "WB_regwrite", 0 0;
v000001e1c18af570_0 .net "clk", 0 0, L_000001e1c18d4c00;  1 drivers
v000001e1c18aead0_0 .var "hlt", 0 0;
v000001e1c18aeb70_0 .net "rst", 0 0, v000001e1c18c4bc0_0;  alias, 1 drivers
E_000001e1c180b740 .event posedge, v000001e1c1881df0_0, v000001e1c18af570_0;
S_000001e1c1890380 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001e1c1659f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001e1c18d4f10 .functor AND 32, v000001e1c18aee90_0, L_000001e1c193f8b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d4ea0 .functor NOT 1, v000001e1c18ae030_0, C4<0>, C4<0>, C4<0>;
L_000001e1c18d4c70 .functor AND 32, v000001e1c18ad6d0_0, L_000001e1c1941390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e1c18d4d50 .functor OR 32, L_000001e1c18d4f10, L_000001e1c18d4c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1c18ad810_0 .net "Write_Data_RegFile", 31 0, L_000001e1c18d4d50;  alias, 1 drivers
v000001e1c18aef30_0 .net *"_ivl_0", 31 0, L_000001e1c193f8b0;  1 drivers
v000001e1c18aec10_0 .net *"_ivl_2", 31 0, L_000001e1c18d4f10;  1 drivers
v000001e1c18aedf0_0 .net *"_ivl_4", 0 0, L_000001e1c18d4ea0;  1 drivers
v000001e1c18adb30_0 .net *"_ivl_6", 31 0, L_000001e1c1941390;  1 drivers
v000001e1c18b12d0_0 .net *"_ivl_8", 31 0, L_000001e1c18d4c70;  1 drivers
v000001e1c18b0f10_0 .net "alu_out", 31 0, v000001e1c18ad6d0_0;  alias, 1 drivers
v000001e1c18afed0_0 .net "mem_out", 31 0, v000001e1c18aee90_0;  alias, 1 drivers
v000001e1c18b03d0_0 .net "mem_read", 0 0, v000001e1c18ae030_0;  alias, 1 drivers
LS_000001e1c193f8b0_0_0 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_0_4 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_0_8 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_0_12 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_0_16 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_0_20 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_0_24 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_0_28 .concat [ 1 1 1 1], v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0, v000001e1c18ae030_0;
LS_000001e1c193f8b0_1_0 .concat [ 4 4 4 4], LS_000001e1c193f8b0_0_0, LS_000001e1c193f8b0_0_4, LS_000001e1c193f8b0_0_8, LS_000001e1c193f8b0_0_12;
LS_000001e1c193f8b0_1_4 .concat [ 4 4 4 4], LS_000001e1c193f8b0_0_16, LS_000001e1c193f8b0_0_20, LS_000001e1c193f8b0_0_24, LS_000001e1c193f8b0_0_28;
L_000001e1c193f8b0 .concat [ 16 16 0 0], LS_000001e1c193f8b0_1_0, LS_000001e1c193f8b0_1_4;
LS_000001e1c1941390_0_0 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_0_4 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_0_8 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_0_12 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_0_16 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_0_20 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_0_24 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_0_28 .concat [ 1 1 1 1], L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0, L_000001e1c18d4ea0;
LS_000001e1c1941390_1_0 .concat [ 4 4 4 4], LS_000001e1c1941390_0_0, LS_000001e1c1941390_0_4, LS_000001e1c1941390_0_8, LS_000001e1c1941390_0_12;
LS_000001e1c1941390_1_4 .concat [ 4 4 4 4], LS_000001e1c1941390_0_16, LS_000001e1c1941390_0_20, LS_000001e1c1941390_0_24, LS_000001e1c1941390_0_28;
L_000001e1c1941390 .concat [ 16 16 0 0], LS_000001e1c1941390_1_0, LS_000001e1c1941390_1_4;
    .scope S_000001e1c18906a0;
T_0 ;
    %wait E_000001e1c180a800;
    %load/vec4 v000001e1c18ac9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e1c18abbf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e1c18acf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e1c18abb50_0;
    %assign/vec4 v000001e1c18abbf0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e1c1890510;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1c18ac910_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001e1c18ac910_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e1c18ac910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %load/vec4 v000001e1c18ac910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1c18ac910_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18ad090, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001e1c1891320;
T_2 ;
    %wait E_000001e1c180b1c0;
    %load/vec4 v000001e1c18ad450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001e1c189dee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c189e5c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18ad310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18ac190_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18ac690_0, 0;
    %assign/vec4 v000001e1c18ad270_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e1c18abf10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001e1c18ab0b0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001e1c189dee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c189e5c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18ad310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18ac190_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18ac690_0, 0;
    %assign/vec4 v000001e1c18ad270_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e1c18abf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001e1c18ab330_0;
    %assign/vec4 v000001e1c189e5c0_0, 0;
    %load/vec4 v000001e1c18ab3d0_0;
    %assign/vec4 v000001e1c189dee0_0, 0;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001e1c18ac190_0, 0;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e1c18ad270_0, 4, 5;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e1c18ad270_0, 4, 5;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001e1c18ac690_0, 0;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001e1c18ad310_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001e1c18ad310_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001e1c18ab330_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001e1c18ad310_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e1c1891960;
T_3 ;
    %wait E_000001e1c180a800;
    %load/vec4 v000001e1c189d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1c189d940_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001e1c189d940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e1c189d940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c189cfe0, 0, 4;
    %load/vec4 v000001e1c189d940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1c189d940_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e1c189cb80_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001e1c189cd60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001e1c189cf40_0;
    %load/vec4 v000001e1c189cb80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c189cfe0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c189cfe0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e1c1891960;
T_4 ;
    %wait E_000001e1c1809a00;
    %load/vec4 v000001e1c189cb80_0;
    %load/vec4 v000001e1c189dda0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001e1c189cb80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001e1c189cd60_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001e1c189cf40_0;
    %assign/vec4 v000001e1c189bc80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e1c189dda0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e1c189cfe0, 4;
    %assign/vec4 v000001e1c189bc80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e1c1891960;
T_5 ;
    %wait E_000001e1c1809a00;
    %load/vec4 v000001e1c189cb80_0;
    %load/vec4 v000001e1c189bd20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001e1c189cb80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001e1c189cd60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e1c189cf40_0;
    %assign/vec4 v000001e1c189ccc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e1c189bd20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e1c189cfe0, 4;
    %assign/vec4 v000001e1c189ccc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e1c1891960;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001e1c188fbb0;
    %jmp t_0;
    .scope S_000001e1c188fbb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1c189c2c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001e1c189c2c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001e1c189c2c0_0;
    %ix/getv/s 4, v000001e1c189c2c0_0;
    %load/vec4a v000001e1c189cfe0, 4;
    %ix/getv/s 4, v000001e1c189c2c0_0;
    %load/vec4a v000001e1c189cfe0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e1c189c2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1c189c2c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001e1c1891960;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001e1c1890060;
T_7 ;
    %wait E_000001e1c180a980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1c1899660_0, 0, 32;
    %load/vec4 v000001e1c1899a20_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e1c1899a20_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e1c18997a0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001e1c1899660_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e1c1899a20_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e1c1899a20_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e1c1899a20_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e1c18997a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001e1c1899660_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001e1c18997a0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001e1c18997a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001e1c1899660_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e1c188fd40;
T_8 ;
    %wait E_000001e1c180a800;
    %load/vec4 v000001e1c1897040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e1c1897ae0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e1c18970e0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e1c18970e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001e1c1897ae0_0;
    %load/vec4 v000001e1c1896fa0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e1c1897ae0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e1c1897ae0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e1c1897ae0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e1c1897ae0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e1c1897ae0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e1c1897ae0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e1c188fd40;
T_9 ;
    %wait E_000001e1c180a800;
    %load/vec4 v000001e1c1897040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1898580_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e1c18984e0_0;
    %assign/vec4 v000001e1c1898580_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e1c1891000;
T_10 ;
    %wait E_000001e1c1809c00;
    %load/vec4 v000001e1c189b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c189a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c1899840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c189b640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c1896c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c1896d20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e1c18988a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001e1c1897d60_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001e1c1896e60_0;
    %load/vec4 v000001e1c1898940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001e1c1896f00_0;
    %load/vec4 v000001e1c1898940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001e1c1897f40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001e1c1896be0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001e1c1896e60_0;
    %load/vec4 v000001e1c1896a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001e1c1896f00_0;
    %load/vec4 v000001e1c1896a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c189a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1899840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c189b640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c1896c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1896d20_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001e1c1896dc0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c189a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c1899840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c189b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1896c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1896d20_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c189a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1c1899840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c189b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1896c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1896d20_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e1c1890830;
T_11 ;
    %wait E_000001e1c180a3c0;
    %load/vec4 v000001e1c1892670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1893250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1891db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1891f90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1892cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1892f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18923f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1892850_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1893d90_0, 0;
    %assign/vec4 v000001e1c1892350_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e1c1894150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001e1c1893ed0_0;
    %assign/vec4 v000001e1c1892350_0, 0;
    %load/vec4 v000001e1c1892030_0;
    %assign/vec4 v000001e1c1893d90_0, 0;
    %load/vec4 v000001e1c18925d0_0;
    %assign/vec4 v000001e1c1892850_0, 0;
    %load/vec4 v000001e1c18940b0_0;
    %assign/vec4 v000001e1c18923f0_0, 0;
    %load/vec4 v000001e1c1894330_0;
    %assign/vec4 v000001e1c1892f30_0, 0;
    %load/vec4 v000001e1c1891e50_0;
    %assign/vec4 v000001e1c1892cb0_0, 0;
    %load/vec4 v000001e1c1892210_0;
    %assign/vec4 v000001e1c1891f90_0, 0;
    %load/vec4 v000001e1c1891bd0_0;
    %assign/vec4 v000001e1c1892e90_0, 0;
    %load/vec4 v000001e1c1893bb0_0;
    %assign/vec4 v000001e1c1892d50_0, 0;
    %load/vec4 v000001e1c1894010_0;
    %assign/vec4 v000001e1c1892170_0, 0;
    %load/vec4 v000001e1c18934d0_0;
    %assign/vec4 v000001e1c1891db0_0, 0;
    %load/vec4 v000001e1c1893f70_0;
    %assign/vec4 v000001e1c1893cf0_0, 0;
    %load/vec4 v000001e1c18941f0_0;
    %assign/vec4 v000001e1c1893610_0, 0;
    %load/vec4 v000001e1c1891ef0_0;
    %assign/vec4 v000001e1c1892c10_0, 0;
    %load/vec4 v000001e1c1892df0_0;
    %assign/vec4 v000001e1c1893390_0, 0;
    %load/vec4 v000001e1c1893a70_0;
    %assign/vec4 v000001e1c1893b10_0, 0;
    %load/vec4 v000001e1c18936b0_0;
    %assign/vec4 v000001e1c1893430_0, 0;
    %load/vec4 v000001e1c1893e30_0;
    %assign/vec4 v000001e1c1893250_0, 0;
    %load/vec4 v000001e1c1894290_0;
    %assign/vec4 v000001e1c1893750_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1893250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1893cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1891db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1892e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1891f90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1892cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1892f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18923f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1892850_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1893d90_0, 0;
    %assign/vec4 v000001e1c1892350_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e1c18917d0;
T_12 ;
    %wait E_000001e1c1809bc0;
    %load/vec4 v000001e1c1898120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1895730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c18957d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18954b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1895550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1895870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18955f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18945b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1895190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1894fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c18952d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1894f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1894650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1895050_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001e1c1894e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c18943d0_0, 0;
    %assign/vec4 v000001e1c18946f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e1c1898a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001e1c1892710_0;
    %assign/vec4 v000001e1c18946f0_0, 0;
    %load/vec4 v000001e1c18928f0_0;
    %assign/vec4 v000001e1c18943d0_0, 0;
    %load/vec4 v000001e1c18950f0_0;
    %assign/vec4 v000001e1c1894e70_0, 0;
    %load/vec4 v000001e1c1894dd0_0;
    %assign/vec4 v000001e1c1895050_0, 0;
    %load/vec4 v000001e1c1894830_0;
    %assign/vec4 v000001e1c1894650_0, 0;
    %load/vec4 v000001e1c1894ab0_0;
    %assign/vec4 v000001e1c1894f10_0, 0;
    %load/vec4 v000001e1c18927b0_0;
    %assign/vec4 v000001e1c18952d0_0, 0;
    %load/vec4 v000001e1c1895230_0;
    %assign/vec4 v000001e1c1894fb0_0, 0;
    %load/vec4 v000001e1c1894d30_0;
    %assign/vec4 v000001e1c1895190_0, 0;
    %load/vec4 v000001e1c1895a50_0;
    %assign/vec4 v000001e1c1894bf0_0, 0;
    %load/vec4 v000001e1c18948d0_0;
    %assign/vec4 v000001e1c1894a10_0, 0;
    %load/vec4 v000001e1c1895690_0;
    %assign/vec4 v000001e1c1894470_0, 0;
    %load/vec4 v000001e1c1894510_0;
    %assign/vec4 v000001e1c18945b0_0, 0;
    %load/vec4 v000001e1c1894970_0;
    %assign/vec4 v000001e1c1894b50_0, 0;
    %load/vec4 v000001e1c18959b0_0;
    %assign/vec4 v000001e1c18955f0_0, 0;
    %load/vec4 v000001e1c1895370_0;
    %assign/vec4 v000001e1c1895870_0, 0;
    %load/vec4 v000001e1c1895410_0;
    %assign/vec4 v000001e1c1895550_0, 0;
    %load/vec4 v000001e1c1894c90_0;
    %assign/vec4 v000001e1c18954b0_0, 0;
    %load/vec4 v000001e1c1892ad0_0;
    %assign/vec4 v000001e1c18957d0_0, 0;
    %load/vec4 v000001e1c1892990_0;
    %assign/vec4 v000001e1c1895730_0, 0;
    %load/vec4 v000001e1c1895910_0;
    %assign/vec4 v000001e1c1894790_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1895730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c18957d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18954b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1895550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1895870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18955f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18945b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1894bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1895190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1894fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c18952d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1894f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1894650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1895050_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001e1c1894e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c18943d0_0, 0;
    %assign/vec4 v000001e1c18946f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e1c168d8a0;
T_13 ;
    %wait E_000001e1c180a540;
    %load/vec4 v000001e1c1886260_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e1c1886a80_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001e1c16902d0;
T_14 ;
    %wait E_000001e1c180a740;
    %load/vec4 v000001e1c1888100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001e1c1887de0_0;
    %pad/u 33;
    %load/vec4 v000001e1c18869e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %assign/vec4 v000001e1c1888380_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001e1c1887de0_0;
    %pad/u 33;
    %load/vec4 v000001e1c18869e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %assign/vec4 v000001e1c1888380_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001e1c1887de0_0;
    %pad/u 33;
    %load/vec4 v000001e1c18869e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %assign/vec4 v000001e1c1888380_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001e1c1887de0_0;
    %pad/u 33;
    %load/vec4 v000001e1c18869e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %assign/vec4 v000001e1c1888380_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001e1c1887de0_0;
    %pad/u 33;
    %load/vec4 v000001e1c18869e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %assign/vec4 v000001e1c1888380_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001e1c1887de0_0;
    %pad/u 33;
    %load/vec4 v000001e1c18869e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %assign/vec4 v000001e1c1888380_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001e1c18869e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001e1c1888380_0;
    %load/vec4 v000001e1c18869e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e1c1887de0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001e1c18869e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001e1c18869e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001e1c1888380_0, 0;
    %load/vec4 v000001e1c1887de0_0;
    %ix/getv 4, v000001e1c18869e0_0;
    %shiftl 4;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001e1c18869e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001e1c1888380_0;
    %load/vec4 v000001e1c18869e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e1c1887de0_0;
    %load/vec4 v000001e1c18869e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001e1c18869e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001e1c1888380_0, 0;
    %load/vec4 v000001e1c1887de0_0;
    %ix/getv 4, v000001e1c18869e0_0;
    %shiftr 4;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1888380_0, 0;
    %load/vec4 v000001e1c1887de0_0;
    %load/vec4 v000001e1c18869e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1c1888380_0, 0;
    %load/vec4 v000001e1c18869e0_0;
    %load/vec4 v000001e1c1887de0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001e1c1886bc0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e1c15d6b50;
T_15 ;
    %wait E_000001e1c1809f40;
    %load/vec4 v000001e1c1881df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001e1c1883dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1883e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1883bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c1883d30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001e1c18842d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c1884370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c1882ed0_0, 0;
    %assign/vec4 v000001e1c1884550_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001e1c17a7b80_0;
    %assign/vec4 v000001e1c1884550_0, 0;
    %load/vec4 v000001e1c1883f10_0;
    %assign/vec4 v000001e1c1882ed0_0, 0;
    %load/vec4 v000001e1c18840f0_0;
    %assign/vec4 v000001e1c1884370_0, 0;
    %load/vec4 v000001e1c1790f80_0;
    %assign/vec4 v000001e1c18842d0_0, 0;
    %load/vec4 v000001e1c17a8080_0;
    %assign/vec4 v000001e1c1883d30_0, 0;
    %load/vec4 v000001e1c178ff40_0;
    %assign/vec4 v000001e1c1883bf0_0, 0;
    %load/vec4 v000001e1c1882e30_0;
    %assign/vec4 v000001e1c1883e70_0, 0;
    %load/vec4 v000001e1c1882d90_0;
    %assign/vec4 v000001e1c1883dd0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001e1c18909c0;
T_16 ;
    %wait E_000001e1c1809a00;
    %load/vec4 v000001e1c18af070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001e1c18addb0_0;
    %load/vec4 v000001e1c18ae850_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e1c18909c0;
T_17 ;
    %wait E_000001e1c1809a00;
    %load/vec4 v000001e1c18ae850_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e1c18add10, 4;
    %assign/vec4 v000001e1c18ae990_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e1c18909c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1c18aea30_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001e1c18aea30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e1c18aea30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %load/vec4 v000001e1c18aea30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1c18aea30_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1c18add10, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001e1c18909c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1c18aea30_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001e1c18aea30_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001e1c18aea30_0;
    %load/vec4a v000001e1c18add10, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001e1c18aea30_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e1c18aea30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1c18aea30_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001e1c1891190;
T_20 ;
    %wait E_000001e1c180b740;
    %load/vec4 v000001e1c18aeb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001e1c18ae0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18aead0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18ae490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1c18ae030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001e1c18ad950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001e1c18aee90_0, 0;
    %assign/vec4 v000001e1c18ad6d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001e1c18ae670_0;
    %assign/vec4 v000001e1c18ad6d0_0, 0;
    %load/vec4 v000001e1c18af430_0;
    %assign/vec4 v000001e1c18aee90_0, 0;
    %load/vec4 v000001e1c18ae8f0_0;
    %assign/vec4 v000001e1c18ae030_0, 0;
    %load/vec4 v000001e1c18ae350_0;
    %assign/vec4 v000001e1c18ad950_0, 0;
    %load/vec4 v000001e1c18ad630_0;
    %assign/vec4 v000001e1c18ae490_0, 0;
    %load/vec4 v000001e1c18ae3f0_0;
    %assign/vec4 v000001e1c18ae0d0_0, 0;
    %load/vec4 v000001e1c18ad9f0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001e1c18aead0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001e1c1659f50;
T_21 ;
    %wait E_000001e1c180a400;
    %load/vec4 v000001e1c18c6420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e1c18c5700_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001e1c18c5700_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e1c18c5700_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e1c182cc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1c18c4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1c18c4bc0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001e1c182cc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001e1c18c4940_0;
    %inv;
    %assign/vec4 v000001e1c18c4940_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e1c182cc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1c18c4bc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1c18c4bc0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001e1c18c55c0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
