set ::env(PROJECT_NAME) gator_uprocessor
set ::env(DESIGN_TOP) adv_math_unit
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/gator_up/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/gator_up/rtl/adv_math_unit.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
