$date
  Wed Aug 19 12:12:16 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_tb $end
$var reg 1 ! sel_mux $end
$var reg 16 " data0_mux[15:0] $end
$var reg 16 # data1_mux[15:0] $end
$var reg 16 $ out_mux[15:0] $end
$scope module uut $end
$var reg 1 % sel_mux $end
$var reg 16 & data0_mux[15:0] $end
$var reg 16 ' data1_mux[15:0] $end
$var reg 16 ( out_mux[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b0110011011000011 "
b1001100100111100 #
b0110011011000011 $
0%
b0110011011000011 &
b1001100100111100 '
b0110011011000011 (
#50000000
1!
b1001100100111100 $
1%
b1001100100111100 (
#100000000
