git clone --depth 1 --no-tags https://github.com/lnis-uofu/OpenFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137416811
git clone --depth 1 --no-tags https://github.com/danielholanda/LeFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136979128
git clone --depth 1 --no-tags https://github.com/QShen3/CNN-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137738911
git clone --depth 1 --no-tags https://github.com/bluespec/Piccolo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135350124
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/RePlAce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140584745
git clone --depth 1 --no-tags https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139979994
git clone --depth 1 --no-tags https://github.com/lsils/benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142320126
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Genesis_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135820056
git clone --depth 1 --no-tags https://github.com/vidor-libraries/VidorFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142568915
git clone --depth 1 --no-tags https://github.com/scarv/xcrypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142844950
git clone --depth 1 --no-tags https://github.com/lnis-uofu/LSOracle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137416864
git clone --depth 1 --no-tags https://github.com/ilaydayaman/CNN_for_SLR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139285952
git clone --depth 1 --no-tags https://github.com/papcjy/mnist_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139778074
git clone --depth 1 --no-tags https://github.com/mattvenn/fpga-sdft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136205751
git clone --depth 1 --no-tags https://github.com/WillGreen/timetoexplore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137261528
git clone --depth 1 --no-tags https://github.com/hell03end/verilog-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135932086
git clone --depth 1 --no-tags https://github.com/chenhaoc/cnnhwpe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135524249
git clone --depth 1 --no-tags https://github.com/defparam/BAR-Tender.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138963812
git clone --depth 1 --no-tags https://github.com/huaweicloud/huaweicloud-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139802991
git clone --depth 1 --no-tags https://github.com/sifive/block-nvdla-sifive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139917356
git clone --depth 1 --no-tags https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137558919
git clone --depth 1 --no-tags https://github.com/ZipCPU/fftdemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141625023
git clone --depth 1 --no-tags https://github.com/Darkborderman/schoolWorks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135822174
git clone --depth 1 --no-tags https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142230901
git clone --depth 1 --no-tags https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137312752
git clone --depth 1 --no-tags https://github.com/pcie-bench/pciebench-netfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142539352
git clone --depth 1 --no-tags https://github.com/rgwan/bapi-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137625174
git clone --depth 1 --no-tags https://github.com/Buddhimah/System-Bus-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137385139
git clone --depth 1 --no-tags https://github.com/aoeldemann/fluent10g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136197078
git clone --depth 1 --no-tags https://github.com/lawrie/tinyfpga_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143203040
git clone --depth 1 --no-tags https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140976142
git clone --depth 1 --no-tags https://github.com/HeerAmbavi/RSAonVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143126743
git clone --depth 1 --no-tags https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139831595
git clone --depth 1 --no-tags https://github.com/matrix-io/matrix-voice-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141596082
git clone --depth 1 --no-tags https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140037388
git clone --depth 1 --no-tags https://github.com/zxc479773533/HUST-Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136584400
git clone --depth 1 --no-tags https://github.com/fpgasystems/groundhog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136801486
git clone --depth 1 --no-tags https://github.com/EnigmaCurry/SAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137592045
git clone --depth 1 --no-tags https://github.com/emard/galaksija.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136987476
git clone --depth 1 --no-tags https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141205337
git clone --depth 1 --no-tags https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137862496
git clone --depth 1 --no-tags https://github.com/nvdla/vp_awsfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136982312
git clone --depth 1 --no-tags https://github.com/aionnetwork/aion_epic_fpgaminer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142318344
git clone --depth 1 --no-tags https://github.com/jpt13653903/FUI-Audio-DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140927679
git clone --depth 1 --no-tags https://github.com/JonnyLe/mipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141361672
git clone --depth 1 --no-tags https://github.com/Hara-Laboratory/subrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137864111
git clone --depth 1 --no-tags https://github.com/xkw168/Digital-recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136908314
git clone --depth 1 --no-tags https://github.com/apertus-open-source-cinema/axiom-micro-gateware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139121748
git clone --depth 1 --no-tags https://github.com/mediaic/VLSI_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139417489
git clone --depth 1 --no-tags https://github.com/j40903272/CA2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142997451
git clone --depth 1 --no-tags https://github.com/SYZYGYfpga/xem7320-syzygy-samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141490569
git clone --depth 1 --no-tags https://github.com/guoyijiang/VerilogModule-IIC_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139176233
git clone --depth 1 --no-tags https://github.com/stratoes/FPGA-edge_detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137436868
git clone --depth 1 --no-tags https://github.com/alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140018865
git clone --depth 1 --no-tags https://github.com/ChrisZonghaoLi/cnn_conv_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135085004
git clone --depth 1 --no-tags https://github.com/thejokerlol/AXI_Slave_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135432522
git clone --depth 1 --no-tags https://github.com/ricerodriguez/ttu-lab1-code-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137665149
git clone --depth 1 --no-tags https://github.com/olofk/de0_nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139228007
git clone --depth 1 --no-tags https://github.com/go4retro/Nu8500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137712472
git clone --depth 1 --no-tags https://github.com/YangYunLong1988/w5500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140139606
git clone --depth 1 --no-tags https://github.com/Toodyao/8086-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138964247
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Kintex7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138117681
git clone --depth 1 --no-tags https://github.com/forschumi/LROTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141582589
git clone --depth 1 --no-tags https://github.com/victoresque/DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137523983
git clone --depth 1 --no-tags https://github.com/k0nze/ultrazed_acp_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137195936
git clone --depth 1 --no-tags https://github.com/rahulagnisys/ahb_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137631489
git clone --depth 1 --no-tags https://github.com/juanmard/screen-pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142479373
git clone --depth 1 --no-tags https://github.com/ram-srivathsa/BTB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137021402
git clone --depth 1 --no-tags https://github.com/pbzweihander/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135290766
git clone --depth 1 --no-tags https://github.com/alice820621/Verilog-Implementation-of-a-32-point-IFFT-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140036478
git clone --depth 1 --no-tags https://github.com/AndyTQ/Snake-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141175658
git clone --depth 1 --no-tags https://github.com/desaster/verilog-6502-ledblink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140572461
git clone --depth 1 --no-tags https://github.com/BilyZ98/singlecycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138002150
git clone --depth 1 --no-tags https://github.com/OniDaito/FPGAMetaBalls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138514313
git clone --depth 1 --no-tags https://github.com/joshjiejie/HitGraph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141060642
git clone --depth 1 --no-tags https://github.com/huanghongxun/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137045072
git clone --depth 1 --no-tags https://github.com/alice820621/Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140034980
git clone --depth 1 --no-tags https://github.com/go4retro/Fake6523.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138822630
git clone --depth 1 --no-tags https://github.com/qiaosiyi/progASICp4SWITCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139593419
git clone --depth 1 --no-tags https://github.com/coldnew-examples/DE2-115-Led-Blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135963372
git clone --depth 1 --no-tags https://github.com/alexandresoaresilva/QAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141662410
git clone --depth 1 --no-tags https://github.com/sykwer/ut_computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138504411
git clone --depth 1 --no-tags https://github.com/darthsider/8-bit-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139848936
git clone --depth 1 --no-tags https://github.com/aneels3/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139887636
git clone --depth 1 --no-tags https://github.com/hongzicong/MultipleCycleCPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137424833
git clone --depth 1 --no-tags https://github.com/lucasmsa/cl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136627069
git clone --depth 1 --no-tags https://github.com/OscarLGH/ZCU104-verilog-beginner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141613737
git clone --depth 1 --no-tags https://github.com/periata/cpus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136161380
git clone --depth 1 --no-tags https://github.com/SonyaKochemasova/an-fpga-implementation-of-low-latency-noc-based-mpsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135041541
git clone --depth 1 --no-tags https://github.com/congeal/verilog_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142390412
git clone --depth 1 --no-tags https://github.com/TUT-ASI/Machine_Learning_Fault_Code_Coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136582613
git clone --depth 1 --no-tags https://github.com/Digilent/Cmod-S7-25-OOB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135770146
git clone --depth 1 --no-tags https://github.com/angmouzakitis/student_xohw18-187.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138637787
git clone --depth 1 --no-tags https://github.com/smonson78/st-shifter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139237345
git clone --depth 1 --no-tags https://github.com/truhlikfredy/neopixel-hw-controller-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143344034
git clone --depth 1 --no-tags https://github.com/atrosinenko/composite-video-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139462185
git clone --depth 1 --no-tags https://github.com/amahzoon/PolyCleaner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142021455
