{
    "code": "module TopModule (\n    input logic clk,         // Clock signal (1 bit)\n    input logic reset,       // Reset signal (1 bit, active-high)\n    input logic j,          // Input signal j (1 bit)\n    input logic k,          // Input signal k (1 bit)\n    output logic out         // Output signal out (1 bit)\n);\n\n// State Encoding\nlocalparam OFF = 1'b0;  // State OFF represented by binary 0\nlocalparam ON  = 1'b1;  // State ON represented by binary 1\n\n// State Variable\nlogic current_state;      // Current state of the state machine\n\n// Initial State\ninitial begin\n    current_state = OFF; // Initial state is OFF\n    out = 1'b0;          // Initial output is 0\nend\n\n// Synchronous Reset and State Transition Logic\nalways @(*) begin\n    if (reset) begin\n        current_state = OFF; // Reset to OFF state\n        out = 1'b0;          // Output is 0 when reset\n    end else begin\n        case (current_state)\n            OFF: begin\n                if (j) begin\n                    current_state = ON; // Transition to ON state\n                    out = 1'b1;         // Output is 1 when in ON state\n                end\n                // Remain in OFF state when j=0\n            end\n            \n            ON: begin\n                if (k) begin\n                    current_state = OFF; // Transition to OFF state\n                    out = 1'b0;          // Output is 0 when in OFF state\n                end\n                // Remain in ON state when k=0\n            end\n            \n            default: begin\n                current_state = OFF; // Default state in case of unknown state\n                out = 1'b0;          // Default output\n            end\n        endcase\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 105,
        "passfail": "R"
    }
}