<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Thermal Covert Channels on Multicore Systems</p>
    <p>Ramya Jayaram Masti*, Devendra Rai+, Aanjhan Ranganathan*, Christian Mller+, Lothar Thiele+, Srdjan apkun*</p>
    <p>* Institute of Information Security + Computer Engineering and Networks Laboratory</p>
  </div>
  <div class="page"/>
  <div class="page">
    <p>Virtual machine</p>
    <p>Overt and Covert Communication Channels</p>
    <p>Overt channels  Through intended data containers</p>
    <p>(e.g, IPC, files)  Typically detected using</p>
    <p>information flow tracking and tainting</p>
    <p>Covert channels  Through a channel not designed for</p>
    <p>any kind of information transfer (e.g., system registers, cache access time)</p>
    <p>Hard to detect.</p>
    <p>Virtual machine</p>
  </div>
  <div class="page">
    <p>Covert Communication Channels</p>
    <p>Timing Channels</p>
    <p>Storage Channels</p>
    <p>Use shared system storage areas (e.g., registers) to communicate data.</p>
    <p>Raising exceptions, file attributes etc.</p>
    <p>Modifying the time taken to accomplish a task.  Cache access times, CPU time etc.</p>
    <p>CPU register</p>
  </div>
  <div class="page">
    <p>Covert Communication Channels</p>
    <p>Timing Channels</p>
    <p>Storage Channels</p>
    <p>Use shared system storage areas (e.g., registers) to communicate data.</p>
    <p>Raising exceptions, file attributes etc.</p>
    <p>Modifying the time taken to accomplish a task.  Cache access times, CPU time etc.</p>
    <p>CPU register</p>
    <p>Its all about sharing!</p>
  </div>
  <div class="page">
    <p>Mitigating Covert Channels: Resource Partitioning</p>
    <p>Processor</p>
    <p>Memory</p>
    <p>C0 C1 C2 C3 Spatial Partitioning</p>
  </div>
  <div class="page">
    <p>Mitigating Covert Channels: Resource Partitioning</p>
    <p>Processor</p>
    <p>Memory</p>
    <p>C0 C1 C2 C3 Spatial Partitioning</p>
  </div>
  <div class="page">
    <p>Mitigating Covert Channels: Resource Partitioning</p>
    <p>Processor</p>
    <p>Memory</p>
    <p>C0 C1 C2 C3</p>
    <p>time</p>
    <p>Spatial Partitioning</p>
    <p>Temporal Partitioning</p>
    <p>time-slice</p>
  </div>
  <div class="page">
    <p>Thermal Covert Channels on Multicore Systems</p>
  </div>
  <div class="page">
    <p>Thermal Covert Channels on Multicore Systems</p>
    <p>We demonstrate the feasibility of thermal covert channels in multicore systems despite temporal and spatial resource partitioning and explore the factors that affect its throughput.</p>
  </div>
  <div class="page">
    <p>Thermal Covert Channels on Multicore Systems</p>
    <p>We demonstrate the feasibility of thermal covert channels in multicore systems despite temporal and spatial resource partitioning and explore the factors that affect its throughput.</p>
    <p>In addition, we show the existence of limited thermal side channel leakage about processes running on neighbouring cores.</p>
  </div>
  <div class="page">
    <p>Thermal Covert Channels on Multicore Systems</p>
    <p>We demonstrate the feasibility of thermal covert channels in multicore systems despite temporal and spatial resource partitioning and explore the factors that affect its throughput.</p>
    <p>In addition, we show the existence of limited thermal side channel leakage about processes running on neighbouring cores.</p>
    <p>Is there an upper bound to achievable isolation on multicore platforms?</p>
  </div>
  <div class="page">
    <p>Thermal Management in x86 Systems</p>
    <p>OS</p>
    <p>App</p>
    <p>Chipset</p>
    <p>Hard disk</p>
    <p>Processor</p>
    <p>Processor</p>
    <p>Network</p>
    <p>Recent trend towards user-centric thermal management!</p>
  </div>
  <div class="page">
    <p>Thermal Response of a CPU Intensive Application</p>
    <p>Time (s) 0 50 100 150 200</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>C0 C1 C5 C6 C7C3C2 C4</p>
  </div>
  <div class="page">
    <p>Thermal Response of a CPU Intensive Application</p>
    <p>Time (s) 0 50 100 150 200</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>start</p>
    <p>stop Application run for 100 s</p>
    <p>C0 C1 C5 C6 C7C3C2 C4</p>
  </div>
  <div class="page">
    <p>Thermal Response of a CPU Intensive Application</p>
    <p>Time (s) 0 50 100 150 200</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>start</p>
    <p>stop</p>
    <p>Exponential rise and fall of temperature.</p>
    <p>Application run for 100 s</p>
    <p>C0 C1 C5 C6 C7C3C2 C4</p>
  </div>
  <div class="page">
    <p>Thermal Response of a CPU Intensive Application</p>
    <p>Time (s) 0 50 100 150 200</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>start</p>
    <p>stop</p>
    <p>Exponential rise and fall of temperature.</p>
    <p>Remnant heat even after computation</p>
    <p>Application run for 100 s</p>
    <p>C0 C1 C5 C6 C7C3C2 C4</p>
  </div>
  <div class="page">
    <p>Effect of a Neighbours Computation</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Effect of a Neighbours Computation</p>
    <p>C0 C1 C2</p>
    <p>Time (s) 0 50 100 150 200 250</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>Core 2 Core 3 Core 4</p>
    <p>C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Effect of a Neighbours Computation</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
    <p>Time (s) 0 50 100 150 200 250</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>Core 1 Core 3 Core 5</p>
  </div>
  <div class="page">
    <p>Exploiting Thermal Behaviour</p>
    <p>Key Observations:</p>
    <p>Time (s) 0 50 100 150 200</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>There is remnant heat even after computation is completed.</p>
    <p>Time (s) 0 50 100 150 200 250</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>Core 1 Core 3 Core 5Heat propagates and affects</p>
    <p>neighbouring cores.</p>
  </div>
  <div class="page">
    <p>Exploiting Thermal Behaviour</p>
    <p>Key Observations:</p>
    <p>Time (s) 0 50 100 150 200</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>There is remnant heat even after computation is completed.</p>
    <p>Time (s) 0 50 100 150 200 250</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>Core 1 Core 3 Core 5Heat propagates and affects</p>
    <p>neighbouring cores. Implications for spatial partitioning?</p>
  </div>
  <div class="page">
    <p>Exploiting Thermal Behaviour</p>
    <p>Key Observations:</p>
    <p>Time (s) 0 50 100 150 200</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>There is remnant heat even after computation is completed.</p>
    <p>Time (s) 0 50 100 150 200 250</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>Core 1 Core 3 Core 5Heat propagates and affects</p>
    <p>neighbouring cores.</p>
    <p>Implications for temporal partitioning?</p>
    <p>Implications for spatial partitioning?</p>
  </div>
  <div class="page">
    <p>Experimental Setup</p>
    <p>C0  Intel Xeon CPU</p>
    <p>C1 C2 C7</p>
    <p>C0  Intel Xeon CPU</p>
    <p>C1 C2 C7</p>
    <p>P ro</p>
    <p>ce ss</p>
    <p>or 1</p>
    <p>P ro</p>
    <p>ce ss</p>
    <p>or 2 Intel Xeon based server</p>
    <p>consisting of two 8-core CPUs running Linux</p>
    <p>cpusets for implementing spatial and temporal partitioning.</p>
    <p>Allows runtime configuration of CPU frequency, applicationcore mapping etc.</p>
  </div>
  <div class="page">
    <p>Experimental Setup</p>
    <p>C0  Intel Xeon CPU</p>
    <p>Operating System</p>
    <p>C1 C2 C7</p>
    <p>C0  Intel Xeon CPU</p>
    <p>C1 C2 C7</p>
    <p>P ro</p>
    <p>ce ss</p>
    <p>or 1</p>
    <p>P ro</p>
    <p>ce ss</p>
    <p>or 2 Intel Xeon based server</p>
    <p>consisting of two 8-core CPUs running Linux</p>
    <p>cpusets for implementing spatial and temporal partitioning.</p>
    <p>Allows runtime configuration of CPU frequency, applicationcore mapping etc.</p>
  </div>
  <div class="page">
    <p>Experimental Setup</p>
    <p>C0  Intel Xeon CPU</p>
    <p>Operating System</p>
    <p>C1 C2 C7</p>
    <p>C0  Intel Xeon CPU</p>
    <p>C1 C2 C7</p>
    <p>P ro</p>
    <p>ce ss</p>
    <p>or 1</p>
    <p>P ro</p>
    <p>ce ss</p>
    <p>or 2 Intel Xeon based server</p>
    <p>consisting of two 8-core CPUs running Linux</p>
    <p>cpusets for implementing spatial and temporal partitioning.</p>
    <p>Allows runtime configuration of CPU frequency, applicationcore mapping etc.</p>
    <p>source sink</p>
  </div>
  <div class="page">
    <p>Overcoming Spatial Partitioning</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Overcoming Spatial Partitioning</p>
    <p>busy</p>
    <p>idle</p>
    <p>time</p>
    <p>CPU activity at Core 3</p>
    <p>Ts</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Overcoming Spatial Partitioning</p>
    <p>busy</p>
    <p>idle</p>
    <p>time</p>
    <p>CPU activity at Core 3</p>
    <p>Ts</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Overcoming Spatial Partitioning</p>
    <p>busy</p>
    <p>idle</p>
    <p>time</p>
    <p>CPU activity at Core 3</p>
    <p>Ts time</p>
    <p>Temperature at Core 2</p>
    <p>Te m</p>
    <p>p (</p>
    <p>C ) 1 0 01 1</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Overcoming Spatial Partitioning</p>
    <p>busy</p>
    <p>idle</p>
    <p>time</p>
    <p>CPU activity at Core 3</p>
    <p>Ts time</p>
    <p>Temperature at Core 2</p>
    <p>Te m</p>
    <p>p (</p>
    <p>C ) 1 0 01 1</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Spatial Partitioning: Error and Throughput Results</p>
    <p>Time (s) 0 5 10 15 20 25</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
  </div>
  <div class="page">
    <p>Spatial Partitioning: Error and Throughput Results</p>
    <p>Time (s) 0 5 10 15 20 25</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
    <p>Ts = 750 ms  11% errors over 1000 bits  Achievable throughput with error</p>
    <p>correction: 0.33 bps</p>
    <p>Ts</p>
  </div>
  <div class="page">
    <p>Spatial Partitioning: Error and Throughput Results</p>
    <p>Time (s) 0 5 10 15 20 25</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
    <p>Ts = 750 ms  11% errors over 1000 bits  Achievable throughput with error</p>
    <p>correction: 0.33 bps</p>
    <p>Credit card details can be transmitted in 4 min</p>
    <p>Ts</p>
  </div>
  <div class="page">
    <p>Overcoming Temporal Partitioning</p>
    <p>C</p>
    <p>(busy) (idle) (busy)</p>
    <p>time</p>
    <p>time</p>
    <p>Te m</p>
    <p>p (</p>
    <p>C )</p>
  </div>
  <div class="page">
    <p>Overcoming Temporal Partitioning</p>
    <p>C</p>
    <p>(busy) (idle) (busy)</p>
    <p>time</p>
    <p>time</p>
    <p>Te m</p>
    <p>p (</p>
    <p>C )</p>
  </div>
  <div class="page">
    <p>Temporal Partitioning: Errors and Throughput Results</p>
    <p>Time (s) 2.55 2.6 2.65</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>7% errors over 1000 bits  Achievable throughput with error</p>
    <p>correction: 12.5 bps</p>
    <p>Ts</p>
  </div>
  <div class="page">
    <p>Temporal Partitioning: Errors and Throughput Results</p>
    <p>Time (s) 2.55 2.6 2.65</p>
    <p>T em</p>
    <p>pe ra</p>
    <p>tu re</p>
    <p>( C</p>
    <p>)</p>
    <p>7% errors over 1000 bits  Achievable throughput with error</p>
    <p>correction: 12.5 bps</p>
    <p>Credit card details can be transmitted in 5 sec</p>
    <p>Ts</p>
  </div>
  <div class="page">
    <p>Countermeasures</p>
    <p>time-slice</p>
    <p>Separate processes temporally and spatially</p>
  </div>
  <div class="page">
    <p>Countermeasures</p>
    <p>time-slice</p>
    <p>C0 C1 C2 C3</p>
    <p>Separate processes temporally and spatially</p>
  </div>
  <div class="page">
    <p>Countermeasures</p>
    <p>time-slice</p>
    <p>C0 C1 C2 C3</p>
    <p>Separate processes temporally and spatially</p>
    <p>Waste of resources</p>
  </div>
  <div class="page">
    <p>Countermeasures</p>
    <p>time-slice</p>
    <p>C0 C1 C2 C3</p>
    <p>SW</p>
    <p>Separate processes temporally and spatially</p>
    <p>Waste of resources</p>
  </div>
  <div class="page">
    <p>Countermeasures</p>
    <p>time-slice</p>
    <p>C0 C1 C2 C3</p>
    <p>SW</p>
    <p>Separate processes temporally and spatially</p>
    <p>Restrict application access to thermal sensors</p>
    <p>Waste of resources</p>
  </div>
  <div class="page">
    <p>Countermeasures</p>
    <p>time-slice</p>
    <p>C0 C1 C2 C3</p>
    <p>SW</p>
    <p>Separate processes temporally and spatially</p>
    <p>Restrict application access to thermal sensors</p>
    <p>Waste of resources</p>
    <p>Thermal data is the key to building thermal-aware systems</p>
  </div>
  <div class="page">
    <p>Application Identification based on Thermal Traces</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
    <p>Is it possible for an attacker to exfiltrate information regarding the application running on core 3 by just observing its own cores thermal</p>
    <p>trace?</p>
  </div>
  <div class="page">
    <p>Application Identification based on Thermal Traces</p>
    <p>C0 C1 C2 C4 C5 C6 C7C3</p>
    <p>Is it possible for an attacker to exfiltrate information regarding the application running on core 3 by just observing its own cores thermal</p>
    <p>trace?</p>
    <p>Will more advanced metrics such as thermal models, machine learning based classifiers</p>
    <p>result more fine-grained data extraction? (e.g., secret keys)</p>
  </div>
  <div class="page">
    <p>Summary</p>
    <p>We demonstrated how thermal channels can be exploited to circumvent strong isolation guarantees provided by spatial and temporal resource partitioning schemes.</p>
    <p>Our work points to the limitation in the isolation guarantees achievable in modern multicore systems.</p>
    <p>Given the trend towards energy efficient computing, our work highlights the tension between designing thermallyaware energy efficient systems and their security guarantees.</p>
  </div>
  <div class="page">
    <p>Summary</p>
    <p>We demonstrated how thermal channels can be exploited to circumvent strong isolation guarantees provided by spatial and temporal resource partitioning schemes.</p>
    <p>Our work points to the limitation in the isolation guarantees achievable in modern multicore systems.</p>
    <p>Given the trend towards energy efficient computing, our work highlights the tension between designing thermallyaware energy efficient systems and their security guarantees.</p>
    <p>email: aanjhan@inf.ethz.ch</p>
  </div>
</Presentation>
