
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011234 <.init>:
   11234:	push	{r3, lr}
   11238:	bl	1342c <ftello64@plt+0x1ddc>
   1123c:	pop	{r3, pc}

Disassembly of section .plt:

00011240 <pthread_mutex_unlock@plt-0x14>:
   11240:	push	{lr}		; (str lr, [sp, #-4]!)
   11244:	ldr	lr, [pc, #4]	; 11250 <pthread_mutex_unlock@plt-0x4>
   11248:	add	lr, pc, lr
   1124c:	ldr	pc, [lr, #8]!
   11250:			; <UNDEFINED> instruction: 0x00023db0

00011254 <pthread_mutex_unlock@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #143360	; 0x23000
   1125c:	ldr	pc, [ip, #3504]!	; 0xdb0

00011260 <calloc@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #143360	; 0x23000
   11268:	ldr	pc, [ip, #3496]!	; 0xda8

0001126c <fputs_unlocked@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #143360	; 0x23000
   11274:	ldr	pc, [ip, #3488]!	; 0xda0

00011278 <wctype@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #143360	; 0x23000
   11280:	ldr	pc, [ip, #3480]!	; 0xd98

00011284 <wcrtomb@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #143360	; 0x23000
   1128c:	ldr	pc, [ip, #3472]!	; 0xd90

00011290 <iconv_close@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #143360	; 0x23000
   11298:	ldr	pc, [ip, #3464]!	; 0xd88

0001129c <iswctype@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #143360	; 0x23000
   112a4:	ldr	pc, [ip, #3456]!	; 0xd80

000112a8 <iconv@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #143360	; 0x23000
   112b0:	ldr	pc, [ip, #3448]!	; 0xd78

000112b4 <strcmp@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #143360	; 0x23000
   112bc:	ldr	pc, [ip, #3440]!	; 0xd70

000112c0 <pthread_mutex_destroy@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #143360	; 0x23000
   112c8:	ldr	pc, [ip, #3432]!	; 0xd68

000112cc <fflush@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #143360	; 0x23000
   112d4:	ldr	pc, [ip, #3424]!	; 0xd60

000112d8 <wcwidth@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #143360	; 0x23000
   112e0:	ldr	pc, [ip, #3416]!	; 0xd58

000112e4 <memmove@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #143360	; 0x23000
   112ec:	ldr	pc, [ip, #3408]!	; 0xd50

000112f0 <free@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #143360	; 0x23000
   112f8:	ldr	pc, [ip, #3400]!	; 0xd48

000112fc <pthread_mutex_lock@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #143360	; 0x23000
   11304:	ldr	pc, [ip, #3392]!	; 0xd40

00011308 <ferror@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #143360	; 0x23000
   11310:	ldr	pc, [ip, #3384]!	; 0xd38

00011314 <_exit@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #143360	; 0x23000
   1131c:	ldr	pc, [ip, #3376]!	; 0xd30

00011320 <memcpy@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #143360	; 0x23000
   11328:	ldr	pc, [ip, #3368]!	; 0xd28

0001132c <tolower@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #143360	; 0x23000
   11334:	ldr	pc, [ip, #3360]!	; 0xd20

00011338 <pthread_mutex_init@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #143360	; 0x23000
   11340:	ldr	pc, [ip, #3352]!	; 0xd18

00011344 <towlower@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #143360	; 0x23000
   1134c:	ldr	pc, [ip, #3344]!	; 0xd10

00011350 <mbsinit@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #143360	; 0x23000
   11358:	ldr	pc, [ip, #3336]!	; 0xd08

0001135c <memcmp@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #143360	; 0x23000
   11364:	ldr	pc, [ip, #3328]!	; 0xd00

00011368 <stpcpy@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #143360	; 0x23000
   11370:	ldr	pc, [ip, #3320]!	; 0xcf8

00011374 <fputc_unlocked@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #143360	; 0x23000
   1137c:	ldr	pc, [ip, #3312]!	; 0xcf0

00011380 <dcgettext@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #143360	; 0x23000
   11388:	ldr	pc, [ip, #3304]!	; 0xce8

0001138c <strdup@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #143360	; 0x23000
   11394:	ldr	pc, [ip, #3296]!	; 0xce0

00011398 <dup2@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #143360	; 0x23000
   113a0:	ldr	pc, [ip, #3288]!	; 0xcd8

000113a4 <realloc@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #143360	; 0x23000
   113ac:	ldr	pc, [ip, #3280]!	; 0xcd0

000113b0 <textdomain@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #143360	; 0x23000
   113b8:	ldr	pc, [ip, #3272]!	; 0xcc8

000113bc <iswcntrl@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #143360	; 0x23000
   113c4:	ldr	pc, [ip, #3264]!	; 0xcc0

000113c8 <iswprint@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #143360	; 0x23000
   113d0:	ldr	pc, [ip, #3256]!	; 0xcb8

000113d4 <__fxstat64@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #143360	; 0x23000
   113dc:	ldr	pc, [ip, #3248]!	; 0xcb0

000113e0 <lseek64@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #143360	; 0x23000
   113e8:	ldr	pc, [ip, #3240]!	; 0xca8

000113ec <__ctype_get_mb_cur_max@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #143360	; 0x23000
   113f4:	ldr	pc, [ip, #3232]!	; 0xca0

000113f8 <fread@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #143360	; 0x23000
   11400:	ldr	pc, [ip, #3224]!	; 0xc98

00011404 <__fpending@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #143360	; 0x23000
   1140c:	ldr	pc, [ip, #3216]!	; 0xc90

00011410 <ferror_unlocked@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #143360	; 0x23000
   11418:	ldr	pc, [ip, #3208]!	; 0xc88

0001141c <mbrtowc@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #143360	; 0x23000
   11424:	ldr	pc, [ip, #3200]!	; 0xc80

00011428 <error@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #143360	; 0x23000
   11430:	ldr	pc, [ip, #3192]!	; 0xc78

00011434 <open64@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #143360	; 0x23000
   1143c:	ldr	pc, [ip, #3184]!	; 0xc70

00011440 <malloc@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #143360	; 0x23000
   11448:	ldr	pc, [ip, #3176]!	; 0xc68

0001144c <iconv_open@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #143360	; 0x23000
   11454:	ldr	pc, [ip, #3168]!	; 0xc60

00011458 <__libc_start_main@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #143360	; 0x23000
   11460:	ldr	pc, [ip, #3160]!	; 0xc58

00011464 <__freading@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #143360	; 0x23000
   1146c:	ldr	pc, [ip, #3152]!	; 0xc50

00011470 <__gmon_start__@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #143360	; 0x23000
   11478:	ldr	pc, [ip, #3144]!	; 0xc48

0001147c <freopen64@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #143360	; 0x23000
   11484:	ldr	pc, [ip, #3136]!	; 0xc40

00011488 <getopt_long@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #143360	; 0x23000
   11490:	ldr	pc, [ip, #3128]!	; 0xc38

00011494 <__ctype_b_loc@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #143360	; 0x23000
   1149c:	ldr	pc, [ip, #3120]!	; 0xc30

000114a0 <exit@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #143360	; 0x23000
   114a8:	ldr	pc, [ip, #3112]!	; 0xc28

000114ac <iswspace@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #143360	; 0x23000
   114b4:	ldr	pc, [ip, #3104]!	; 0xc20

000114b8 <strlen@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #143360	; 0x23000
   114c0:	ldr	pc, [ip, #3096]!	; 0xc18

000114c4 <strchr@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #143360	; 0x23000
   114cc:	ldr	pc, [ip, #3088]!	; 0xc10

000114d0 <__errno_location@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #143360	; 0x23000
   114d8:	ldr	pc, [ip, #3080]!	; 0xc08

000114dc <iswalnum@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #143360	; 0x23000
   114e4:	ldr	pc, [ip, #3072]!	; 0xc00

000114e8 <__sprintf_chk@plt>:
   114e8:	add	ip, pc, #0, 12
   114ec:	add	ip, ip, #143360	; 0x23000
   114f0:	ldr	pc, [ip, #3064]!	; 0xbf8

000114f4 <__cxa_atexit@plt>:
   114f4:	add	ip, pc, #0, 12
   114f8:	add	ip, ip, #143360	; 0x23000
   114fc:	ldr	pc, [ip, #3056]!	; 0xbf0

00011500 <setvbuf@plt>:
   11500:	add	ip, pc, #0, 12
   11504:	add	ip, ip, #143360	; 0x23000
   11508:	ldr	pc, [ip, #3048]!	; 0xbe8

0001150c <memset@plt>:
   1150c:	add	ip, pc, #0, 12
   11510:	add	ip, ip, #143360	; 0x23000
   11514:	ldr	pc, [ip, #3040]!	; 0xbe0

00011518 <btowc@plt>:
   11518:	add	ip, pc, #0, 12
   1151c:	add	ip, ip, #143360	; 0x23000
   11520:	ldr	pc, [ip, #3032]!	; 0xbd8

00011524 <__printf_chk@plt>:
   11524:	add	ip, pc, #0, 12
   11528:	add	ip, ip, #143360	; 0x23000
   1152c:	ldr	pc, [ip, #3024]!	; 0xbd0

00011530 <fileno@plt>:
   11530:	add	ip, pc, #0, 12
   11534:	add	ip, ip, #143360	; 0x23000
   11538:	ldr	pc, [ip, #3016]!	; 0xbc8

0001153c <__fprintf_chk@plt>:
   1153c:	add	ip, pc, #0, 12
   11540:	add	ip, ip, #143360	; 0x23000
   11544:	ldr	pc, [ip, #3008]!	; 0xbc0

00011548 <memchr@plt>:
   11548:	add	ip, pc, #0, 12
   1154c:	add	ip, ip, #143360	; 0x23000
   11550:	ldr	pc, [ip, #3000]!	; 0xbb8

00011554 <strtoimax@plt>:
   11554:	add	ip, pc, #0, 12
   11558:	add	ip, ip, #143360	; 0x23000
   1155c:	ldr	pc, [ip, #2992]!	; 0xbb0

00011560 <fclose@plt>:
   11560:	add	ip, pc, #0, 12
   11564:	add	ip, ip, #143360	; 0x23000
   11568:	ldr	pc, [ip, #2984]!	; 0xba8

0001156c <strnlen@plt>:
   1156c:	add	ip, pc, #0, 12
   11570:	add	ip, ip, #143360	; 0x23000
   11574:	ldr	pc, [ip, #2976]!	; 0xba0

00011578 <fseeko64@plt>:
   11578:	add	ip, pc, #0, 12
   1157c:	add	ip, ip, #143360	; 0x23000
   11580:	ldr	pc, [ip, #2968]!	; 0xb98

00011584 <setlocale@plt>:
   11584:	add	ip, pc, #0, 12
   11588:	add	ip, ip, #143360	; 0x23000
   1158c:	ldr	pc, [ip, #2960]!	; 0xb90

00011590 <toupper@plt>:
   11590:	add	ip, pc, #0, 12
   11594:	add	ip, ip, #143360	; 0x23000
   11598:	ldr	pc, [ip, #2952]!	; 0xb88

0001159c <__explicit_bzero_chk@plt>:
   1159c:	add	ip, pc, #0, 12
   115a0:	add	ip, ip, #143360	; 0x23000
   115a4:	ldr	pc, [ip, #2944]!	; 0xb80

000115a8 <strrchr@plt>:
   115a8:	add	ip, pc, #0, 12
   115ac:	add	ip, ip, #143360	; 0x23000
   115b0:	ldr	pc, [ip, #2936]!	; 0xb78

000115b4 <nl_langinfo@plt>:
   115b4:	add	ip, pc, #0, 12
   115b8:	add	ip, ip, #143360	; 0x23000
   115bc:	ldr	pc, [ip, #2928]!	; 0xb70

000115c0 <clearerr_unlocked@plt>:
   115c0:	add	ip, pc, #0, 12
   115c4:	add	ip, ip, #143360	; 0x23000
   115c8:	ldr	pc, [ip, #2920]!	; 0xb68

000115cc <fopen64@plt>:
   115cc:	add	ip, pc, #0, 12
   115d0:	add	ip, ip, #143360	; 0x23000
   115d4:	ldr	pc, [ip, #2912]!	; 0xb60

000115d8 <qsort@plt>:
   115d8:	add	ip, pc, #0, 12
   115dc:	add	ip, ip, #143360	; 0x23000
   115e0:	ldr	pc, [ip, #2904]!	; 0xb58

000115e4 <bindtextdomain@plt>:
   115e4:	add	ip, pc, #0, 12
   115e8:	add	ip, ip, #143360	; 0x23000
   115ec:	ldr	pc, [ip, #2896]!	; 0xb50

000115f0 <towupper@plt>:
   115f0:	add	ip, pc, #0, 12
   115f4:	add	ip, ip, #143360	; 0x23000
   115f8:	ldr	pc, [ip, #2888]!	; 0xb48

000115fc <fputs@plt>:
   115fc:	add	ip, pc, #0, 12
   11600:	add	ip, ip, #143360	; 0x23000
   11604:	ldr	pc, [ip, #2880]!	; 0xb40

00011608 <strncmp@plt>:
   11608:	add	ip, pc, #0, 12
   1160c:	add	ip, ip, #143360	; 0x23000
   11610:	ldr	pc, [ip, #2872]!	; 0xb38

00011614 <abort@plt>:
   11614:	add	ip, pc, #0, 12
   11618:	add	ip, ip, #143360	; 0x23000
   1161c:	ldr	pc, [ip, #2864]!	; 0xb30

00011620 <close@plt>:
   11620:	add	ip, pc, #0, 12
   11624:	add	ip, ip, #143360	; 0x23000
   11628:	ldr	pc, [ip, #2856]!	; 0xb28

0001162c <putchar_unlocked@plt>:
   1162c:	add	ip, pc, #0, 12
   11630:	add	ip, ip, #143360	; 0x23000
   11634:	ldr	pc, [ip, #2848]!	; 0xb20

00011638 <__assert_fail@plt>:
   11638:	add	ip, pc, #0, 12
   1163c:	add	ip, ip, #143360	; 0x23000
   11640:	ldr	pc, [ip, #2840]!	; 0xb18

00011644 <putc_unlocked@plt>:
   11644:	add	ip, pc, #0, 12
   11648:	add	ip, ip, #143360	; 0x23000
   1164c:	ldr	pc, [ip, #2832]!	; 0xb10

00011650 <ftello64@plt>:
   11650:	add	ip, pc, #0, 12
   11654:	add	ip, ip, #143360	; 0x23000
   11658:	ldr	pc, [ip, #2824]!	; 0xb08

Disassembly of section .text:

0001165c <.text>:
   1165c:	push	{r4, lr}
   11660:	bl	114d0 <__errno_location@plt>
   11664:	mov	r3, #12
   11668:	str	r3, [r0]
   1166c:	mov	r0, #0
   11670:	pop	{r4, pc}
   11674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11678:	mov	r5, r0
   1167c:	sub	sp, sp, #108	; 0x6c
   11680:	mov	r4, r1
   11684:	ldr	r0, [r1]
   11688:	bl	14480 <ftello64@plt+0x2e30>
   1168c:	ldr	r1, [pc, #3940]	; 125f8 <ftello64@plt+0xfa8>
   11690:	mov	r0, #6
   11694:	bl	11584 <setlocale@plt>
   11698:	ldr	r1, [pc, #3932]	; 125fc <ftello64@plt+0xfac>
   1169c:	ldr	r0, [pc, #3932]	; 12600 <ftello64@plt+0xfb0>
   116a0:	bl	115e4 <bindtextdomain@plt>
   116a4:	ldr	r0, [pc, #3924]	; 12600 <ftello64@plt+0xfb0>
   116a8:	bl	113b0 <textdomain@plt>
   116ac:	ldr	r0, [pc, #3920]	; 12604 <ftello64@plt+0xfb4>
   116b0:	ldr	r7, [pc, #3920]	; 12608 <ftello64@plt+0xfb8>
   116b4:	bl	23b34 <ftello64@plt+0x124e4>
   116b8:	mov	r6, #0
   116bc:	ldr	r3, [pc, #3912]	; 1260c <ftello64@plt+0xfbc>
   116c0:	mov	r1, r4
   116c4:	mov	r0, r5
   116c8:	str	r6, [sp]
   116cc:	ldr	r2, [pc, #3900]	; 12610 <ftello64@plt+0xfc0>
   116d0:	bl	11488 <getopt_long@plt>
   116d4:	cmn	r0, #1
   116d8:	bne	1178c <ftello64@plt+0x13c>
   116dc:	ldr	r8, [pc, #3888]	; 12614 <ftello64@plt+0xfc4>
   116e0:	ldr	r7, [pc, #3888]	; 12618 <ftello64@plt+0xfc8>
   116e4:	ldr	r0, [r8]
   116e8:	cmp	r0, r5
   116ec:	bne	11ab8 <ftello64@plt+0x468>
   116f0:	mov	r0, #4
   116f4:	bl	2184c <ftello64@plt+0x101fc>
   116f8:	str	r0, [r7, #1124]	; 0x464
   116fc:	mov	r0, #8
   11700:	bl	2184c <ftello64@plt+0x101fc>
   11704:	str	r0, [r7, #1128]	; 0x468
   11708:	mov	r0, #8
   1170c:	bl	2184c <ftello64@plt+0x101fc>
   11710:	mov	r3, #1
   11714:	str	r0, [r7, #1132]	; 0x46c
   11718:	str	r3, [r7, #1136]	; 0x470
   1171c:	ldr	r3, [r7, #1124]	; 0x464
   11720:	str	r6, [r3]
   11724:	ldr	r3, [r7, #532]	; 0x214
   11728:	cmp	r3, #0
   1172c:	bne	11748 <ftello64@plt+0xf8>
   11730:	ldr	r3, [pc, #3932]	; 12694 <ftello64@plt+0x1044>
   11734:	ldrb	r3, [r3]
   11738:	cmp	r3, #0
   1173c:	movne	r3, #1
   11740:	moveq	r3, #2
   11744:	str	r3, [r7, #532]	; 0x214
   11748:	ldrb	r3, [r7]
   1174c:	cmp	r3, #0
   11750:	bne	11c78 <ftello64@plt+0x628>
   11754:	ldr	r3, [r7, #540]	; 0x21c
   11758:	cmp	r3, #0
   1175c:	bne	11c9c <ftello64@plt+0x64c>
   11760:	ldr	r3, [pc, #3884]	; 12694 <ftello64@plt+0x1044>
   11764:	ldrb	r3, [r3]
   11768:	cmp	r3, #0
   1176c:	beq	11780 <ftello64@plt+0x130>
   11770:	ldrb	r3, [r7, #528]	; 0x210
   11774:	cmp	r3, #0
   11778:	ldreq	r3, [pc, #3740]	; 1261c <ftello64@plt+0xfcc>
   1177c:	beq	11784 <ftello64@plt+0x134>
   11780:	ldr	r3, [pc, #3736]	; 12620 <ftello64@plt+0xfd0>
   11784:	str	r3, [r7, #540]	; 0x21c
   11788:	b	11cac <ftello64@plt+0x65c>
   1178c:	cmp	r0, #83	; 0x53
   11790:	beq	11a00 <ftello64@plt+0x3b0>
   11794:	bgt	11820 <ftello64@plt+0x1d0>
   11798:	cmp	r0, #70	; 0x46
   1179c:	beq	119c8 <ftello64@plt+0x378>
   117a0:	bgt	117e0 <ftello64@plt+0x190>
   117a4:	cmn	r0, #2
   117a8:	beq	11a74 <ftello64@plt+0x424>
   117ac:	bgt	117c0 <ftello64@plt+0x170>
   117b0:	cmn	r0, #3
   117b4:	beq	11a7c <ftello64@plt+0x42c>
   117b8:	mov	r0, #1
   117bc:	b	11a78 <ftello64@plt+0x428>
   117c0:	cmp	r0, #10
   117c4:	ldr	r6, [pc, #3660]	; 12618 <ftello64@plt+0xfc8>
   117c8:	mov	r3, #1
   117cc:	beq	11a38 <ftello64@plt+0x3e8>
   117d0:	cmp	r0, #65	; 0x41
   117d4:	bne	117b8 <ftello64@plt+0x168>
   117d8:	strb	r3, [r6, #529]	; 0x211
   117dc:	b	116b8 <ftello64@plt+0x68>
   117e0:	cmp	r0, #77	; 0x4d
   117e4:	beq	119e0 <ftello64@plt+0x390>
   117e8:	bgt	11800 <ftello64@plt+0x1b0>
   117ec:	cmp	r0, #71	; 0x47
   117f0:	bne	117b8 <ftello64@plt+0x168>
   117f4:	ldr	r3, [pc, #3736]	; 12694 <ftello64@plt+0x1044>
   117f8:	strb	r6, [r3]
   117fc:	b	116b8 <ftello64@plt+0x68>
   11800:	cmp	r0, #79	; 0x4f
   11804:	ldr	r3, [pc, #3596]	; 12618 <ftello64@plt+0xfc8>
   11808:	beq	119f4 <ftello64@plt+0x3a4>
   1180c:	cmp	r0, #82	; 0x52
   11810:	bne	117b8 <ftello64@plt+0x168>
   11814:	mov	r2, #1
   11818:	strb	r2, [r3, #536]	; 0x218
   1181c:	b	116b8 <ftello64@plt+0x68>
   11820:	cmp	r0, #103	; 0x67
   11824:	beq	11914 <ftello64@plt+0x2c4>
   11828:	bgt	1186c <ftello64@plt+0x21c>
   1182c:	cmp	r0, #87	; 0x57
   11830:	ldr	r6, [pc, #3552]	; 12618 <ftello64@plt+0xfc8>
   11834:	beq	11a14 <ftello64@plt+0x3c4>
   11838:	bgt	11850 <ftello64@plt+0x200>
   1183c:	cmp	r0, #84	; 0x54
   11840:	bne	117b8 <ftello64@plt+0x168>
   11844:	mov	r3, #3
   11848:	str	r3, [r6, #532]	; 0x214
   1184c:	b	116b8 <ftello64@plt+0x68>
   11850:	cmp	r0, #98	; 0x62
   11854:	beq	11904 <ftello64@plt+0x2b4>
   11858:	cmp	r0, #102	; 0x66
   1185c:	bne	117b8 <ftello64@plt+0x168>
   11860:	mov	r3, #1
   11864:	strb	r3, [r6]
   11868:	b	116b8 <ftello64@plt+0x68>
   1186c:	cmp	r0, #114	; 0x72
   11870:	beq	119ac <ftello64@plt+0x35c>
   11874:	bgt	1189c <ftello64@plt+0x24c>
   11878:	cmp	r0, #105	; 0x69
   1187c:	ldr	r3, [pc, #3476]	; 12618 <ftello64@plt+0xfc8>
   11880:	ldr	r2, [pc, #3484]	; 12624 <ftello64@plt+0xfd4>
   11884:	beq	119a0 <ftello64@plt+0x350>
   11888:	cmp	r0, #111	; 0x6f
   1188c:	bne	117b8 <ftello64@plt+0x168>
   11890:	ldr	r2, [r2]
   11894:	str	r2, [r3, #524]	; 0x20c
   11898:	b	116b8 <ftello64@plt+0x68>
   1189c:	cmp	r0, #116	; 0x74
   118a0:	beq	116bc <ftello64@plt+0x6c>
   118a4:	cmp	r0, #119	; 0x77
   118a8:	bne	117b8 <ftello64@plt+0x168>
   118ac:	ldr	r3, [pc, #3396]	; 125f8 <ftello64@plt+0xfa8>
   118b0:	mov	r2, #0
   118b4:	mov	r1, r2
   118b8:	ldr	r6, [pc, #3428]	; 12624 <ftello64@plt+0xfd4>
   118bc:	str	r3, [sp]
   118c0:	add	r3, sp, #80	; 0x50
   118c4:	ldr	r0, [r6]
   118c8:	bl	21c98 <ftello64@plt+0x10648>
   118cc:	cmp	r0, #0
   118d0:	bne	118f8 <ftello64@plt+0x2a8>
   118d4:	ldr	r3, [sp, #80]	; 0x50
   118d8:	mov	r1, #0
   118dc:	mvn	r0, #-2147483647	; 0x80000001
   118e0:	ldr	r2, [sp, #84]	; 0x54
   118e4:	subs	r8, r3, #1
   118e8:	sbc	r9, r2, #0
   118ec:	cmp	r9, r1
   118f0:	cmpeq	r8, r0
   118f4:	bls	119bc <ftello64@plt+0x36c>
   118f8:	mov	r2, #5
   118fc:	ldr	r1, [pc, #3364]	; 12628 <ftello64@plt+0xfd8>
   11900:	b	1196c <ftello64@plt+0x31c>
   11904:	ldr	r3, [pc, #3352]	; 12624 <ftello64@plt+0xfd4>
   11908:	ldr	r3, [r3]
   1190c:	str	r3, [r6, #516]	; 0x204
   11910:	b	116b8 <ftello64@plt+0x68>
   11914:	ldr	r3, [pc, #3292]	; 125f8 <ftello64@plt+0xfa8>
   11918:	mov	r2, #0
   1191c:	mov	r1, r2
   11920:	ldr	r6, [pc, #3324]	; 12624 <ftello64@plt+0xfd4>
   11924:	str	r3, [sp]
   11928:	add	r3, sp, #80	; 0x50
   1192c:	ldr	r0, [r6]
   11930:	bl	21c98 <ftello64@plt+0x10648>
   11934:	cmp	r0, #0
   11938:	bne	11964 <ftello64@plt+0x314>
   1193c:	ldr	r3, [sp, #80]	; 0x50
   11940:	mov	r1, #0
   11944:	mvn	r0, #-2147483647	; 0x80000001
   11948:	subs	r2, r3, #1
   1194c:	mov	sl, r2
   11950:	ldr	r2, [sp, #84]	; 0x54
   11954:	sbc	r2, r2, #0
   11958:	cmp	r2, r1
   1195c:	cmpeq	sl, r0
   11960:	bls	11994 <ftello64@plt+0x344>
   11964:	ldr	r1, [pc, #3264]	; 1262c <ftello64@plt+0xfdc>
   11968:	mov	r2, #5
   1196c:	mov	r0, #0
   11970:	bl	11380 <dcgettext@plt>
   11974:	mov	r4, r0
   11978:	ldr	r0, [r6]
   1197c:	bl	15fd8 <ftello64@plt+0x4988>
   11980:	mov	r3, r0
   11984:	mov	r2, r4
   11988:	mov	r1, #0
   1198c:	mov	r0, #1
   11990:	bl	11428 <error@plt>
   11994:	ldr	r2, [pc, #3320]	; 12694 <ftello64@plt+0x1044>
   11998:	str	r3, [r2, #4]
   1199c:	b	116b8 <ftello64@plt+0x68>
   119a0:	ldr	r2, [r2]
   119a4:	str	r2, [r3, #520]	; 0x208
   119a8:	b	116b8 <ftello64@plt+0x68>
   119ac:	ldr	r3, [pc, #3172]	; 12618 <ftello64@plt+0xfc8>
   119b0:	mov	r2, #1
   119b4:	strb	r2, [r3, #528]	; 0x210
   119b8:	b	116b8 <ftello64@plt+0x68>
   119bc:	ldr	r2, [pc, #3280]	; 12694 <ftello64@plt+0x1044>
   119c0:	str	r3, [r2, #8]
   119c4:	b	116b8 <ftello64@plt+0x68>
   119c8:	ldr	r3, [pc, #3156]	; 12624 <ftello64@plt+0xfd4>
   119cc:	ldr	r0, [r3]
   119d0:	ldr	r3, [pc, #3260]	; 12694 <ftello64@plt+0x1044>
   119d4:	str	r0, [r3, #12]
   119d8:	bl	13618 <ftello64@plt+0x1fc8>
   119dc:	b	116b8 <ftello64@plt+0x68>
   119e0:	ldr	r3, [pc, #3132]	; 12624 <ftello64@plt+0xfd4>
   119e4:	ldr	r2, [r3]
   119e8:	ldr	r3, [pc, #3236]	; 12694 <ftello64@plt+0x1044>
   119ec:	str	r2, [r3, #16]
   119f0:	b	116b8 <ftello64@plt+0x68>
   119f4:	mov	r2, #2
   119f8:	str	r2, [r3, #532]	; 0x214
   119fc:	b	116b8 <ftello64@plt+0x68>
   11a00:	ldr	r3, [pc, #3100]	; 12624 <ftello64@plt+0xfd4>
   11a04:	ldr	r0, [r3]
   11a08:	ldr	r3, [pc, #3080]	; 12618 <ftello64@plt+0xfc8>
   11a0c:	str	r0, [r3, #540]	; 0x21c
   11a10:	b	119d8 <ftello64@plt+0x388>
   11a14:	ldr	r3, [pc, #3080]	; 12624 <ftello64@plt+0xfd4>
   11a18:	ldr	r0, [r3]
   11a1c:	str	r0, [r6, #832]	; 0x340
   11a20:	bl	13618 <ftello64@plt+0x1fc8>
   11a24:	ldr	r3, [r6, #832]	; 0x340
   11a28:	ldrb	r3, [r3]
   11a2c:	cmp	r3, #0
   11a30:	streq	r3, [r6, #832]	; 0x340
   11a34:	b	116b8 <ftello64@plt+0x68>
   11a38:	str	r3, [sp, #8]
   11a3c:	ldr	r3, [pc, #3052]	; 12630 <ftello64@plt+0xfe0>
   11a40:	ldr	r1, [pc, #3036]	; 12624 <ftello64@plt+0xfd4>
   11a44:	ldr	r0, [pc, #3048]	; 12634 <ftello64@plt+0xfe4>
   11a48:	ldr	r3, [r3]
   11a4c:	str	r3, [sp, #4]
   11a50:	mov	r3, #4
   11a54:	str	r3, [sp]
   11a58:	ldr	r3, [pc, #3032]	; 12638 <ftello64@plt+0xfe8>
   11a5c:	ldr	r1, [r1]
   11a60:	add	r2, r3, #8
   11a64:	bl	140f4 <ftello64@plt+0x2aa4>
   11a68:	add	r0, r7, r0, lsl #2
   11a6c:	ldr	r3, [r0, #56]	; 0x38
   11a70:	b	11848 <ftello64@plt+0x1f8>
   11a74:	mov	r0, #0
   11a78:	bl	13ba0 <ftello64@plt+0x2550>
   11a7c:	ldr	r3, [pc, #3120]	; 126b4 <ftello64@plt+0x1064>
   11a80:	ldr	r1, [pc, #2996]	; 1263c <ftello64@plt+0xfec>
   11a84:	ldr	r0, [pc, #2996]	; 12640 <ftello64@plt+0xff0>
   11a88:	ldr	r4, [r3]
   11a8c:	ldr	r3, [pc, #2992]	; 12644 <ftello64@plt+0xff4>
   11a90:	ldr	r5, [r3]
   11a94:	bl	14818 <ftello64@plt+0x31c8>
   11a98:	ldr	r2, [pc, #2984]	; 12648 <ftello64@plt+0xff8>
   11a9c:	stm	sp, {r0, r6}
   11aa0:	mov	r0, r4
   11aa4:	ldr	r1, [pc, #2976]	; 1264c <ftello64@plt+0xffc>
   11aa8:	mov	r3, r5
   11aac:	bl	21784 <ftello64@plt+0x10134>
   11ab0:	mov	r0, #0
   11ab4:	bl	114a0 <exit@plt>
   11ab8:	ldr	r3, [pc, #3028]	; 12694 <ftello64@plt+0x1044>
   11abc:	ldrb	r3, [r3]
   11ac0:	cmp	r3, #0
   11ac4:	beq	11b64 <ftello64@plt+0x514>
   11ac8:	sub	r0, r5, r0
   11acc:	mov	r1, #4
   11ad0:	mov	r6, #0
   11ad4:	str	r0, [r7, #1136]	; 0x470
   11ad8:	mov	fp, r6
   11adc:	bl	2190c <ftello64@plt+0x102bc>
   11ae0:	mov	r1, #8
   11ae4:	str	r0, [r7, #1124]	; 0x464
   11ae8:	ldr	r0, [r7, #1136]	; 0x470
   11aec:	bl	2190c <ftello64@plt+0x102bc>
   11af0:	mov	r1, #8
   11af4:	str	r0, [r7, #1128]	; 0x468
   11af8:	ldr	r0, [r7, #1136]	; 0x470
   11afc:	bl	2190c <ftello64@plt+0x102bc>
   11b00:	ldr	r3, [pc, #2888]	; 12650 <ftello64@plt+0x1000>
   11b04:	str	r0, [r7, #1132]	; 0x46c
   11b08:	ldr	r9, [r7, #1124]	; 0x464
   11b0c:	ldr	sl, [r7, #1136]	; 0x470
   11b10:	cmp	sl, r6
   11b14:	ble	11724 <ftello64@plt+0xd4>
   11b18:	ldr	r5, [r8]
   11b1c:	ldr	r2, [r4, r5, lsl #2]
   11b20:	ldrb	r1, [r2]
   11b24:	cmp	r1, #0
   11b28:	beq	11b50 <ftello64@plt+0x500>
   11b2c:	mov	r1, r3
   11b30:	mov	r0, r2
   11b34:	str	r2, [sp, #16]
   11b38:	bl	112b4 <strcmp@plt>
   11b3c:	ldr	r2, [sp, #16]
   11b40:	cmp	r0, #0
   11b44:	ldr	r3, [pc, #2820]	; 12650 <ftello64@plt+0x1000>
   11b48:	strne	r2, [r9, r6, lsl #2]
   11b4c:	bne	11b54 <ftello64@plt+0x504>
   11b50:	str	fp, [r9, r6, lsl #2]
   11b54:	add	r5, r5, #1
   11b58:	add	r6, r6, #1
   11b5c:	str	r5, [r8]
   11b60:	b	11b10 <ftello64@plt+0x4c0>
   11b64:	mov	r3, #1
   11b68:	mov	r0, #4
   11b6c:	str	r3, [r7, #1136]	; 0x470
   11b70:	bl	2184c <ftello64@plt+0x101fc>
   11b74:	str	r0, [r7, #1124]	; 0x464
   11b78:	mov	r0, #8
   11b7c:	bl	2184c <ftello64@plt+0x101fc>
   11b80:	str	r0, [r7, #1128]	; 0x468
   11b84:	mov	r0, #8
   11b88:	bl	2184c <ftello64@plt+0x101fc>
   11b8c:	ldr	r6, [r8]
   11b90:	str	r0, [r7, #1132]	; 0x46c
   11b94:	ldr	sl, [r4, r6, lsl #2]
   11b98:	lsl	r9, r6, #2
   11b9c:	ldrb	r3, [sl]
   11ba0:	cmp	r3, #0
   11ba4:	beq	11bc4 <ftello64@plt+0x574>
   11ba8:	ldr	r1, [pc, #2720]	; 12650 <ftello64@plt+0x1000>
   11bac:	mov	r0, sl
   11bb0:	bl	112b4 <strcmp@plt>
   11bb4:	cmp	r0, #0
   11bb8:	ldrne	r3, [r7, #1124]	; 0x464
   11bbc:	strne	sl, [r3]
   11bc0:	bne	11bd0 <ftello64@plt+0x580>
   11bc4:	ldr	r3, [r7, #1124]	; 0x464
   11bc8:	mov	r2, #0
   11bcc:	str	r2, [r3]
   11bd0:	add	r6, r6, #1
   11bd4:	cmp	r6, r5
   11bd8:	str	r6, [r8]
   11bdc:	bge	11724 <ftello64@plt+0xd4>
   11be0:	ldr	r3, [pc, #2764]	; 126b4 <ftello64@plt+0x1064>
   11be4:	add	r9, r4, r9
   11be8:	ldr	r1, [pc, #2660]	; 12654 <ftello64@plt+0x1004>
   11bec:	ldr	r0, [r9, #4]
   11bf0:	ldr	r2, [r3]
   11bf4:	bl	14340 <ftello64@plt+0x2cf0>
   11bf8:	subs	r6, r0, #0
   11bfc:	bne	11c2c <ftello64@plt+0x5dc>
   11c00:	bl	114d0 <__errno_location@plt>
   11c04:	ldr	r3, [r8]
   11c08:	mov	r1, #3
   11c0c:	ldr	r5, [r0]
   11c10:	mov	r0, r6
   11c14:	ldr	r2, [r4, r3, lsl #2]
   11c18:	bl	15e98 <ftello64@plt+0x4848>
   11c1c:	mov	r3, r0
   11c20:	ldr	r2, [pc, #2608]	; 12658 <ftello64@plt+0x1008>
   11c24:	mov	r1, r5
   11c28:	b	1198c <ftello64@plt+0x33c>
   11c2c:	ldr	r3, [r8]
   11c30:	add	r3, r3, #1
   11c34:	cmp	r3, r5
   11c38:	str	r3, [r8]
   11c3c:	bge	11724 <ftello64@plt+0xd4>
   11c40:	mov	r2, #5
   11c44:	ldr	r1, [pc, #2576]	; 1265c <ftello64@plt+0x100c>
   11c48:	mov	r0, #0
   11c4c:	bl	11380 <dcgettext@plt>
   11c50:	ldr	r3, [r8]
   11c54:	mov	r5, r0
   11c58:	ldr	r0, [r4, r3, lsl #2]
   11c5c:	bl	15fd8 <ftello64@plt+0x4988>
   11c60:	mov	r1, #0
   11c64:	mov	r3, r0
   11c68:	mov	r2, r5
   11c6c:	mov	r0, r1
   11c70:	bl	11428 <error@plt>
   11c74:	b	117b8 <ftello64@plt+0x168>
   11c78:	ldr	r5, [pc, #2528]	; 12660 <ftello64@plt+0x1010>
   11c7c:	mov	r4, #0
   11c80:	mov	r0, r4
   11c84:	add	r4, r4, #1
   11c88:	bl	11590 <toupper@plt>
   11c8c:	cmp	r4, #256	; 0x100
   11c90:	strb	r0, [r5], #1
   11c94:	bne	11c80 <ftello64@plt+0x630>
   11c98:	b	11754 <ftello64@plt+0x104>
   11c9c:	ldrb	r3, [r3]
   11ca0:	cmp	r3, #0
   11ca4:	streq	r3, [r7, #540]	; 0x21c
   11ca8:	beq	11cb4 <ftello64@plt+0x664>
   11cac:	ldr	r0, [pc, #2480]	; 12664 <ftello64@plt+0x1014>
   11cb0:	bl	13810 <ftello64@plt+0x21c0>
   11cb4:	ldr	r3, [r7, #832]	; 0x340
   11cb8:	cmp	r3, #0
   11cbc:	beq	11f00 <ftello64@plt+0x8b0>
   11cc0:	ldr	r0, [pc, #2464]	; 12668 <ftello64@plt+0x1018>
   11cc4:	bl	13810 <ftello64@plt+0x21c0>
   11cc8:	ldr	r0, [r7, #516]	; 0x204
   11ccc:	cmp	r0, #0
   11cd0:	beq	11d1c <ftello64@plt+0x6cc>
   11cd4:	add	r1, sp, #80	; 0x50
   11cd8:	bl	138b0 <ftello64@plt+0x2260>
   11cdc:	mov	r1, #1
   11ce0:	mov	r2, #256	; 0x100
   11ce4:	ldr	r0, [pc, #2432]	; 1266c <ftello64@plt+0x101c>
   11ce8:	bl	1150c <memset@plt>
   11cec:	ldrd	r0, [sp, #80]	; 0x50
   11cf0:	mov	ip, #0
   11cf4:	mov	r3, r0
   11cf8:	cmp	r3, r1
   11cfc:	bcc	11f68 <ftello64@plt+0x918>
   11d00:	ldr	r3, [pc, #2444]	; 12694 <ftello64@plt+0x1044>
   11d04:	ldrb	r3, [r3]
   11d08:	cmp	r3, #0
   11d0c:	strbeq	r3, [r7, #1149]	; 0x47d
   11d10:	strbeq	r3, [r7, #1150]	; 0x47e
   11d14:	strbeq	r3, [r7, #1172]	; 0x494
   11d18:	bl	142a8 <ftello64@plt+0x2c58>
   11d1c:	ldr	r0, [r7, #520]	; 0x208
   11d20:	cmp	r0, #0
   11d24:	beq	11d3c <ftello64@plt+0x6ec>
   11d28:	ldr	r1, [pc, #2368]	; 12670 <ftello64@plt+0x1020>
   11d2c:	bl	1398c <ftello64@plt+0x233c>
   11d30:	ldr	r3, [r7, #1404]	; 0x57c
   11d34:	cmp	r3, #0
   11d38:	streq	r3, [r7, #520]	; 0x208
   11d3c:	ldr	r0, [r7, #524]	; 0x20c
   11d40:	cmp	r0, #0
   11d44:	beq	11d5c <ftello64@plt+0x70c>
   11d48:	ldr	r1, [pc, #2340]	; 12674 <ftello64@plt+0x1024>
   11d4c:	bl	1398c <ftello64@plt+0x233c>
   11d50:	ldr	r3, [r7, #1416]	; 0x588
   11d54:	cmp	r3, #0
   11d58:	streq	r3, [r7, #524]	; 0x20c
   11d5c:	ldr	r2, [pc, #2324]	; 12678 <ftello64@plt+0x1028>
   11d60:	mov	r3, #0
   11d64:	mov	r0, #0
   11d68:	mov	r1, #0
   11d6c:	str	r3, [r7, #1420]	; 0x58c
   11d70:	str	r3, [r7, #1432]	; 0x598
   11d74:	str	r3, [r7, #1436]	; 0x59c
   11d78:	strd	r0, [r2], #28
   11d7c:	str	r2, [sp, #52]	; 0x34
   11d80:	ldr	r5, [pc, #2192]	; 12618 <ftello64@plt+0xfc8>
   11d84:	str	r3, [sp, #16]
   11d88:	ldr	r2, [sp, #16]
   11d8c:	ldr	r3, [r5, #1136]	; 0x470
   11d90:	mov	r4, r5
   11d94:	cmp	r3, r2
   11d98:	bgt	11f78 <ftello64@plt+0x928>
   11d9c:	ldr	r1, [r5, #1420]	; 0x58c
   11da0:	cmp	r1, #0
   11da4:	beq	11db8 <ftello64@plt+0x768>
   11da8:	ldr	r3, [pc, #2252]	; 1267c <ftello64@plt+0x102c>
   11dac:	mov	r2, #32
   11db0:	ldr	r0, [r5, #1468]	; 0x5bc
   11db4:	bl	115d8 <qsort@plt>
   11db8:	ldrb	r3, [r4, #529]	; 0x211
   11dbc:	cmp	r3, #0
   11dc0:	bne	124ec <ftello64@plt+0xe9c>
   11dc4:	ldrb	r3, [r4, #528]	; 0x210
   11dc8:	cmp	r3, #0
   11dcc:	bne	12528 <ftello64@plt+0xed8>
   11dd0:	ldr	r3, [pc, #2236]	; 12694 <ftello64@plt+0x1044>
   11dd4:	ldr	r2, [r3, #8]
   11dd8:	mov	fp, r3
   11ddc:	ldr	r6, [fp, #4]
   11de0:	ldr	r0, [fp, #12]
   11de4:	cmp	r2, #0
   11de8:	movlt	r3, #0
   11dec:	strlt	r3, [fp, #8]
   11df0:	ldr	r5, [fp, #8]
   11df4:	cmp	r0, #0
   11df8:	add	r5, r5, r5, lsr #31
   11dfc:	asr	r5, r5, #1
   11e00:	sub	r6, r5, r6
   11e04:	str	r5, [r4, #1480]	; 0x5c8
   11e08:	str	r6, [r4, #1484]	; 0x5cc
   11e0c:	str	r5, [r4, #1488]	; 0x5d0
   11e10:	beq	125d4 <ftello64@plt+0xf84>
   11e14:	ldrb	r3, [r0]
   11e18:	cmp	r3, #0
   11e1c:	beq	125d4 <ftello64@plt+0xf84>
   11e20:	bl	114b8 <strlen@plt>
   11e24:	str	r0, [r4, #1492]	; 0x5d4
   11e28:	ldr	r3, [r4, #1492]	; 0x5d4
   11e2c:	ldrb	r2, [fp]
   11e30:	lsl	r3, r3, #1
   11e34:	cmp	r2, #0
   11e38:	addeq	r3, r3, #1
   11e3c:	subeq	r3, r5, r3
   11e40:	streq	r3, [r4, #1488]	; 0x5d0
   11e44:	beq	11e60 <ftello64@plt+0x810>
   11e48:	subs	r6, r6, r3
   11e4c:	sub	r5, r5, r3
   11e50:	movmi	r2, #0
   11e54:	strpl	r6, [r4, #1484]	; 0x5cc
   11e58:	strmi	r2, [r4, #1484]	; 0x5cc
   11e5c:	str	r5, [r4, #1488]	; 0x5d0
   11e60:	bl	11494 <__ctype_b_loc@plt>
   11e64:	mov	r9, r0
   11e68:	ldr	r0, [pc, #2064]	; 12680 <ftello64@plt+0x1030>
   11e6c:	ldr	r3, [r9]
   11e70:	sub	r2, r3, #2
   11e74:	add	r3, r3, #508	; 0x1fc
   11e78:	add	r3, r3, #2
   11e7c:	ldrh	r1, [r2, #2]!
   11e80:	ubfx	r1, r1, #13, #1
   11e84:	cmp	r3, r2
   11e88:	strb	r1, [r0], #1
   11e8c:	bne	11e7c <ftello64@plt+0x82c>
   11e90:	ldr	r2, [r4, #532]	; 0x214
   11e94:	mov	r3, #1
   11e98:	strb	r3, [r4, #269]	; 0x10d
   11e9c:	cmp	r2, #2
   11ea0:	strbeq	r3, [r4, #291]	; 0x123
   11ea4:	beq	11eb4 <ftello64@plt+0x864>
   11ea8:	cmp	r2, #3
   11eac:	ldreq	r1, [pc, #2000]	; 12684 <ftello64@plt+0x1034>
   11eb0:	beq	125e8 <ftello64@plt+0xf98>
   11eb4:	mov	r3, #0
   11eb8:	ldr	r5, [pc, #1880]	; 12618 <ftello64@plt+0xfc8>
   11ebc:	str	r3, [r4, #1496]	; 0x5d8
   11ec0:	ldr	r7, [r4, #1468]	; 0x5bc
   11ec4:	str	r3, [r4, #1500]	; 0x5dc
   11ec8:	strb	r3, [r4, #1504]	; 0x5e0
   11ecc:	str	r3, [r4, #1508]	; 0x5e4
   11ed0:	str	r3, [r4, #1512]	; 0x5e8
   11ed4:	add	r7, r7, #32
   11ed8:	strb	r3, [r4, #1516]	; 0x5ec
   11edc:	mov	r4, r5
   11ee0:	str	r3, [sp, #20]
   11ee4:	ldr	r2, [sp, #20]
   11ee8:	ldr	r3, [r5, #1420]	; 0x58c
   11eec:	cmp	r2, r3
   11ef0:	blt	126c8 <ftello64@plt+0x1078>
   11ef4:	mov	r0, #0
   11ef8:	add	sp, sp, #108	; 0x6c
   11efc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f00:	ldr	r4, [r7, #516]	; 0x204
   11f04:	cmp	r4, #0
   11f08:	bne	11cc8 <ftello64@plt+0x678>
   11f0c:	ldr	r3, [pc, #1920]	; 12694 <ftello64@plt+0x1044>
   11f10:	ldrb	r5, [r3]
   11f14:	cmp	r5, #0
   11f18:	beq	11f48 <ftello64@plt+0x8f8>
   11f1c:	bl	11494 <__ctype_b_loc@plt>
   11f20:	ldr	r1, [pc, #1860]	; 1266c <ftello64@plt+0x101c>
   11f24:	mov	r3, r4
   11f28:	ldr	r2, [r0]
   11f2c:	ldrh	r2, [r2, r3]
   11f30:	add	r3, r3, #2
   11f34:	cmp	r3, #512	; 0x200
   11f38:	ubfx	r2, r2, #10, #1
   11f3c:	strb	r2, [r1], #1
   11f40:	bne	11f28 <ftello64@plt+0x8d8>
   11f44:	b	11cc8 <ftello64@plt+0x678>
   11f48:	mov	r2, #256	; 0x100
   11f4c:	mov	r1, #1
   11f50:	ldr	r0, [pc, #1812]	; 1266c <ftello64@plt+0x101c>
   11f54:	bl	1150c <memset@plt>
   11f58:	strb	r5, [r7, #1149]	; 0x47d
   11f5c:	strb	r5, [r7, #1150]	; 0x47e
   11f60:	strb	r5, [r7, #1172]	; 0x494
   11f64:	b	11cc8 <ftello64@plt+0x678>
   11f68:	ldrb	r2, [r3], #1
   11f6c:	add	r2, r7, r2
   11f70:	strb	ip, [r2, #1140]	; 0x474
   11f74:	b	11cf8 <ftello64@plt+0x6a8>
   11f78:	ldr	r3, [sp, #16]
   11f7c:	ldr	r1, [r5, #1132]	; 0x46c
   11f80:	lsl	r3, r3, #3
   11f84:	str	r3, [sp, #36]	; 0x24
   11f88:	ldr	r2, [sp, #36]	; 0x24
   11f8c:	ldr	r3, [r5, #1124]	; 0x464
   11f90:	add	r1, r1, r2
   11f94:	ldr	r2, [sp, #16]
   11f98:	ldr	r0, [r3, r2, lsl #2]
   11f9c:	bl	138b0 <ftello64@plt+0x2260>
   11fa0:	ldr	r2, [sp, #36]	; 0x24
   11fa4:	ldr	r3, [r5, #1132]	; 0x46c
   11fa8:	add	r2, r3, r2
   11fac:	str	r2, [sp, #32]
   11fb0:	ldr	r2, [sp, #16]
   11fb4:	ldr	r4, [r3, r2, lsl #3]
   11fb8:	ldrb	r3, [r5, #528]	; 0x210
   11fbc:	cmp	r3, #0
   11fc0:	ldrne	r3, [sp, #32]
   11fc4:	movne	r7, r4
   11fc8:	ldrne	r5, [r3, #4]
   11fcc:	bne	11fe0 <ftello64@plt+0x990>
   11fd0:	mov	r6, r4
   11fd4:	str	r3, [sp, #28]
   11fd8:	b	1203c <ftello64@plt+0x9ec>
   11fdc:	mov	r7, r2
   11fe0:	cmp	r7, r5
   11fe4:	bcs	12008 <ftello64@plt+0x9b8>
   11fe8:	bl	11494 <__ctype_b_loc@plt>
   11fec:	mov	r2, r7
   11ff0:	ldr	r1, [r0]
   11ff4:	ldrb	r3, [r2], #1
   11ff8:	lsl	r3, r3, #1
   11ffc:	ldrh	r3, [r1, r3]
   12000:	tst	r3, #8192	; 0x2000
   12004:	beq	11fdc <ftello64@plt+0x98c>
   12008:	sub	r3, r7, r4
   1200c:	str	r3, [sp, #28]
   12010:	cmp	r5, r7
   12014:	mov	r6, r7
   12018:	bls	1203c <ftello64@plt+0x9ec>
   1201c:	bl	11494 <__ctype_b_loc@plt>
   12020:	ldrb	r3, [r6]
   12024:	add	r7, r7, #1
   12028:	ldr	r2, [r0]
   1202c:	lsl	r3, r3, #1
   12030:	ldrh	r3, [r2, r3]
   12034:	tst	r3, #8192	; 0x2000
   12038:	bne	12010 <ftello64@plt+0x9c0>
   1203c:	str	r4, [sp, #24]
   12040:	ldr	r3, [sp, #32]
   12044:	ldr	r5, [pc, #1484]	; 12618 <ftello64@plt+0xfc8>
   12048:	ldr	r3, [r3, #4]
   1204c:	cmp	r3, r4
   12050:	str	r3, [sp, #20]
   12054:	bhi	12090 <ftello64@plt+0xa40>
   12058:	ldr	r0, [sp, #36]	; 0x24
   1205c:	ldr	r3, [r5, #1424]	; 0x590
   12060:	ldr	r2, [r5, #1128]	; 0x468
   12064:	ldr	r1, [r5, #1428]	; 0x594
   12068:	adds	r3, r3, #1
   1206c:	str	r3, [r2, r0]
   12070:	add	r2, r2, r0
   12074:	str	r3, [r5, #1424]	; 0x590
   12078:	ldr	r3, [sp, #16]
   1207c:	adc	r1, r1, #0
   12080:	str	r1, [r2, #4]
   12084:	str	r1, [r5, #1428]	; 0x594
   12088:	add	r3, r3, #1
   1208c:	b	11d80 <ftello64@plt+0x730>
   12090:	ldr	r3, [r5, #540]	; 0x21c
   12094:	cmp	r3, #0
   12098:	beq	12104 <ftello64@plt+0xab4>
   1209c:	ldr	r3, [sp, #20]
   120a0:	mov	r1, r4
   120a4:	add	r0, r5, #544	; 0x220
   120a8:	sub	r2, r3, r4
   120ac:	add	r3, r5, #1440	; 0x5a0
   120b0:	strd	r2, [sp]
   120b4:	mov	r3, #0
   120b8:	bl	20fec <ftello64@plt+0xf99c>
   120bc:	cmn	r0, #1
   120c0:	mov	r7, r0
   120c4:	beq	12104 <ftello64@plt+0xab4>
   120c8:	cmp	r0, #0
   120cc:	beq	120dc <ftello64@plt+0xa8c>
   120d0:	cmn	r0, #2
   120d4:	bne	120f4 <ftello64@plt+0xaa4>
   120d8:	bl	135e8 <ftello64@plt+0x1f98>
   120dc:	mov	r2, #5
   120e0:	ldr	r1, [pc, #1440]	; 12688 <ftello64@plt+0x1038>
   120e4:	bl	11380 <dcgettext@plt>
   120e8:	mov	r4, r0
   120ec:	ldr	r0, [r5, #540]	; 0x21c
   120f0:	b	1197c <ftello64@plt+0x32c>
   120f4:	ldr	r3, [r5, #1448]	; 0x5a8
   120f8:	ldr	r3, [r3]
   120fc:	add	r3, r4, r3
   12100:	str	r3, [sp, #20]
   12104:	ldr	r2, [sp, #20]
   12108:	cmp	r4, r2
   1210c:	mov	fp, r2
   12110:	bcs	12134 <ftello64@plt+0xae4>
   12114:	bl	11494 <__ctype_b_loc@plt>
   12118:	ldrb	r3, [fp, #-1]
   1211c:	sub	r2, fp, #1
   12120:	ldr	r1, [r0]
   12124:	lsl	r3, r3, #1
   12128:	ldrh	r3, [r1, r3]
   1212c:	tst	r3, #8192	; 0x2000
   12130:	bne	12108 <ftello64@plt+0xab8>
   12134:	ldr	r5, [pc, #1244]	; 12618 <ftello64@plt+0xfc8>
   12138:	mov	r9, r4
   1213c:	ldr	r3, [r5, #832]	; 0x340
   12140:	cmp	r3, #0
   12144:	moveq	r3, r4
   12148:	beq	12304 <ftello64@plt+0xcb4>
   1214c:	ldr	r3, [sp, #52]	; 0x34
   12150:	sub	r2, fp, r4
   12154:	mov	r1, r4
   12158:	ldr	r0, [pc, #1344]	; 126a0 <ftello64@plt+0x1050>
   1215c:	strd	r2, [sp]
   12160:	mov	r3, #0
   12164:	bl	20fec <ftello64@plt+0xf99c>
   12168:	cmn	r0, #2
   1216c:	beq	120d8 <ftello64@plt+0xa88>
   12170:	cmn	r0, #1
   12174:	beq	12354 <ftello64@plt+0xd04>
   12178:	ldr	r3, [r5, #1456]	; 0x5b0
   1217c:	ldr	r7, [r3]
   12180:	ldr	r3, [r5, #1460]	; 0x5b4
   12184:	add	r7, r4, r7
   12188:	ldr	r3, [r3]
   1218c:	add	r4, r4, r3
   12190:	cmp	r7, r4
   12194:	addeq	r4, r4, #1
   12198:	beq	1213c <ftello64@plt+0xaec>
   1219c:	ldr	r2, [r5, #1432]	; 0x598
   121a0:	sub	r3, r4, r7
   121a4:	str	r7, [sp, #64]	; 0x40
   121a8:	str	r3, [sp, #68]	; 0x44
   121ac:	cmp	r3, r2
   121b0:	strgt	r3, [r5, #1432]	; 0x598
   121b4:	ldrb	r3, [r5, #528]	; 0x210
   121b8:	cmp	r3, #0
   121bc:	str	r3, [sp, #40]	; 0x28
   121c0:	beq	121f4 <ftello64@plt+0xba4>
   121c4:	ldr	r3, [pc, #1196]	; 12678 <ftello64@plt+0x1028>
   121c8:	mov	r1, #0
   121cc:	ldr	r8, [r3]
   121d0:	ldr	r2, [r3, #4]
   121d4:	cmp	r7, r6
   121d8:	bhi	1235c <ftello64@plt+0xd0c>
   121dc:	cmp	r1, #0
   121e0:	ldrne	r3, [pc, #1168]	; 12678 <ftello64@plt+0x1028>
   121e4:	strne	r8, [r3]
   121e8:	strne	r2, [r3, #4]
   121ec:	cmp	r7, r6
   121f0:	bcc	1213c <ftello64@plt+0xaec>
   121f4:	ldr	r3, [r5, #520]	; 0x208
   121f8:	cmp	r3, #0
   121fc:	beq	12214 <ftello64@plt+0xbc4>
   12200:	ldr	r1, [pc, #1128]	; 12670 <ftello64@plt+0x1020>
   12204:	add	r0, sp, #64	; 0x40
   12208:	bl	1358c <ftello64@plt+0x1f3c>
   1220c:	cmp	r0, #0
   12210:	bne	1213c <ftello64@plt+0xaec>
   12214:	ldr	r3, [r5, #524]	; 0x20c
   12218:	cmp	r3, #0
   1221c:	beq	12234 <ftello64@plt+0xbe4>
   12220:	ldr	r1, [pc, #1100]	; 12674 <ftello64@plt+0x1024>
   12224:	add	r0, sp, #64	; 0x40
   12228:	bl	1358c <ftello64@plt+0x1f3c>
   1222c:	cmp	r0, #0
   12230:	beq	1213c <ftello64@plt+0xaec>
   12234:	ldr	r2, [r5, #1420]	; 0x58c
   12238:	ldr	r3, [r5, #1464]	; 0x5b8
   1223c:	cmp	r2, r3
   12240:	bne	12258 <ftello64@plt+0xc08>
   12244:	mov	r2, #32
   12248:	ldr	r1, [pc, #1084]	; 1268c <ftello64@plt+0x103c>
   1224c:	ldr	r0, [r5, #1468]	; 0x5bc
   12250:	bl	2192c <ftello64@plt+0x102dc>
   12254:	str	r0, [r5, #1468]	; 0x5bc
   12258:	ldr	r3, [r5, #1420]	; 0x58c
   1225c:	ldr	r8, [r5, #1468]	; 0x5bc
   12260:	ldrb	r2, [r5, #529]	; 0x211
   12264:	str	r3, [sp, #44]	; 0x2c
   12268:	add	r8, r8, r3, lsl #5
   1226c:	ldrb	r3, [r5, #528]	; 0x210
   12270:	cmp	r2, #0
   12274:	str	r3, [sp, #48]	; 0x30
   12278:	beq	1245c <ftello64@plt+0xe0c>
   1227c:	ldr	r3, [pc, #1012]	; 12678 <ftello64@plt+0x1028>
   12280:	ldm	r3, {r1, r3}
   12284:	str	r1, [sp, #40]	; 0x28
   12288:	mov	r1, #0
   1228c:	cmp	r7, r6
   12290:	bhi	123d8 <ftello64@plt+0xd88>
   12294:	cmp	r1, #0
   12298:	ldr	r2, [pc, #984]	; 12678 <ftello64@plt+0x1028>
   1229c:	ldrne	r1, [sp, #40]	; 0x28
   122a0:	stmne	r2, {r1, r3}
   122a4:	ldrd	r2, [r2]
   122a8:	strd	r2, [r8, #16]
   122ac:	ldr	r2, [sp, #24]
   122b0:	ldr	r3, [sp, #48]	; 0x30
   122b4:	cmp	r2, r9
   122b8:	movne	r3, #0
   122bc:	andeq	r3, r3, #1
   122c0:	cmp	r3, #0
   122c4:	movne	sl, r9
   122c8:	bne	12494 <ftello64@plt+0xe44>
   122cc:	add	r3, sp, #64	; 0x40
   122d0:	ldm	r3, {r0, r1}
   122d4:	sub	r3, r9, r7
   122d8:	sub	r7, fp, r7
   122dc:	str	r3, [r8, #8]
   122e0:	ldr	r3, [sp, #16]
   122e4:	stm	r8, {r0, r1}
   122e8:	str	r7, [r8, #12]
   122ec:	str	r3, [r8, #24]
   122f0:	ldr	r3, [sp, #44]	; 0x2c
   122f4:	add	r3, r3, #1
   122f8:	str	r3, [r5, #1420]	; 0x58c
   122fc:	b	1213c <ftello64@plt+0xaec>
   12300:	mov	r3, r1
   12304:	cmp	fp, r3
   12308:	mov	r7, r3
   1230c:	bls	12350 <ftello64@plt+0xd00>
   12310:	mov	r1, r3
   12314:	ldrb	r2, [r1], #1
   12318:	add	r2, r5, r2
   1231c:	ldrb	r2, [r2, #1140]	; 0x474
   12320:	cmp	r2, #0
   12324:	beq	12300 <ftello64@plt+0xcb0>
   12328:	cmp	fp, r3
   1232c:	mov	r4, r3
   12330:	bls	12190 <ftello64@plt+0xb40>
   12334:	ldrb	r2, [r4]
   12338:	add	r3, r3, #1
   1233c:	add	r2, r5, r2
   12340:	ldrb	r2, [r2, #1140]	; 0x474
   12344:	cmp	r2, #0
   12348:	bne	12328 <ftello64@plt+0xcd8>
   1234c:	b	12190 <ftello64@plt+0xb40>
   12350:	bne	12328 <ftello64@plt+0xcd8>
   12354:	ldr	r4, [sp, #20]
   12358:	b	12040 <ftello64@plt+0x9f0>
   1235c:	ldrb	r3, [r6], #1
   12360:	cmp	r3, #10
   12364:	bne	121d4 <ftello64@plt+0xb84>
   12368:	ldr	r3, [sp, #32]
   1236c:	adds	r8, r8, #1
   12370:	mov	sl, r6
   12374:	adc	r2, r2, #0
   12378:	ldr	r1, [r3, #4]
   1237c:	cmp	sl, r1
   12380:	mov	r3, sl
   12384:	str	r1, [sp, #44]	; 0x2c
   12388:	bcs	123c0 <ftello64@plt+0xd70>
   1238c:	str	r3, [sp, #24]
   12390:	add	sl, sl, #1
   12394:	str	r2, [sp, #28]
   12398:	bl	11494 <__ctype_b_loc@plt>
   1239c:	ldr	r3, [sp, #24]
   123a0:	ldr	r0, [r0]
   123a4:	ldr	r2, [sp, #28]
   123a8:	ldrb	ip, [r3]
   123ac:	ldr	r1, [sp, #44]	; 0x2c
   123b0:	lsl	ip, ip, #1
   123b4:	ldrh	r0, [r0, ip]
   123b8:	tst	r0, #8192	; 0x2000
   123bc:	beq	1237c <ftello64@plt+0xd2c>
   123c0:	sub	r1, r3, r6
   123c4:	str	r6, [sp, #24]
   123c8:	mov	r6, r3
   123cc:	str	r1, [sp, #28]
   123d0:	ldr	r1, [sp, #40]	; 0x28
   123d4:	b	121d4 <ftello64@plt+0xb84>
   123d8:	mov	sl, r6
   123dc:	ldrb	r0, [sl], #1
   123e0:	cmp	r0, #10
   123e4:	movne	r6, sl
   123e8:	ldrne	sl, [sp, #24]
   123ec:	bne	12454 <ftello64@plt+0xe04>
   123f0:	mov	ip, sl
   123f4:	ldr	r1, [sp, #40]	; 0x28
   123f8:	adds	r1, r1, #1
   123fc:	adc	r3, r3, #0
   12400:	str	r1, [sp, #40]	; 0x28
   12404:	ldr	r1, [sp, #32]
   12408:	ldr	r1, [r1, #4]
   1240c:	cmp	ip, r1
   12410:	mov	r6, ip
   12414:	str	r1, [sp, #60]	; 0x3c
   12418:	bcs	12450 <ftello64@plt+0xe00>
   1241c:	str	r2, [sp, #24]
   12420:	str	r3, [sp, #56]	; 0x38
   12424:	bl	11494 <__ctype_b_loc@plt>
   12428:	mov	ip, r6
   1242c:	ldr	r0, [r0]
   12430:	ldrb	lr, [ip], #1
   12434:	ldr	r2, [sp, #24]
   12438:	ldr	r3, [sp, #56]	; 0x38
   1243c:	lsl	lr, lr, #1
   12440:	ldr	r1, [sp, #60]	; 0x3c
   12444:	ldrh	r0, [r0, lr]
   12448:	tst	r0, #8192	; 0x2000
   1244c:	beq	1240c <ftello64@plt+0xdbc>
   12450:	mov	r1, r2
   12454:	str	sl, [sp, #24]
   12458:	b	1228c <ftello64@plt+0xc3c>
   1245c:	ldr	r3, [sp, #48]	; 0x30
   12460:	cmp	r3, #0
   12464:	beq	122ac <ftello64@plt+0xc5c>
   12468:	ldr	r3, [sp, #24]
   1246c:	sub	r2, r3, r7
   12470:	asr	r3, r2, #31
   12474:	strd	r2, [r8, #16]
   12478:	ldr	r2, [sp, #28]
   1247c:	ldr	r3, [r5, #1436]	; 0x59c
   12480:	cmp	r3, r2
   12484:	movlt	r3, r2
   12488:	strlt	r3, [r5, #1436]	; 0x59c
   1248c:	b	122ac <ftello64@plt+0xc5c>
   12490:	mov	sl, r1
   12494:	cmp	fp, sl
   12498:	mov	r9, sl
   1249c:	bls	122cc <ftello64@plt+0xc7c>
   124a0:	bl	11494 <__ctype_b_loc@plt>
   124a4:	mov	r1, sl
   124a8:	ldr	r2, [r0]
   124ac:	ldrb	r3, [r1], #1
   124b0:	lsl	r3, r3, #1
   124b4:	ldrh	r3, [r2, r3]
   124b8:	tst	r3, #8192	; 0x2000
   124bc:	beq	12490 <ftello64@plt+0xe40>
   124c0:	mov	r9, sl
   124c4:	add	sl, sl, #1
   124c8:	ldrb	r3, [r9]
   124cc:	lsl	r3, r3, #1
   124d0:	ldrh	r3, [r2, r3]
   124d4:	tst	r3, #8192	; 0x2000
   124d8:	beq	122cc <ftello64@plt+0xc7c>
   124dc:	cmp	fp, sl
   124e0:	mov	r9, sl
   124e4:	bhi	124c0 <ftello64@plt+0xe70>
   124e8:	b	122cc <ftello64@plt+0xc7c>
   124ec:	ldr	r6, [pc, #412]	; 12690 <ftello64@plt+0x1040>
   124f0:	mov	r5, #0
   124f4:	str	r5, [r4, #1436]	; 0x59c
   124f8:	ldr	r3, [r4, #1136]	; 0x470
   124fc:	cmp	r5, r3
   12500:	bcc	12554 <ftello64@plt+0xf04>
   12504:	ldr	r0, [r4, #1436]	; 0x59c
   12508:	add	r3, r0, #1
   1250c:	add	r0, r0, #2
   12510:	str	r3, [r4, #1436]	; 0x59c
   12514:	bl	2184c <ftello64@plt+0x101fc>
   12518:	ldrb	r3, [r4, #529]	; 0x211
   1251c:	str	r0, [r4, #1472]	; 0x5c0
   12520:	cmp	r3, #0
   12524:	beq	11dc4 <ftello64@plt+0x774>
   12528:	ldrb	r3, [r4, #536]	; 0x218
   1252c:	cmp	r3, #0
   12530:	bne	11dd0 <ftello64@plt+0x780>
   12534:	ldr	r3, [pc, #344]	; 12694 <ftello64@plt+0x1044>
   12538:	ldr	r2, [r4, #1436]	; 0x59c
   1253c:	ldr	r1, [r3, #4]
   12540:	add	r1, r2, r1
   12544:	ldr	r2, [r3, #8]
   12548:	sub	r2, r2, r1
   1254c:	str	r2, [r3, #8]
   12550:	b	11dd0 <ftello64@plt+0x780>
   12554:	ldr	r2, [r4, #1128]	; 0x468
   12558:	lsl	r0, r5, #3
   1255c:	add	r1, r2, r0
   12560:	ldr	r3, [r2, r0]
   12564:	ldr	r1, [r1, #4]
   12568:	adds	r3, r3, #1
   1256c:	adc	r1, r1, #0
   12570:	cmp	r5, #0
   12574:	beq	12588 <ftello64@plt+0xf38>
   12578:	add	r2, r2, r0
   1257c:	ldmdb	r2, {r0, r2}
   12580:	subs	r3, r3, r0
   12584:	sbc	r1, r1, r2
   12588:	mov	r2, #21
   1258c:	add	r0, sp, #80	; 0x50
   12590:	str	r3, [sp]
   12594:	mov	r3, r6
   12598:	str	r1, [sp, #4]
   1259c:	mov	r1, #1
   125a0:	bl	114e8 <__sprintf_chk@plt>
   125a4:	ldr	r3, [r4, #1124]	; 0x464
   125a8:	mov	r7, r0
   125ac:	ldr	r0, [r3, r5, lsl #2]
   125b0:	cmp	r0, #0
   125b4:	beq	125c0 <ftello64@plt+0xf70>
   125b8:	bl	114b8 <strlen@plt>
   125bc:	add	r7, r7, r0
   125c0:	ldr	r3, [r4, #1436]	; 0x59c
   125c4:	add	r5, r5, #1
   125c8:	cmp	r3, r7
   125cc:	strlt	r7, [r4, #1436]	; 0x59c
   125d0:	b	124f8 <ftello64@plt+0xea8>
   125d4:	mov	r3, #0
   125d8:	str	r3, [fp, #12]
   125dc:	b	11e28 <ftello64@plt+0x7d8>
   125e0:	add	r2, r4, r2
   125e4:	strb	r3, [r2, #257]	; 0x101
   125e8:	ldrb	r2, [r1], #1
   125ec:	cmp	r2, #0
   125f0:	bne	125e0 <ftello64@plt+0xf90>
   125f4:	b	11eb4 <ftello64@plt+0x864>
   125f8:	muleq	r2, r1, pc	; <UNPREDICTABLE>
   125fc:	andeq	r4, r2, r8, lsr #9
   12600:	andeq	r4, r2, r5, lsl #8
   12604:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   12608:	andeq	r3, r2, r8, ror #22
   1260c:			; <UNDEFINED> instruction: 0x00023bb4
   12610:	andeq	r4, r2, r1, lsl r5
   12614:	ldrdeq	r5, [r3], -r8
   12618:	strdeq	r5, [r3], -r8
   1261c:	andeq	r4, r2, pc, lsr r5
   12620:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   12624:	strdeq	r5, [r3], -r0
   12628:	ldrdeq	r4, [r2], -r6
   1262c:	andeq	r4, r2, r0, asr #9
   12630:	andeq	r5, r3, r8, lsl #3
   12634:	andeq	r4, r2, sp, ror #9
   12638:	andeq	r3, r2, r0, lsr #23
   1263c:	strdeq	r4, [r2], -r6
   12640:	andeq	r4, r2, r7, lsl #10
   12644:	andeq	r5, r3, r4, lsl #3
   12648:	andeq	r4, r2, r1, lsl #8
   1264c:	andeq	r3, r2, lr, lsr #26
   12650:	andeq	r4, r2, fp, lsr #15
   12654:	andeq	r4, r2, ip, lsr #10
   12658:	andeq	r4, r2, r9, asr #14
   1265c:	andeq	r4, r2, lr, lsr #10
   12660:	strdeq	r5, [r3], -r9
   12664:	andeq	r5, r3, r4, lsl r4
   12668:	andeq	r5, r3, r8, lsr r5
   1266c:	andeq	r5, r3, ip, ror #12
   12670:	andeq	r5, r3, ip, ror #14
   12674:	andeq	r5, r3, r8, ror r7
   12678:	andeq	r5, r3, r8, lsl #15
   1267c:	andeq	r3, r1, r4, ror #22
   12680:	strdeq	r5, [r3], -r9
   12684:	muleq	r2, r8, r5
   12688:	andeq	r4, r2, pc, asr r5
   1268c:			; <UNDEFINED> instruction: 0x000357b0
   12690:	andeq	r4, r2, r2, lsr #11
   12694:	andeq	r5, r3, r0, ror r1
   12698:	muleq	r2, r1, pc	; <UNPREDICTABLE>
   1269c:	andeq	r4, r2, r1, lsr #11
   126a0:	andeq	r5, r3, ip, lsr r5
   126a4:	andeq	r4, r2, r7, lsr #11
   126a8:	strdeq	r5, [r3], -r4
   126ac:	andeq	r4, r2, sl, lsr #11
   126b0:	ldrdeq	r5, [r3], -r0
   126b4:	andeq	r5, r3, ip, ror #3
   126b8:	andeq	r4, r2, sp, lsr #11
   126bc:			; <UNDEFINED> instruction: 0x000245b2
   126c0:	ldrdeq	r5, [r3], -ip
   126c4:			; <UNDEFINED> instruction: 0x000357b8
   126c8:	ldr	r8, [r7, #-32]	; 0xffffffe0
   126cc:	mov	sl, #0
   126d0:	ldr	r6, [r7, #-28]	; 0xffffffe4
   126d4:	ldr	r3, [r7, #-24]	; 0xffffffe8
   126d8:	str	r8, [r5, #1520]	; 0x5f0
   126dc:	ldr	r2, [r7, #-8]
   126e0:	add	r6, r8, r6
   126e4:	add	r3, r8, r3
   126e8:	str	r6, [r5, #1524]	; 0x5f4
   126ec:	str	r3, [sp, #24]
   126f0:	ldr	r3, [r7, #-20]	; 0xffffffec
   126f4:	add	r8, r8, r3
   126f8:	ldr	r3, [r5, #1132]	; 0x46c
   126fc:	add	r1, r3, r2, lsl #3
   12700:	ldr	r3, [r3, r2, lsl #3]
   12704:	str	r3, [sp, #28]
   12708:	ldr	r3, [r1, #4]
   1270c:	str	r3, [sp, #32]
   12710:	ldr	r3, [r4, #1488]	; 0x5d0
   12714:	cmp	r8, r6
   12718:	ldr	r1, [r4, #1520]	; 0x5f0
   1271c:	add	r3, r1, r3
   12720:	bls	12854 <ftello64@plt+0x1204>
   12724:	cmp	r6, r3
   12728:	bls	127c8 <ftello64@plt+0x1178>
   1272c:	ldr	r3, [pc, #-160]	; 12694 <ftello64@plt+0x1044>
   12730:	ldr	r2, [r4, #1524]	; 0x5f4
   12734:	ldr	r3, [r3, #12]
   12738:	cmp	r3, #0
   1273c:	beq	1274c <ftello64@plt+0x10fc>
   12740:	cmp	r8, r2
   12744:	movls	r3, #0
   12748:	movhi	r3, #1
   1274c:	strb	r3, [r4, #1528]	; 0x5f8
   12750:	mov	r3, r2
   12754:	mov	r2, #0
   12758:	cmp	r3, r1
   1275c:	mov	ip, r3
   12760:	bhi	12868 <ftello64@plt+0x1218>
   12764:	cmp	r2, #0
   12768:	strne	r3, [r5, #1524]	; 0x5f4
   1276c:	ldr	r0, [r7, #-24]	; 0xffffffe8
   12770:	ldr	r2, [r4, #1432]	; 0x598
   12774:	ldr	r3, [r4, #1480]	; 0x5c8
   12778:	add	r2, r3, r2
   1277c:	rsb	r3, r0, #0
   12780:	cmp	r3, r2
   12784:	ble	129c4 <ftello64@plt+0x1374>
   12788:	ldr	r3, [r4, #832]	; 0x340
   1278c:	sub	r6, r1, r2
   12790:	cmp	r3, #0
   12794:	beq	1288c <ftello64@plt+0x123c>
   12798:	mov	r3, #0
   1279c:	mov	r1, r6
   127a0:	ldr	r0, [pc, #-264]	; 126a0 <ftello64@plt+0x1050>
   127a4:	str	r3, [sp]
   127a8:	bl	20fc0 <ftello64@plt+0xf970>
   127ac:	cmn	r0, #2
   127b0:	beq	120d8 <ftello64@plt+0xa88>
   127b4:	cmn	r0, #1
   127b8:	moveq	r0, #1
   127bc:	add	r3, r6, r0
   127c0:	str	r3, [sp, #16]
   127c4:	b	128c8 <ftello64@plt+0x1278>
   127c8:	ldr	r3, [r4, #832]	; 0x340
   127cc:	str	r6, [r4, #1524]	; 0x5f4
   127d0:	cmp	r3, #0
   127d4:	beq	12808 <ftello64@plt+0x11b8>
   127d8:	mov	r3, #0
   127dc:	sub	r2, r8, r6
   127e0:	ldr	r0, [pc, #-328]	; 126a0 <ftello64@plt+0x1050>
   127e4:	mov	r1, r6
   127e8:	str	sl, [sp]
   127ec:	bl	20fc0 <ftello64@plt+0xf970>
   127f0:	cmn	r0, #2
   127f4:	beq	120d8 <ftello64@plt+0xa88>
   127f8:	cmn	r0, #1
   127fc:	moveq	r0, #1
   12800:	add	r6, r6, r0
   12804:	b	12710 <ftello64@plt+0x10c0>
   12808:	ldrb	r3, [r6]
   1280c:	add	r3, r4, r3
   12810:	ldrb	r3, [r3, #1140]	; 0x474
   12814:	cmp	r3, #0
   12818:	movne	r3, r6
   1281c:	bne	12834 <ftello64@plt+0x11e4>
   12820:	add	r6, r6, #1
   12824:	b	12710 <ftello64@plt+0x10c0>
   12828:	cmp	r8, r3
   1282c:	mov	r6, r3
   12830:	beq	12710 <ftello64@plt+0x10c0>
   12834:	mov	r6, r3
   12838:	add	r3, r3, #1
   1283c:	ldrb	r2, [r6]
   12840:	add	r2, r4, r2
   12844:	ldrb	r2, [r2, #1140]	; 0x474
   12848:	cmp	r2, #0
   1284c:	bne	12828 <ftello64@plt+0x11d8>
   12850:	b	12710 <ftello64@plt+0x10c0>
   12854:	cmp	r6, r3
   12858:	strls	r6, [r4, #1524]	; 0x5f4
   1285c:	b	1272c <ftello64@plt+0x10dc>
   12860:	mov	r2, #1
   12864:	b	12758 <ftello64@plt+0x1108>
   12868:	ldrb	r0, [r3, #-1]!
   1286c:	ldr	lr, [r9]
   12870:	lsl	r0, r0, #1
   12874:	ldrh	r0, [lr, r0]
   12878:	tst	r0, #8192	; 0x2000
   1287c:	bne	12860 <ftello64@plt+0x1210>
   12880:	cmp	r2, #0
   12884:	strne	ip, [r5, #1524]	; 0x5f4
   12888:	b	1276c <ftello64@plt+0x111c>
   1288c:	ldrb	r3, [r6]
   12890:	add	r3, r4, r3
   12894:	ldrb	r3, [r3, #1140]	; 0x474
   12898:	cmp	r3, #0
   1289c:	beq	129bc <ftello64@plt+0x136c>
   128a0:	cmp	r6, r1
   128a4:	str	r6, [sp, #16]
   128a8:	bcs	128c8 <ftello64@plt+0x1278>
   128ac:	ldr	r3, [sp, #16]
   128b0:	add	r6, r6, #1
   128b4:	ldrb	r3, [r3]
   128b8:	add	r3, r4, r3
   128bc:	ldrb	r3, [r3, #1140]	; 0x474
   128c0:	cmp	r3, #0
   128c4:	bne	128a0 <ftello64@plt+0x1250>
   128c8:	ldr	r3, [sp, #16]
   128cc:	mov	r1, #0
   128d0:	str	r3, [r4, #1532]	; 0x5fc
   128d4:	ldr	r3, [r4, #1520]	; 0x5f0
   128d8:	str	r3, [r4, #1536]	; 0x600
   128dc:	ldr	r2, [sp, #16]
   128e0:	mov	r0, r3
   128e4:	cmp	r2, r3
   128e8:	bcc	129d4 <ftello64@plt+0x1384>
   128ec:	cmp	r1, #0
   128f0:	strne	r3, [r5, #1536]	; 0x600
   128f4:	ldr	sl, [r5, #1484]	; 0x5cc
   128f8:	ldr	r1, [r5, #1532]	; 0x5fc
   128fc:	ldr	r2, [r5, #1536]	; 0x600
   12900:	add	r3, r1, sl
   12904:	cmp	r2, r3
   12908:	bhi	129f8 <ftello64@plt+0x13a8>
   1290c:	ldr	r3, [pc, #-640]	; 12694 <ftello64@plt+0x1044>
   12910:	ldr	r3, [r3, #12]
   12914:	cmp	r3, #0
   12918:	strbeq	r3, [r5, #1540]	; 0x604
   1291c:	beq	12960 <ftello64@plt+0x1310>
   12920:	mov	r3, r1
   12924:	ldr	ip, [sp, #28]
   12928:	mov	r0, r3
   1292c:	cmp	ip, r3
   12930:	bcs	1294c <ftello64@plt+0x12fc>
   12934:	ldrb	ip, [r3, #-1]!
   12938:	ldr	lr, [r9]
   1293c:	lsl	ip, ip, #1
   12940:	ldrh	ip, [lr, ip]
   12944:	tst	ip, #8192	; 0x2000
   12948:	bne	12924 <ftello64@plt+0x12d4>
   1294c:	ldr	r3, [sp, #24]
   12950:	cmp	r3, r0
   12954:	movcs	r0, #0
   12958:	movcc	r0, #1
   1295c:	strb	r0, [r5, #1540]	; 0x604
   12960:	mov	r0, #0
   12964:	mov	r3, r1
   12968:	ldr	r1, [sp, #32]
   1296c:	cmp	r3, r1
   12970:	bcc	12a98 <ftello64@plt+0x1448>
   12974:	sub	r2, r2, r3
   12978:	cmp	r0, #0
   1297c:	sub	r2, sl, r2
   12980:	ldr	sl, [pc, #-756]	; 12694 <ftello64@plt+0x1044>
   12984:	strne	r3, [r5, #1532]	; 0x5fc
   12988:	ldr	r3, [sl, #4]
   1298c:	sub	r3, r2, r3
   12990:	cmp	r3, #0
   12994:	str	r3, [sp, #36]	; 0x24
   12998:	movgt	r2, #0
   1299c:	ldrgt	r3, [r5, #1524]	; 0x5f4
   129a0:	strgt	r3, [r5, #1496]	; 0x5d8
   129a4:	bgt	12adc <ftello64@plt+0x148c>
   129a8:	mov	r3, #0
   129ac:	str	r3, [r5, #1496]	; 0x5d8
   129b0:	str	r3, [r5, #1500]	; 0x5dc
   129b4:	strb	r3, [r5, #1504]	; 0x5e0
   129b8:	b	12b5c <ftello64@plt+0x150c>
   129bc:	add	r3, r6, #1
   129c0:	b	127c0 <ftello64@plt+0x1170>
   129c4:	add	r3, r1, r0
   129c8:	b	127c0 <ftello64@plt+0x1170>
   129cc:	mov	r1, #1
   129d0:	b	128dc <ftello64@plt+0x128c>
   129d4:	ldrb	r2, [r3, #-1]!
   129d8:	ldr	ip, [r9]
   129dc:	lsl	r2, r2, #1
   129e0:	ldrh	r2, [ip, r2]
   129e4:	tst	r2, #8192	; 0x2000
   129e8:	bne	129cc <ftello64@plt+0x137c>
   129ec:	cmp	r1, #0
   129f0:	strne	r0, [r5, #1536]	; 0x600
   129f4:	b	128f4 <ftello64@plt+0x12a4>
   129f8:	ldr	r0, [r5, #832]	; 0x340
   129fc:	cmp	r0, #0
   12a00:	beq	12a38 <ftello64@plt+0x13e8>
   12a04:	mov	r3, #0
   12a08:	sub	r2, r2, r1
   12a0c:	ldr	r0, [pc, #-884]	; 126a0 <ftello64@plt+0x1050>
   12a10:	str	r3, [sp]
   12a14:	bl	20fc0 <ftello64@plt+0xf970>
   12a18:	cmn	r0, #2
   12a1c:	beq	120d8 <ftello64@plt+0xa88>
   12a20:	ldr	r3, [r5, #1532]	; 0x5fc
   12a24:	cmn	r0, #1
   12a28:	moveq	r0, #1
   12a2c:	add	r0, r3, r0
   12a30:	str	r0, [r5, #1532]	; 0x5fc
   12a34:	b	128f4 <ftello64@plt+0x12a4>
   12a38:	ldrb	r3, [r1]
   12a3c:	add	r3, r5, r3
   12a40:	ldrb	r3, [r3, #1140]	; 0x474
   12a44:	cmp	r3, #0
   12a48:	addeq	r1, r1, #1
   12a4c:	streq	r1, [r5, #1532]	; 0x5fc
   12a50:	beq	128f4 <ftello64@plt+0x12a4>
   12a54:	cmp	r2, r1
   12a58:	mov	ip, r1
   12a5c:	bhi	12a74 <ftello64@plt+0x1424>
   12a60:	cmp	r0, #0
   12a64:	strne	r1, [r4, #1532]	; 0x5fc
   12a68:	b	128f4 <ftello64@plt+0x12a4>
   12a6c:	mov	r0, #1
   12a70:	b	12a54 <ftello64@plt+0x1404>
   12a74:	ldrb	r3, [ip]
   12a78:	add	r1, r1, #1
   12a7c:	add	r3, r5, r3
   12a80:	ldrb	r3, [r3, #1140]	; 0x474
   12a84:	cmp	r3, #0
   12a88:	bne	12a6c <ftello64@plt+0x141c>
   12a8c:	cmp	r0, #0
   12a90:	strne	ip, [r4, #1532]	; 0x5fc
   12a94:	b	128f4 <ftello64@plt+0x12a4>
   12a98:	mov	r1, r3
   12a9c:	ldr	lr, [r9]
   12aa0:	ldrb	ip, [r1], #1
   12aa4:	lsl	ip, ip, #1
   12aa8:	ldrh	ip, [lr, ip]
   12aac:	tst	ip, #8192	; 0x2000
   12ab0:	beq	12974 <ftello64@plt+0x1324>
   12ab4:	mov	r0, #1
   12ab8:	b	12964 <ftello64@plt+0x1314>
   12abc:	mov	r3, r6
   12ac0:	ldr	r0, [r9]
   12ac4:	ldrb	r1, [r3], #1
   12ac8:	lsl	r1, r1, #1
   12acc:	ldrh	r1, [r0, r1]
   12ad0:	tst	r1, #8192	; 0x2000
   12ad4:	beq	12aec <ftello64@plt+0x149c>
   12ad8:	mov	r2, #1
   12adc:	mov	r6, r3
   12ae0:	ldr	r3, [sp, #32]
   12ae4:	cmp	r3, r6
   12ae8:	bhi	12abc <ftello64@plt+0x146c>
   12aec:	cmp	r2, #0
   12af0:	str	r6, [r5, #1500]	; 0x5dc
   12af4:	strne	r6, [r5, #1496]	; 0x5d8
   12af8:	ldr	r3, [sp, #36]	; 0x24
   12afc:	cmp	r8, r6
   12b00:	ldr	r1, [r5, #1496]	; 0x5d8
   12b04:	add	r3, r1, r3
   12b08:	bls	12c2c <ftello64@plt+0x15dc>
   12b0c:	cmp	r6, r3
   12b10:	bcc	12ba0 <ftello64@plt+0x1550>
   12b14:	ldr	r3, [r4, #1500]	; 0x5dc
   12b18:	mov	r2, #0
   12b1c:	cmp	r3, r1
   12b20:	bls	12b40 <ftello64@plt+0x14f0>
   12b24:	ldr	r0, [sl, #12]
   12b28:	cmp	r8, r3
   12b2c:	strb	r2, [r4, #1528]	; 0x5f8
   12b30:	movls	r2, #0
   12b34:	movhi	r2, #1
   12b38:	cmp	r0, #0
   12b3c:	moveq	r2, #0
   12b40:	mov	r0, #0
   12b44:	strb	r2, [r4, #1504]	; 0x5e0
   12b48:	cmp	r3, r1
   12b4c:	mov	ip, r3
   12b50:	bhi	12c40 <ftello64@plt+0x15f0>
   12b54:	cmp	r0, #0
   12b58:	strne	r3, [r5, #1500]	; 0x5dc
   12b5c:	ldr	r3, [r5, #1520]	; 0x5f0
   12b60:	ldr	sl, [r5, #1524]	; 0x5f4
   12b64:	ldr	r6, [pc, #-1240]	; 12694 <ftello64@plt+0x1044>
   12b68:	sub	r3, sl, r3
   12b6c:	ldr	sl, [r5, #1488]	; 0x5d0
   12b70:	sub	sl, sl, r3
   12b74:	ldr	r3, [r6, #4]
   12b78:	sub	sl, sl, r3
   12b7c:	mov	r3, #0
   12b80:	cmp	sl, #0
   12b84:	ldrgt	r1, [r5, #1532]	; 0x5fc
   12b88:	strgt	r1, [r5, #1512]	; 0x5e8
   12b8c:	bgt	12c68 <ftello64@plt+0x1618>
   12b90:	str	r3, [r5, #1508]	; 0x5e4
   12b94:	str	r3, [r5, #1512]	; 0x5e8
   12b98:	strb	r3, [r5, #1516]	; 0x5ec
   12b9c:	b	12ce4 <ftello64@plt+0x1694>
   12ba0:	ldr	r3, [r5, #832]	; 0x340
   12ba4:	str	r6, [r5, #1500]	; 0x5dc
   12ba8:	cmp	r3, #0
   12bac:	beq	12be0 <ftello64@plt+0x1590>
   12bb0:	mov	r3, #0
   12bb4:	sub	r2, r8, r6
   12bb8:	ldr	r0, [pc, #-1312]	; 126a0 <ftello64@plt+0x1050>
   12bbc:	mov	r1, r6
   12bc0:	str	r3, [sp]
   12bc4:	bl	20fc0 <ftello64@plt+0xf970>
   12bc8:	cmn	r0, #2
   12bcc:	beq	120d8 <ftello64@plt+0xa88>
   12bd0:	cmn	r0, #1
   12bd4:	moveq	r0, #1
   12bd8:	add	r6, r6, r0
   12bdc:	b	12af8 <ftello64@plt+0x14a8>
   12be0:	ldrb	r3, [r6]
   12be4:	add	r3, r5, r3
   12be8:	ldrb	r3, [r3, #1140]	; 0x474
   12bec:	cmp	r3, #0
   12bf0:	movne	r3, r6
   12bf4:	bne	12c0c <ftello64@plt+0x15bc>
   12bf8:	add	r6, r6, #1
   12bfc:	b	12af8 <ftello64@plt+0x14a8>
   12c00:	cmp	r8, r3
   12c04:	mov	r6, r3
   12c08:	beq	12af8 <ftello64@plt+0x14a8>
   12c0c:	mov	r6, r3
   12c10:	add	r3, r3, #1
   12c14:	ldrb	r2, [r6]
   12c18:	add	r2, r5, r2
   12c1c:	ldrb	r2, [r2, #1140]	; 0x474
   12c20:	cmp	r2, #0
   12c24:	bne	12c00 <ftello64@plt+0x15b0>
   12c28:	b	12af8 <ftello64@plt+0x14a8>
   12c2c:	cmp	r6, r3
   12c30:	strcc	r6, [r5, #1500]	; 0x5dc
   12c34:	b	12b14 <ftello64@plt+0x14c4>
   12c38:	mov	r0, #1
   12c3c:	b	12b48 <ftello64@plt+0x14f8>
   12c40:	ldrb	r2, [r3, #-1]!
   12c44:	ldr	lr, [r9]
   12c48:	lsl	r2, r2, #1
   12c4c:	ldrh	r2, [lr, r2]
   12c50:	tst	r2, #8192	; 0x2000
   12c54:	bne	12c38 <ftello64@plt+0x15e8>
   12c58:	cmp	r0, #0
   12c5c:	strne	ip, [r5, #1500]	; 0x5dc
   12c60:	b	12b5c <ftello64@plt+0x150c>
   12c64:	mov	r3, #1
   12c68:	ldr	r2, [sp, #28]
   12c6c:	mov	r0, r1
   12c70:	cmp	r2, r1
   12c74:	bcc	12d84 <ftello64@plt+0x1734>
   12c78:	cmp	r3, #0
   12c7c:	strne	r1, [r5, #1512]	; 0x5e8
   12c80:	ldr	r3, [sp, #16]
   12c84:	str	r3, [r5, #1508]	; 0x5e4
   12c88:	ldr	r1, [r4, #1508]	; 0x5e4
   12c8c:	ldr	r2, [r4, #1512]	; 0x5e8
   12c90:	add	r3, r1, sl
   12c94:	cmp	r2, r3
   12c98:	bhi	12da8 <ftello64@plt+0x1758>
   12c9c:	cmp	r2, r1
   12ca0:	mov	r3, #0
   12ca4:	bls	12cc8 <ftello64@plt+0x1678>
   12ca8:	strb	r3, [r4, #1540]	; 0x604
   12cac:	ldr	r3, [sp, #24]
   12cb0:	ldr	r0, [r6, #12]
   12cb4:	cmp	r3, r1
   12cb8:	movcs	r3, #0
   12cbc:	movcc	r3, #1
   12cc0:	cmp	r0, #0
   12cc4:	moveq	r3, #0
   12cc8:	mov	r0, #0
   12ccc:	strb	r3, [r4, #1516]	; 0x5ec
   12cd0:	cmp	r1, r2
   12cd4:	mov	ip, r1
   12cd8:	bcc	12e50 <ftello64@plt+0x1800>
   12cdc:	cmp	r0, #0
   12ce0:	strne	r1, [r5, #1508]	; 0x5e4
   12ce4:	ldrb	r2, [r4, #529]	; 0x211
   12ce8:	cmp	r2, #0
   12cec:	beq	12e78 <ftello64@plt+0x1828>
   12cf0:	ldr	r3, [r4, #1124]	; 0x464
   12cf4:	ldr	r2, [r7, #-8]
   12cf8:	ldr	sl, [r7, #-16]
   12cfc:	ldr	r1, [r3, r2, lsl #2]
   12d00:	ldr	r3, [pc, #-1648]	; 12698 <ftello64@plt+0x1048>
   12d04:	cmp	r1, #0
   12d08:	moveq	r1, r3
   12d0c:	ldr	r3, [r7, #-12]
   12d10:	adds	sl, sl, #1
   12d14:	adc	r8, r3, #0
   12d18:	cmp	r2, #0
   12d1c:	ble	12d34 <ftello64@plt+0x16e4>
   12d20:	ldr	r3, [r4, #1128]	; 0x468
   12d24:	add	r3, r3, r2, lsl #3
   12d28:	ldrd	r2, [r3, #-8]
   12d2c:	subs	sl, sl, r2
   12d30:	sbc	r8, r8, r3
   12d34:	ldr	r0, [r4, #1472]	; 0x5c0
   12d38:	bl	11368 <stpcpy@plt>
   12d3c:	ldr	r3, [pc, #-1704]	; 1269c <ftello64@plt+0x104c>
   12d40:	mvn	r2, #0
   12d44:	mov	r1, #1
   12d48:	str	sl, [sp]
   12d4c:	str	r8, [sp, #4]
   12d50:	str	r0, [sp, #16]
   12d54:	bl	114e8 <__sprintf_chk@plt>
   12d58:	ldr	r3, [sp, #16]
   12d5c:	add	r0, r3, r0
   12d60:	str	r0, [r4, #1476]	; 0x5c4
   12d64:	ldr	r3, [r5, #532]	; 0x214
   12d68:	cmp	r3, #3
   12d6c:	ldrls	pc, [pc, r3, lsl #2]
   12d70:	b	1312c <ftello64@plt+0x1adc>
   12d74:	andeq	r2, r1, r0, ror #29
   12d78:	andeq	r2, r1, r0, ror #29
   12d7c:	andeq	r3, r1, r8, ror r1
   12d80:	muleq	r1, ip, r2
   12d84:	ldrb	r2, [r1, #-1]!
   12d88:	ldr	ip, [r9]
   12d8c:	lsl	r2, r2, #1
   12d90:	ldrh	r2, [ip, r2]
   12d94:	tst	r2, #8192	; 0x2000
   12d98:	bne	12c64 <ftello64@plt+0x1614>
   12d9c:	cmp	r3, #0
   12da0:	strne	r0, [r5, #1512]	; 0x5e8
   12da4:	b	12c80 <ftello64@plt+0x1630>
   12da8:	ldr	r0, [r4, #832]	; 0x340
   12dac:	cmp	r0, #0
   12db0:	beq	12de8 <ftello64@plt+0x1798>
   12db4:	mov	r3, #0
   12db8:	sub	r2, r2, r1
   12dbc:	ldr	r0, [pc, #-1828]	; 126a0 <ftello64@plt+0x1050>
   12dc0:	str	r3, [sp]
   12dc4:	bl	20fc0 <ftello64@plt+0xf970>
   12dc8:	cmn	r0, #2
   12dcc:	beq	120d8 <ftello64@plt+0xa88>
   12dd0:	ldr	r3, [r4, #1508]	; 0x5e4
   12dd4:	cmn	r0, #1
   12dd8:	moveq	r0, #1
   12ddc:	add	r0, r3, r0
   12de0:	str	r0, [r5, #1508]	; 0x5e4
   12de4:	b	12c88 <ftello64@plt+0x1638>
   12de8:	ldrb	r3, [r1]
   12dec:	add	r3, r4, r3
   12df0:	ldrb	r3, [r3, #1140]	; 0x474
   12df4:	cmp	r3, #0
   12df8:	addeq	r1, r1, #1
   12dfc:	streq	r1, [r4, #1508]	; 0x5e4
   12e00:	beq	12c88 <ftello64@plt+0x1638>
   12e04:	cmp	r1, r2
   12e08:	mov	ip, r1
   12e0c:	bcc	12e24 <ftello64@plt+0x17d4>
   12e10:	cmp	r0, #0
   12e14:	strne	r1, [r5, #1508]	; 0x5e4
   12e18:	b	12c88 <ftello64@plt+0x1638>
   12e1c:	mov	r0, #1
   12e20:	b	12e04 <ftello64@plt+0x17b4>
   12e24:	ldrb	r3, [ip]
   12e28:	add	r1, r1, #1
   12e2c:	add	r3, r5, r3
   12e30:	ldrb	r3, [r3, #1140]	; 0x474
   12e34:	cmp	r3, #0
   12e38:	bne	12e1c <ftello64@plt+0x17cc>
   12e3c:	cmp	r0, #0
   12e40:	strne	ip, [r5, #1508]	; 0x5e4
   12e44:	b	12c88 <ftello64@plt+0x1638>
   12e48:	mov	r0, #1
   12e4c:	b	12cd0 <ftello64@plt+0x1680>
   12e50:	ldrb	r3, [ip]
   12e54:	add	r1, r1, #1
   12e58:	ldr	lr, [r9]
   12e5c:	lsl	r3, r3, #1
   12e60:	ldrh	r3, [lr, r3]
   12e64:	tst	r3, #8192	; 0x2000
   12e68:	bne	12e48 <ftello64@plt+0x17f8>
   12e6c:	cmp	r0, #0
   12e70:	strne	ip, [r5, #1508]	; 0x5e4
   12e74:	b	12ce4 <ftello64@plt+0x1694>
   12e78:	ldrb	r0, [r4, #528]	; 0x210
   12e7c:	cmp	r0, #0
   12e80:	beq	12d64 <ftello64@plt+0x1714>
   12e84:	ldr	r1, [r7, #-16]
   12e88:	ldr	r3, [r4, #1520]	; 0x5f0
   12e8c:	add	r3, r3, r1
   12e90:	str	r3, [r4, #1472]	; 0x5c0
   12e94:	str	r3, [r4, #1476]	; 0x5c4
   12e98:	cmp	r3, r8
   12e9c:	mov	ip, r3
   12ea0:	bcc	12eb8 <ftello64@plt+0x1868>
   12ea4:	cmp	r2, #0
   12ea8:	strne	r3, [r5, #1476]	; 0x5c4
   12eac:	b	12d64 <ftello64@plt+0x1714>
   12eb0:	mov	r2, r0
   12eb4:	b	12e98 <ftello64@plt+0x1848>
   12eb8:	ldrb	r1, [ip]
   12ebc:	add	r3, r3, #1
   12ec0:	ldr	lr, [r9]
   12ec4:	lsl	r1, r1, #1
   12ec8:	ldrh	r1, [lr, r1]
   12ecc:	tst	r1, #8192	; 0x2000
   12ed0:	beq	12eb0 <ftello64@plt+0x1860>
   12ed4:	cmp	r2, #0
   12ed8:	strne	ip, [r5, #1476]	; 0x5c4
   12edc:	b	12d64 <ftello64@plt+0x1714>
   12ee0:	ldrb	r3, [r4, #536]	; 0x218
   12ee4:	cmp	r3, #0
   12ee8:	bne	12f30 <ftello64@plt+0x18e0>
   12eec:	ldrb	r3, [r4, #529]	; 0x211
   12ef0:	cmp	r3, #0
   12ef4:	ldr	r3, [pc, #-2104]	; 126c4 <ftello64@plt+0x1074>
   12ef8:	ldm	r3, {r0, r1}
   12efc:	beq	130c4 <ftello64@plt+0x1a74>
   12f00:	bl	13a90 <ftello64@plt+0x2440>
   12f04:	mov	r0, #58	; 0x3a
   12f08:	bl	1162c <putchar_unlocked@plt>
   12f0c:	ldr	r3, [r6, #4]
   12f10:	ldr	r0, [r4, #1436]	; 0x59c
   12f14:	ldr	r2, [r4, #1472]	; 0x5c0
   12f18:	add	r0, r0, r3
   12f1c:	ldr	r3, [r4, #1476]	; 0x5c4
   12f20:	sub	r3, r3, r2
   12f24:	sub	r0, r0, r3
   12f28:	sub	r0, r0, #1
   12f2c:	bl	13a70 <ftello64@plt+0x2420>
   12f30:	ldr	r2, [r4, #1496]	; 0x5d8
   12f34:	ldr	r3, [r4, #1500]	; 0x5dc
   12f38:	cmp	r2, r3
   12f3c:	bcs	130e8 <ftello64@plt+0x1a98>
   12f40:	ldr	r3, [pc, #-2200]	; 126b0 <ftello64@plt+0x1060>
   12f44:	ldm	r3, {r0, r1}
   12f48:	bl	13a90 <ftello64@plt+0x2440>
   12f4c:	ldrb	r3, [r4, #1504]	; 0x5e0
   12f50:	cmp	r3, #0
   12f54:	beq	12f68 <ftello64@plt+0x1918>
   12f58:	ldr	r3, [pc, #-2220]	; 126b4 <ftello64@plt+0x1064>
   12f5c:	ldr	r0, [r6, #12]
   12f60:	ldr	r1, [r3]
   12f64:	bl	1126c <fputs_unlocked@plt>
   12f68:	ldr	r0, [r6, #4]
   12f6c:	ldr	r3, [r4, #1480]	; 0x5c8
   12f70:	ldr	r2, [r4, #1532]	; 0x5fc
   12f74:	sub	r3, r3, r0
   12f78:	ldr	r0, [r4, #1536]	; 0x600
   12f7c:	sub	r0, r0, r2
   12f80:	ldr	r2, [r4, #1496]	; 0x5d8
   12f84:	sub	r0, r3, r0
   12f88:	ldrb	r3, [r4, #1540]	; 0x604
   12f8c:	cmp	r3, #0
   12f90:	ldrne	r3, [r4, #1492]	; 0x5d4
   12f94:	sub	r3, r0, r3
   12f98:	ldr	r0, [r4, #1500]	; 0x5dc
   12f9c:	sub	r0, r0, r2
   12fa0:	sub	r3, r3, r0
   12fa4:	ldrb	r0, [r4, #1504]	; 0x5e0
   12fa8:	cmp	r0, #0
   12fac:	ldrne	r0, [r4, #1492]	; 0x5d4
   12fb0:	sub	r0, r3, r0
   12fb4:	bl	13a70 <ftello64@plt+0x2420>
   12fb8:	ldrb	r3, [r4, #1540]	; 0x604
   12fbc:	cmp	r3, #0
   12fc0:	beq	12fd4 <ftello64@plt+0x1984>
   12fc4:	ldr	r3, [pc, #-2328]	; 126b4 <ftello64@plt+0x1064>
   12fc8:	ldr	r0, [r6, #12]
   12fcc:	ldr	r1, [r3]
   12fd0:	bl	1126c <fputs_unlocked@plt>
   12fd4:	ldr	r8, [pc, #-2356]	; 126a8 <ftello64@plt+0x1058>
   12fd8:	ldm	r8, {r0, r1}
   12fdc:	sub	r8, r8, #12
   12fe0:	bl	13a90 <ftello64@plt+0x2440>
   12fe4:	ldr	r0, [r6, #4]
   12fe8:	bl	13a70 <ftello64@plt+0x2420>
   12fec:	ldm	r8, {r0, r1}
   12ff0:	bl	13a90 <ftello64@plt+0x2440>
   12ff4:	ldrb	r3, [r4, #1528]	; 0x5f8
   12ff8:	cmp	r3, #0
   12ffc:	beq	13010 <ftello64@plt+0x19c0>
   13000:	ldr	r3, [pc, #-2388]	; 126b4 <ftello64@plt+0x1064>
   13004:	ldr	r0, [r6, #12]
   13008:	ldr	r1, [r3]
   1300c:	bl	1126c <fputs_unlocked@plt>
   13010:	ldr	r1, [r4, #1508]	; 0x5e4
   13014:	ldr	r2, [r4, #1512]	; 0x5e8
   13018:	cmp	r1, r2
   1301c:	bcs	1310c <ftello64@plt+0x1abc>
   13020:	ldr	r3, [r4, #1520]	; 0x5f0
   13024:	ldr	r0, [r4, #1524]	; 0x5f4
   13028:	sub	r0, r0, r3
   1302c:	ldr	r3, [r4, #1480]	; 0x5c8
   13030:	sub	r0, r3, r0
   13034:	ldrb	r3, [r4, #1528]	; 0x5f8
   13038:	cmp	r3, #0
   1303c:	ldrne	r3, [r4, #1492]	; 0x5d4
   13040:	sub	r3, r0, r3
   13044:	sub	r0, r2, r1
   13048:	sub	r3, r3, r0
   1304c:	ldrb	r0, [r4, #1516]	; 0x5ec
   13050:	cmp	r0, #0
   13054:	ldrne	r0, [r4, #1492]	; 0x5d4
   13058:	sub	r0, r3, r0
   1305c:	bl	13a70 <ftello64@plt+0x2420>
   13060:	ldrb	r3, [r4, #1516]	; 0x5ec
   13064:	cmp	r3, #0
   13068:	beq	1307c <ftello64@plt+0x1a2c>
   1306c:	ldr	r3, [pc, #-2496]	; 126b4 <ftello64@plt+0x1064>
   13070:	ldr	r0, [r6, #12]
   13074:	ldr	r1, [r3]
   13078:	bl	1126c <fputs_unlocked@plt>
   1307c:	ldr	r3, [pc, #-2500]	; 126c0 <ftello64@plt+0x1070>
   13080:	ldm	r3, {r0, r1}
   13084:	bl	13a90 <ftello64@plt+0x2440>
   13088:	ldrb	r3, [r4, #529]	; 0x211
   1308c:	cmp	r3, #0
   13090:	bne	130a0 <ftello64@plt+0x1a50>
   13094:	ldrb	r3, [r4, #528]	; 0x210
   13098:	cmp	r3, #0
   1309c:	beq	13124 <ftello64@plt+0x1ad4>
   130a0:	ldrb	r3, [r4, #536]	; 0x218
   130a4:	cmp	r3, #0
   130a8:	beq	13124 <ftello64@plt+0x1ad4>
   130ac:	ldr	r0, [r6, #4]
   130b0:	bl	13a70 <ftello64@plt+0x2420>
   130b4:	ldr	r3, [pc, #-2552]	; 126c4 <ftello64@plt+0x1074>
   130b8:	ldm	r3, {r0, r1}
   130bc:	bl	13a90 <ftello64@plt+0x2440>
   130c0:	b	13124 <ftello64@plt+0x1ad4>
   130c4:	bl	13a90 <ftello64@plt+0x2440>
   130c8:	ldr	r3, [r6, #4]
   130cc:	ldr	r0, [r4, #1436]	; 0x59c
   130d0:	ldr	r2, [r4, #1472]	; 0x5c0
   130d4:	add	r0, r0, r3
   130d8:	ldr	r3, [r4, #1476]	; 0x5c4
   130dc:	sub	r3, r3, r2
   130e0:	sub	r0, r0, r3
   130e4:	b	12f2c <ftello64@plt+0x18dc>
   130e8:	ldr	r0, [r6, #4]
   130ec:	ldr	r3, [r4, #1480]	; 0x5c8
   130f0:	ldr	r2, [r4, #1532]	; 0x5fc
   130f4:	sub	r3, r3, r0
   130f8:	ldr	r0, [r4, #1536]	; 0x600
   130fc:	sub	r0, r0, r2
   13100:	sub	r3, r3, r0
   13104:	ldrb	r0, [r4, #1540]	; 0x604
   13108:	b	12fa8 <ftello64@plt+0x1958>
   1310c:	ldrb	r3, [r4, #529]	; 0x211
   13110:	cmp	r3, #0
   13114:	bne	13140 <ftello64@plt+0x1af0>
   13118:	ldrb	r3, [r4, #528]	; 0x210
   1311c:	cmp	r3, #0
   13120:	bne	13140 <ftello64@plt+0x1af0>
   13124:	mov	r0, #10
   13128:	bl	1162c <putchar_unlocked@plt>
   1312c:	ldr	r3, [sp, #20]
   13130:	add	r7, r7, #32
   13134:	add	r3, r3, #1
   13138:	str	r3, [sp, #20]
   1313c:	b	11ee4 <ftello64@plt+0x894>
   13140:	ldrb	r3, [r4, #536]	; 0x218
   13144:	cmp	r3, #0
   13148:	beq	13088 <ftello64@plt+0x1a38>
   1314c:	ldr	r3, [r4, #1520]	; 0x5f0
   13150:	ldr	r0, [r4, #1524]	; 0x5f4
   13154:	sub	r0, r0, r3
   13158:	ldr	r3, [r4, #1480]	; 0x5c8
   1315c:	sub	r3, r3, r0
   13160:	ldrb	r0, [r4, #1528]	; 0x5f8
   13164:	cmp	r0, #0
   13168:	ldrne	r0, [r4, #1492]	; 0x5d4
   1316c:	sub	r0, r3, r0
   13170:	bl	13a70 <ftello64@plt+0x2420>
   13174:	b	13088 <ftello64@plt+0x1a38>
   13178:	ldr	r1, [pc, #-2780]	; 126a4 <ftello64@plt+0x1054>
   1317c:	mov	r0, #1
   13180:	ldr	r2, [r6, #16]
   13184:	bl	11524 <__printf_chk@plt>
   13188:	ldr	r3, [pc, #-2784]	; 126b0 <ftello64@plt+0x1060>
   1318c:	ldr	r8, [pc, #-2784]	; 126b4 <ftello64@plt+0x1064>
   13190:	ldm	r3, {r0, r1}
   13194:	bl	13a90 <ftello64@plt+0x2440>
   13198:	ldrb	r3, [r4, #1504]	; 0x5e0
   1319c:	cmp	r3, #0
   131a0:	beq	131b0 <ftello64@plt+0x1b60>
   131a4:	ldr	r1, [r8]
   131a8:	ldr	r0, [r6, #12]
   131ac:	bl	1126c <fputs_unlocked@plt>
   131b0:	mov	r0, #34	; 0x22
   131b4:	bl	1162c <putchar_unlocked@plt>
   131b8:	ldr	r0, [pc, #-2836]	; 126ac <ftello64@plt+0x105c>
   131bc:	ldr	r1, [r8]
   131c0:	bl	1126c <fputs_unlocked@plt>
   131c4:	ldrb	r3, [r4, #1540]	; 0x604
   131c8:	cmp	r3, #0
   131cc:	beq	131dc <ftello64@plt+0x1b8c>
   131d0:	ldr	r1, [r8]
   131d4:	ldr	r0, [r6, #12]
   131d8:	bl	1126c <fputs_unlocked@plt>
   131dc:	ldr	sl, [pc, #-2876]	; 126a8 <ftello64@plt+0x1058>
   131e0:	ldm	sl, {r0, r1}
   131e4:	sub	sl, sl, #12
   131e8:	bl	13a90 <ftello64@plt+0x2440>
   131ec:	mov	r0, #34	; 0x22
   131f0:	bl	1162c <putchar_unlocked@plt>
   131f4:	ldr	r0, [pc, #-2896]	; 126ac <ftello64@plt+0x105c>
   131f8:	ldr	r1, [r8]
   131fc:	bl	1126c <fputs_unlocked@plt>
   13200:	ldm	sl, {r0, r1}
   13204:	bl	13a90 <ftello64@plt+0x2440>
   13208:	ldrb	r3, [r4, #1528]	; 0x5f8
   1320c:	cmp	r3, #0
   13210:	beq	13220 <ftello64@plt+0x1bd0>
   13214:	ldr	r1, [r8]
   13218:	ldr	r0, [r6, #12]
   1321c:	bl	1126c <fputs_unlocked@plt>
   13220:	mov	r0, #34	; 0x22
   13224:	bl	1162c <putchar_unlocked@plt>
   13228:	ldr	r0, [pc, #-2948]	; 126ac <ftello64@plt+0x105c>
   1322c:	ldr	r1, [r8]
   13230:	bl	1126c <fputs_unlocked@plt>
   13234:	ldrb	r3, [r4, #1516]	; 0x5ec
   13238:	cmp	r3, #0
   1323c:	beq	1324c <ftello64@plt+0x1bfc>
   13240:	ldr	r1, [r8]
   13244:	ldr	r0, [r6, #12]
   13248:	bl	1126c <fputs_unlocked@plt>
   1324c:	ldr	r3, [pc, #-2964]	; 126c0 <ftello64@plt+0x1070>
   13250:	ldm	r3, {r0, r1}
   13254:	bl	13a90 <ftello64@plt+0x2440>
   13258:	mov	r0, #34	; 0x22
   1325c:	bl	1162c <putchar_unlocked@plt>
   13260:	ldrb	r3, [r4, #529]	; 0x211
   13264:	cmp	r3, #0
   13268:	bne	13278 <ftello64@plt+0x1c28>
   1326c:	ldrb	r3, [r4, #528]	; 0x210
   13270:	cmp	r3, #0
   13274:	beq	13124 <ftello64@plt+0x1ad4>
   13278:	ldr	r0, [pc, #-3028]	; 126ac <ftello64@plt+0x105c>
   1327c:	ldr	r1, [r8]
   13280:	bl	1126c <fputs_unlocked@plt>
   13284:	ldr	r3, [pc, #-3016]	; 126c4 <ftello64@plt+0x1074>
   13288:	ldm	r3, {r0, r1}
   1328c:	bl	13a90 <ftello64@plt+0x2440>
   13290:	mov	r0, #34	; 0x22
   13294:	bl	1162c <putchar_unlocked@plt>
   13298:	b	13124 <ftello64@plt+0x1ad4>
   1329c:	ldr	sl, [pc, #-3060]	; 126b0 <ftello64@plt+0x1060>
   132a0:	mov	r0, #1
   132a4:	ldr	r8, [pc, #-3064]	; 126b4 <ftello64@plt+0x1064>
   132a8:	ldr	r1, [pc, #-3064]	; 126b8 <ftello64@plt+0x1068>
   132ac:	ldr	r2, [fp, #16]
   132b0:	bl	11524 <__printf_chk@plt>
   132b4:	mov	r0, #123	; 0x7b
   132b8:	bl	1162c <putchar_unlocked@plt>
   132bc:	ldm	sl, {r0, r1}
   132c0:	bl	13a90 <ftello64@plt+0x2440>
   132c4:	ldr	r0, [pc, #-3088]	; 126bc <ftello64@plt+0x106c>
   132c8:	ldr	r1, [r8]
   132cc:	bl	1126c <fputs_unlocked@plt>
   132d0:	add	r3, sl, #36	; 0x24
   132d4:	ldm	r3, {r0, r1}
   132d8:	bl	13a90 <ftello64@plt+0x2440>
   132dc:	ldr	r0, [pc, #-3112]	; 126bc <ftello64@plt+0x106c>
   132e0:	ldr	r1, [r8]
   132e4:	bl	1126c <fputs_unlocked@plt>
   132e8:	ldr	r3, [r4, #832]	; 0x340
   132ec:	ldr	r6, [r4, #1520]	; 0x5f0
   132f0:	ldr	r2, [r4, #1524]	; 0x5f4
   132f4:	cmp	r3, #0
   132f8:	str	r6, [sp, #72]	; 0x48
   132fc:	str	r2, [sp, #84]	; 0x54
   13300:	beq	133b0 <ftello64@plt+0x1d60>
   13304:	mov	r3, #0
   13308:	sub	r2, r2, r6
   1330c:	mov	r1, r6
   13310:	sub	r0, sl, #660	; 0x294
   13314:	str	r3, [sp]
   13318:	bl	20fc0 <ftello64@plt+0xf970>
   1331c:	cmn	r0, #2
   13320:	beq	120d8 <ftello64@plt+0xa88>
   13324:	cmn	r0, #1
   13328:	moveq	r0, #1
   1332c:	add	r0, r6, r0
   13330:	add	r3, sp, #72	; 0x48
   13334:	str	r0, [sp, #76]	; 0x4c
   13338:	str	r0, [sp, #80]	; 0x50
   1333c:	ldm	r3, {r0, r1}
   13340:	bl	13a90 <ftello64@plt+0x2440>
   13344:	ldr	r0, [pc, #-3216]	; 126bc <ftello64@plt+0x106c>
   13348:	ldr	r1, [r8]
   1334c:	bl	1126c <fputs_unlocked@plt>
   13350:	add	r3, sp, #80	; 0x50
   13354:	ldm	r3, {r0, r1}
   13358:	bl	13a90 <ftello64@plt+0x2440>
   1335c:	ldr	r0, [pc, #-3240]	; 126bc <ftello64@plt+0x106c>
   13360:	ldr	r1, [r8]
   13364:	bl	1126c <fputs_unlocked@plt>
   13368:	ldr	r3, [pc, #-3248]	; 126c0 <ftello64@plt+0x1070>
   1336c:	ldm	r3, {r0, r1}
   13370:	bl	13a90 <ftello64@plt+0x2440>
   13374:	mov	r0, #125	; 0x7d
   13378:	bl	1162c <putchar_unlocked@plt>
   1337c:	ldrb	r3, [r4, #529]	; 0x211
   13380:	cmp	r3, #0
   13384:	bne	13394 <ftello64@plt+0x1d44>
   13388:	ldrb	r3, [r4, #528]	; 0x210
   1338c:	cmp	r3, #0
   13390:	beq	13124 <ftello64@plt+0x1ad4>
   13394:	mov	r0, #123	; 0x7b
   13398:	bl	1162c <putchar_unlocked@plt>
   1339c:	ldr	r3, [pc, #-3296]	; 126c4 <ftello64@plt+0x1074>
   133a0:	ldm	r3, {r0, r1}
   133a4:	bl	13a90 <ftello64@plt+0x2440>
   133a8:	mov	r0, #125	; 0x7d
   133ac:	b	13294 <ftello64@plt+0x1c44>
   133b0:	ldrb	r3, [r6]
   133b4:	add	r3, r4, r3
   133b8:	ldrb	r3, [r3, #1140]	; 0x474
   133bc:	cmp	r3, #0
   133c0:	addeq	r0, r6, #1
   133c4:	beq	13330 <ftello64@plt+0x1ce0>
   133c8:	cmp	r2, r6
   133cc:	mov	r0, r6
   133d0:	bls	13330 <ftello64@plt+0x1ce0>
   133d4:	ldrb	r3, [r0]
   133d8:	add	r6, r6, #1
   133dc:	add	r3, r4, r3
   133e0:	ldrb	r3, [r3, #1140]	; 0x474
   133e4:	cmp	r3, #0
   133e8:	bne	133c8 <ftello64@plt+0x1d78>
   133ec:	b	13330 <ftello64@plt+0x1ce0>
   133f0:	mov	fp, #0
   133f4:	mov	lr, #0
   133f8:	pop	{r1}		; (ldr r1, [sp], #4)
   133fc:	mov	r2, sp
   13400:	push	{r2}		; (str r2, [sp, #-4]!)
   13404:	push	{r0}		; (str r0, [sp, #-4]!)
   13408:	ldr	ip, [pc, #16]	; 13420 <ftello64@plt+0x1dd0>
   1340c:	push	{ip}		; (str ip, [sp, #-4]!)
   13410:	ldr	r0, [pc, #12]	; 13424 <ftello64@plt+0x1dd4>
   13414:	ldr	r3, [pc, #12]	; 13428 <ftello64@plt+0x1dd8>
   13418:	bl	11458 <__libc_start_main@plt>
   1341c:	bl	11614 <abort@plt>
   13420:	andeq	r3, r2, r0, lsr fp
   13424:	andeq	r1, r1, r4, ror r6
   13428:	ldrdeq	r3, [r2], -r0
   1342c:	ldr	r3, [pc, #20]	; 13448 <ftello64@plt+0x1df8>
   13430:	ldr	r2, [pc, #20]	; 1344c <ftello64@plt+0x1dfc>
   13434:	add	r3, pc, r3
   13438:	ldr	r2, [r3, r2]
   1343c:	cmp	r2, #0
   13440:	bxeq	lr
   13444:	b	11470 <__gmon_start__@plt>
   13448:	andeq	r1, r2, r4, asr #23
   1344c:	andeq	r0, r0, r4, ror #2
   13450:	ldr	r0, [pc, #24]	; 13470 <ftello64@plt+0x1e20>
   13454:	ldr	r3, [pc, #24]	; 13474 <ftello64@plt+0x1e24>
   13458:	cmp	r3, r0
   1345c:	bxeq	lr
   13460:	ldr	r3, [pc, #16]	; 13478 <ftello64@plt+0x1e28>
   13464:	cmp	r3, #0
   13468:	bxeq	lr
   1346c:	bx	r3
   13470:	ldrdeq	r5, [r3], -r0
   13474:	ldrdeq	r5, [r3], -r0
   13478:	andeq	r0, r0, r0
   1347c:	ldr	r0, [pc, #36]	; 134a8 <ftello64@plt+0x1e58>
   13480:	ldr	r1, [pc, #36]	; 134ac <ftello64@plt+0x1e5c>
   13484:	sub	r1, r1, r0
   13488:	asr	r1, r1, #2
   1348c:	add	r1, r1, r1, lsr #31
   13490:	asrs	r1, r1, #1
   13494:	bxeq	lr
   13498:	ldr	r3, [pc, #16]	; 134b0 <ftello64@plt+0x1e60>
   1349c:	cmp	r3, #0
   134a0:	bxeq	lr
   134a4:	bx	r3
   134a8:	ldrdeq	r5, [r3], -r0
   134ac:	ldrdeq	r5, [r3], -r0
   134b0:	andeq	r0, r0, r0
   134b4:	push	{r4, lr}
   134b8:	ldr	r4, [pc, #24]	; 134d8 <ftello64@plt+0x1e88>
   134bc:	ldrb	r3, [r4]
   134c0:	cmp	r3, #0
   134c4:	popne	{r4, pc}
   134c8:	bl	13450 <ftello64@plt+0x1e00>
   134cc:	mov	r3, #1
   134d0:	strb	r3, [r4]
   134d4:	pop	{r4, pc}
   134d8:	strdeq	r5, [r3], -r4
   134dc:	b	1347c <ftello64@plt+0x1e2c>
   134e0:	ldr	ip, [pc, #160]	; 13588 <ftello64@plt+0x1f38>
   134e4:	push	{r4, r5, r6, lr}
   134e8:	ldr	lr, [r0, #4]
   134ec:	ldr	r4, [r1, #4]
   134f0:	ldrb	r2, [ip]
   134f4:	cmp	r4, lr
   134f8:	movlt	r6, r4
   134fc:	movge	r6, lr
   13500:	cmp	r2, #0
   13504:	bne	13580 <ftello64@plt+0x1f30>
   13508:	cmp	r2, r6
   1350c:	bge	13564 <ftello64@plt+0x1f14>
   13510:	ldr	r3, [r0]
   13514:	ldr	ip, [r1]
   13518:	ldrb	r3, [r3, r2]
   1351c:	ldrb	ip, [ip, r2]
   13520:	subs	r3, r3, ip
   13524:	bne	13578 <ftello64@plt+0x1f28>
   13528:	add	r2, r2, #1
   1352c:	b	13508 <ftello64@plt+0x1eb8>
   13530:	ldr	r3, [r0]
   13534:	ldr	r5, [r1]
   13538:	ldrb	r3, [r3, r2]
   1353c:	ldrb	r5, [r5, r2]
   13540:	add	r3, ip, r3
   13544:	ldrb	r3, [r3, #1]
   13548:	add	r5, ip, r5
   1354c:	ldrb	r5, [r5, #1]
   13550:	subs	r3, r3, r5
   13554:	bne	13578 <ftello64@plt+0x1f28>
   13558:	add	r2, r2, #1
   1355c:	cmp	r2, r6
   13560:	blt	13530 <ftello64@plt+0x1ee0>
   13564:	cmp	r4, lr
   13568:	mvngt	r3, #0
   1356c:	bgt	13578 <ftello64@plt+0x1f28>
   13570:	movlt	r3, #1
   13574:	movge	r3, #0
   13578:	mov	r0, r3
   1357c:	pop	{r4, r5, r6, pc}
   13580:	mov	r2, #0
   13584:	b	1355c <ftello64@plt+0x1f0c>
   13588:	strdeq	r5, [r3], -r8
   1358c:	push	{r4, r5, r6, r7, r8, lr}
   13590:	mov	r8, r0
   13594:	mov	r7, r1
   13598:	mov	r6, #0
   1359c:	ldr	r4, [r1, #8]
   135a0:	sub	r4, r4, #1
   135a4:	cmp	r6, r4
   135a8:	ble	135b4 <ftello64@plt+0x1f64>
   135ac:	mov	r0, #0
   135b0:	pop	{r4, r5, r6, r7, r8, pc}
   135b4:	ldr	r1, [r7]
   135b8:	add	r5, r6, r4
   135bc:	mov	r0, r8
   135c0:	asr	r5, r5, #1
   135c4:	add	r1, r1, r5, lsl #3
   135c8:	bl	134e0 <ftello64@plt+0x1e90>
   135cc:	cmp	r0, #0
   135d0:	sublt	r4, r5, #1
   135d4:	blt	135a4 <ftello64@plt+0x1f54>
   135d8:	addne	r6, r5, #1
   135dc:	bne	135a4 <ftello64@plt+0x1f54>
   135e0:	mov	r0, #1
   135e4:	pop	{r4, r5, r6, r7, r8, pc}
   135e8:	push	{r4, lr}
   135ec:	bl	114d0 <__errno_location@plt>
   135f0:	ldr	r4, [r0]
   135f4:	mov	r2, #5
   135f8:	mov	r0, #0
   135fc:	ldr	r1, [pc, #16]	; 13614 <ftello64@plt+0x1fc4>
   13600:	bl	11380 <dcgettext@plt>
   13604:	mov	r2, r0
   13608:	mov	r0, #1
   1360c:	mov	r1, r4
   13610:	bl	11428 <error@plt>
   13614:	andeq	r3, r2, r4, ror #25
   13618:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1361c:	mov	r4, r0
   13620:	mov	r5, #92	; 0x5c
   13624:	mov	r6, #120	; 0x78
   13628:	mov	r7, #10
   1362c:	mov	r8, #13
   13630:	mov	r9, #7
   13634:	mov	sl, #8
   13638:	ldrb	r2, [r0]
   1363c:	cmp	r2, #0
   13640:	bne	13650 <ftello64@plt+0x2000>
   13644:	strb	r2, [r4]
   13648:	add	sp, sp, #12
   1364c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13650:	cmp	r2, #92	; 0x5c
   13654:	add	r3, r0, #1
   13658:	bne	13800 <ftello64@plt+0x21b0>
   1365c:	ldrb	r2, [r0, #1]
   13660:	cmp	r2, #102	; 0x66
   13664:	beq	137f0 <ftello64@plt+0x21a0>
   13668:	bhi	136d8 <ftello64@plt+0x2088>
   1366c:	cmp	r2, #97	; 0x61
   13670:	beq	137dc <ftello64@plt+0x218c>
   13674:	bhi	136ac <ftello64@plt+0x205c>
   13678:	cmp	r2, #0
   1367c:	beq	13700 <ftello64@plt+0x20b0>
   13680:	cmp	r2, #48	; 0x30
   13684:	addeq	r2, r0, #2
   13688:	moveq	ip, #0
   1368c:	addeq	r0, r0, #5
   13690:	beq	137bc <ftello64@plt+0x216c>
   13694:	mov	r2, r4
   13698:	add	r3, r0, #2
   1369c:	strb	r5, [r2], #2
   136a0:	ldrb	r1, [r0, #1]
   136a4:	strb	r1, [r4, #1]
   136a8:	b	13764 <ftello64@plt+0x2114>
   136ac:	cmp	r2, #98	; 0x62
   136b0:	beq	137e8 <ftello64@plt+0x2198>
   136b4:	cmp	r2, #99	; 0x63
   136b8:	moveq	r2, r3
   136bc:	bne	13694 <ftello64@plt+0x2044>
   136c0:	mov	r3, r2
   136c4:	add	r2, r2, #1
   136c8:	ldrb	r1, [r3]
   136cc:	cmp	r1, #0
   136d0:	bne	136c0 <ftello64@plt+0x2070>
   136d4:	b	13700 <ftello64@plt+0x20b0>
   136d8:	cmp	r2, #116	; 0x74
   136dc:	add	r3, r0, #2
   136e0:	beq	137fc <ftello64@plt+0x21ac>
   136e4:	bhi	13708 <ftello64@plt+0x20b8>
   136e8:	cmp	r2, #110	; 0x6e
   136ec:	strbeq	r7, [r4], #1
   136f0:	beq	13700 <ftello64@plt+0x20b0>
   136f4:	cmp	r2, #114	; 0x72
   136f8:	strbeq	r8, [r4], #1
   136fc:	bne	13694 <ftello64@plt+0x2044>
   13700:	mov	r0, r3
   13704:	b	13638 <ftello64@plt+0x1fe8>
   13708:	cmp	r2, #118	; 0x76
   1370c:	beq	13808 <ftello64@plt+0x21b8>
   13710:	cmp	r2, #120	; 0x78
   13714:	bne	13694 <ftello64@plt+0x2044>
   13718:	str	r3, [sp, #4]
   1371c:	bl	11494 <__ctype_b_loc@plt>
   13720:	ldr	r3, [sp, #4]
   13724:	mov	ip, #0
   13728:	ldr	fp, [r0]
   1372c:	mov	r0, ip
   13730:	mov	r1, r3
   13734:	ldrb	r2, [r1]
   13738:	mov	r3, r1
   1373c:	add	r1, r1, #1
   13740:	lsl	lr, r2, #1
   13744:	ldrh	lr, [fp, lr]
   13748:	tst	lr, #4096	; 0x1000
   1374c:	bne	1376c <ftello64@plt+0x211c>
   13750:	cmp	ip, #0
   13754:	moveq	r2, r4
   13758:	strbeq	r5, [r2], #2
   1375c:	strbeq	r6, [r4, #1]
   13760:	bne	137a4 <ftello64@plt+0x2154>
   13764:	mov	r4, r2
   13768:	b	13700 <ftello64@plt+0x20b0>
   1376c:	sub	r3, r2, #97	; 0x61
   13770:	lsl	r0, r0, #4
   13774:	cmp	r3, #5
   13778:	subls	r2, r2, #87	; 0x57
   1377c:	bls	13790 <ftello64@plt+0x2140>
   13780:	sub	r3, r2, #65	; 0x41
   13784:	cmp	r3, #5
   13788:	subls	r2, r2, #55	; 0x37
   1378c:	subhi	r2, r2, #48	; 0x30
   13790:	add	ip, ip, #1
   13794:	add	r0, r0, r2
   13798:	cmp	ip, #3
   1379c:	mov	r3, r1
   137a0:	bne	13734 <ftello64@plt+0x20e4>
   137a4:	strb	r0, [r4], #1
   137a8:	b	13700 <ftello64@plt+0x20b0>
   137ac:	cmp	r2, r0
   137b0:	add	ip, r1, ip, lsl #3
   137b4:	mov	r3, r2
   137b8:	beq	137d4 <ftello64@plt+0x2184>
   137bc:	mov	r3, r2
   137c0:	ldrb	r1, [r2], #1
   137c4:	sub	r1, r1, #48	; 0x30
   137c8:	uxtb	lr, r1
   137cc:	cmp	lr, #7
   137d0:	bls	137ac <ftello64@plt+0x215c>
   137d4:	strb	ip, [r4], #1
   137d8:	b	13700 <ftello64@plt+0x20b0>
   137dc:	strb	r9, [r4], #1
   137e0:	add	r3, r0, #2
   137e4:	b	13700 <ftello64@plt+0x20b0>
   137e8:	strb	sl, [r4], #1
   137ec:	b	137e0 <ftello64@plt+0x2190>
   137f0:	mov	r3, #12
   137f4:	strb	r3, [r4], #1
   137f8:	b	137e0 <ftello64@plt+0x2190>
   137fc:	mov	r2, #9
   13800:	strb	r2, [r4], #1
   13804:	b	13700 <ftello64@plt+0x20b0>
   13808:	mov	r2, #11
   1380c:	b	13800 <ftello64@plt+0x21b0>
   13810:	add	r3, r0, #36	; 0x24
   13814:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   13818:	mov	r4, r0
   1381c:	mov	r5, #0
   13820:	ldr	r6, [r4], #4
   13824:	str	r5, [r0, #4]
   13828:	str	r3, [r0, #20]
   1382c:	ldr	r3, [pc, #116]	; 138a8 <ftello64@plt+0x2258>
   13830:	str	r5, [r0, #8]
   13834:	ldrb	r2, [r3], #1
   13838:	cmp	r2, r5
   1383c:	moveq	r3, r5
   13840:	str	r3, [r0, #24]
   13844:	mov	r0, r6
   13848:	bl	114b8 <strlen@plt>
   1384c:	mov	r1, r0
   13850:	mov	r2, r4
   13854:	mov	r0, r6
   13858:	bl	207f0 <ftello64@plt+0xf1a0>
   1385c:	subs	r7, r0, #0
   13860:	beq	13898 <ftello64@plt+0x2248>
   13864:	mov	r2, #5
   13868:	ldr	r1, [pc, #60]	; 138ac <ftello64@plt+0x225c>
   1386c:	mov	r0, r5
   13870:	bl	11380 <dcgettext@plt>
   13874:	mov	r4, r0
   13878:	mov	r0, r6
   1387c:	bl	15fd8 <ftello64@plt+0x4988>
   13880:	mov	r3, r7
   13884:	mov	r2, r4
   13888:	str	r0, [sp]
   1388c:	mov	r1, r5
   13890:	mov	r0, #1
   13894:	bl	11428 <error@plt>
   13898:	mov	r0, r4
   1389c:	add	sp, sp, #12
   138a0:	pop	{r4, r5, r6, r7, lr}
   138a4:	b	20874 <ftello64@plt+0xf224>
   138a8:	strdeq	r5, [r3], -r8
   138ac:	andeq	r3, r2, r8, lsl #26
   138b0:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   138b4:	subs	r6, r0, #0
   138b8:	mov	r4, r1
   138bc:	beq	138dc <ftello64@plt+0x228c>
   138c0:	ldrb	r3, [r6]
   138c4:	cmp	r3, #0
   138c8:	beq	138dc <ftello64@plt+0x228c>
   138cc:	ldr	r1, [pc, #172]	; 13980 <ftello64@plt+0x2330>
   138d0:	bl	112b4 <strcmp@plt>
   138d4:	cmp	r0, #0
   138d8:	bne	13938 <ftello64@plt+0x22e8>
   138dc:	ldr	r3, [pc, #160]	; 13984 <ftello64@plt+0x2334>
   138e0:	add	r2, sp, #4
   138e4:	mov	r1, #0
   138e8:	mov	r5, #1
   138ec:	ldr	r0, [r3]
   138f0:	bl	15fe4 <ftello64@plt+0x4994>
   138f4:	str	r0, [r4]
   138f8:	ldr	r7, [r4]
   138fc:	cmp	r7, #0
   13900:	bne	13954 <ftello64@plt+0x2304>
   13904:	bl	114d0 <__errno_location@plt>
   13908:	ldr	r4, [r0]
   1390c:	cmp	r5, #0
   13910:	mov	r1, #3
   13914:	mov	r0, r7
   13918:	ldr	r2, [pc, #96]	; 13980 <ftello64@plt+0x2330>
   1391c:	moveq	r2, r6
   13920:	bl	15e98 <ftello64@plt+0x4848>
   13924:	mov	r3, r0
   13928:	ldr	r2, [pc, #88]	; 13988 <ftello64@plt+0x2338>
   1392c:	mov	r0, #1
   13930:	mov	r1, r4
   13934:	bl	11428 <error@plt>
   13938:	add	r2, sp, #4
   1393c:	mov	r1, #0
   13940:	mov	r0, r6
   13944:	mov	r5, #0
   13948:	bl	16224 <ftello64@plt+0x4bd4>
   1394c:	str	r0, [r4]
   13950:	b	138f8 <ftello64@plt+0x22a8>
   13954:	cmp	r5, #0
   13958:	beq	13968 <ftello64@plt+0x2318>
   1395c:	ldr	r3, [pc, #32]	; 13984 <ftello64@plt+0x2334>
   13960:	ldr	r0, [r3]
   13964:	bl	115c0 <clearerr_unlocked@plt>
   13968:	ldr	r3, [r4]
   1396c:	ldr	r2, [sp, #4]
   13970:	add	r3, r3, r2
   13974:	str	r3, [r4, #4]
   13978:	add	sp, sp, #12
   1397c:	pop	{r4, r5, r6, r7, pc}
   13980:	andeq	r4, r2, fp, lsr #15
   13984:	andeq	r5, r3, r8, ror #3
   13988:	andeq	r4, r2, r9, asr #14
   1398c:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   13990:	mov	r4, r1
   13994:	mov	r1, sp
   13998:	add	r7, r4, #4
   1399c:	bl	138b0 <ftello64@plt+0x2260>
   139a0:	ldr	r6, [sp]
   139a4:	mov	r3, #0
   139a8:	str	r3, [r4]
   139ac:	str	r3, [r4, #4]
   139b0:	str	r3, [r4, #8]
   139b4:	ldr	r2, [sp, #4]
   139b8:	cmp	r2, r6
   139bc:	bls	13a44 <ftello64@plt+0x23f4>
   139c0:	mov	r3, r6
   139c4:	b	139d4 <ftello64@plt+0x2384>
   139c8:	cmp	r2, r3
   139cc:	mov	r5, r3
   139d0:	beq	13a60 <ftello64@plt+0x2410>
   139d4:	mov	r5, r3
   139d8:	ldrb	r1, [r3], #1
   139dc:	cmp	r1, #10
   139e0:	bne	139c8 <ftello64@plt+0x2378>
   139e4:	cmp	r6, r5
   139e8:	bcs	13a30 <ftello64@plt+0x23e0>
   139ec:	ldr	r3, [r4, #4]
   139f0:	ldr	r2, [r4, #8]
   139f4:	cmp	r2, r3
   139f8:	bne	13a10 <ftello64@plt+0x23c0>
   139fc:	mov	r2, #8
   13a00:	mov	r1, r7
   13a04:	ldr	r0, [r4]
   13a08:	bl	2192c <ftello64@plt+0x102dc>
   13a0c:	str	r0, [r4]
   13a10:	ldr	r2, [r4]
   13a14:	ldr	r3, [r4, #8]
   13a18:	add	r1, r2, r3, lsl #3
   13a1c:	str	r6, [r2, r3, lsl #3]
   13a20:	sub	r6, r5, r6
   13a24:	add	r3, r3, #1
   13a28:	str	r6, [r1, #4]
   13a2c:	str	r3, [r4, #8]
   13a30:	ldr	r3, [sp, #4]
   13a34:	cmp	r3, r5
   13a38:	addhi	r5, r5, #1
   13a3c:	mov	r6, r5
   13a40:	b	139b4 <ftello64@plt+0x2364>
   13a44:	ldr	r3, [pc, #32]	; 13a6c <ftello64@plt+0x241c>
   13a48:	mov	r2, #8
   13a4c:	ldr	r0, [r4]
   13a50:	ldr	r1, [r4, #8]
   13a54:	bl	115d8 <qsort@plt>
   13a58:	add	sp, sp, #12
   13a5c:	pop	{r4, r5, r6, r7, pc}
   13a60:	cmp	r6, r3
   13a64:	bcc	139ec <ftello64@plt+0x239c>
   13a68:	b	13a3c <ftello64@plt+0x23ec>
   13a6c:	andeq	r3, r1, r0, ror #9
   13a70:	push	{r4, lr}
   13a74:	mov	r4, r0
   13a78:	cmp	r4, #0
   13a7c:	pople	{r4, pc}
   13a80:	mov	r0, #32
   13a84:	sub	r4, r4, #1
   13a88:	bl	1162c <putchar_unlocked@plt>
   13a8c:	b	13a78 <ftello64@plt+0x2428>
   13a90:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   13a94:	add	r3, sp, #8
   13a98:	ldr	r6, [pc, #180]	; 13b54 <ftello64@plt+0x2504>
   13a9c:	stmdb	r3, {r0, r1}
   13aa0:	ldr	r7, [pc, #176]	; 13b58 <ftello64@plt+0x2508>
   13aa4:	ldr	r8, [pc, #176]	; 13b5c <ftello64@plt+0x250c>
   13aa8:	ldr	r5, [sp]
   13aac:	ldr	r3, [sp, #4]
   13ab0:	cmp	r3, r5
   13ab4:	bhi	13ac0 <ftello64@plt+0x2470>
   13ab8:	add	sp, sp, #8
   13abc:	pop	{r4, r5, r6, r7, r8, pc}
   13ac0:	ldrb	r4, [r5], #1
   13ac4:	add	r3, r6, r4
   13ac8:	ldrb	r3, [r3, #257]	; 0x101
   13acc:	cmp	r3, #0
   13ad0:	beq	13b28 <ftello64@plt+0x24d8>
   13ad4:	cmp	r4, #92	; 0x5c
   13ad8:	beq	13b44 <ftello64@plt+0x24f4>
   13adc:	bhi	13b00 <ftello64@plt+0x24b0>
   13ae0:	cmp	r4, #34	; 0x22
   13ae4:	beq	13b20 <ftello64@plt+0x24d0>
   13ae8:	bcc	13af4 <ftello64@plt+0x24a4>
   13aec:	cmp	r4, #38	; 0x26
   13af0:	bls	13b18 <ftello64@plt+0x24c8>
   13af4:	mov	r0, #32
   13af8:	bl	1162c <putchar_unlocked@plt>
   13afc:	b	13aac <ftello64@plt+0x245c>
   13b00:	cmp	r4, #123	; 0x7b
   13b04:	beq	13b30 <ftello64@plt+0x24e0>
   13b08:	cmp	r4, #125	; 0x7d
   13b0c:	beq	13b30 <ftello64@plt+0x24e0>
   13b10:	cmp	r4, #95	; 0x5f
   13b14:	bne	13af4 <ftello64@plt+0x24a4>
   13b18:	mov	r0, #92	; 0x5c
   13b1c:	b	13b24 <ftello64@plt+0x24d4>
   13b20:	mov	r0, r4
   13b24:	bl	1162c <putchar_unlocked@plt>
   13b28:	mov	r0, r4
   13b2c:	b	13af8 <ftello64@plt+0x24a8>
   13b30:	mov	r2, r4
   13b34:	ldr	r1, [pc, #36]	; 13b60 <ftello64@plt+0x2510>
   13b38:	mov	r0, #1
   13b3c:	bl	11524 <__printf_chk@plt>
   13b40:	b	13aac <ftello64@plt+0x245c>
   13b44:	mov	r0, r8
   13b48:	ldr	r1, [r7]
   13b4c:	bl	1126c <fputs_unlocked@plt>
   13b50:	b	13aac <ftello64@plt+0x245c>
   13b54:	strdeq	r5, [r3], -r8
   13b58:	andeq	r5, r3, ip, ror #3
   13b5c:	andeq	r3, r2, r1, lsr #26
   13b60:	andeq	r3, r2, fp, lsl sp
   13b64:	push	{r4, r5, r6, lr}
   13b68:	mov	r5, r0
   13b6c:	bl	134e0 <ftello64@plt+0x1e90>
   13b70:	cmp	r0, #0
   13b74:	popne	{r4, r5, r6, pc}
   13b78:	mov	r4, r1
   13b7c:	ldr	r3, [r1]
   13b80:	ldr	r2, [r5]
   13b84:	cmp	r2, r3
   13b88:	bcc	13b98 <ftello64@plt+0x2548>
   13b8c:	movhi	r0, #1
   13b90:	movls	r0, #0
   13b94:	pop	{r4, r5, r6, pc}
   13b98:	mvn	r0, #0
   13b9c:	pop	{r4, r5, r6, pc}
   13ba0:	subs	r5, r0, #0
   13ba4:	push	{r7, lr}
   13ba8:	sub	sp, sp, #56	; 0x38
   13bac:	ldr	r4, [pc, #620]	; 13e20 <ftello64@plt+0x27d0>
   13bb0:	beq	13be8 <ftello64@plt+0x2598>
   13bb4:	mov	r2, #5
   13bb8:	mov	r0, #0
   13bbc:	ldr	r3, [pc, #608]	; 13e24 <ftello64@plt+0x27d4>
   13bc0:	ldr	r1, [pc, #608]	; 13e28 <ftello64@plt+0x27d8>
   13bc4:	ldr	r6, [r3]
   13bc8:	bl	11380 <dcgettext@plt>
   13bcc:	mov	r2, r0
   13bd0:	mov	r1, #1
   13bd4:	ldr	r3, [r4]
   13bd8:	mov	r0, r6
   13bdc:	bl	1153c <__fprintf_chk@plt>
   13be0:	mov	r0, r5
   13be4:	bl	114a0 <exit@plt>
   13be8:	mov	r2, #5
   13bec:	ldr	r1, [pc, #568]	; 13e2c <ftello64@plt+0x27dc>
   13bf0:	mov	r6, sp
   13bf4:	bl	11380 <dcgettext@plt>
   13bf8:	ldr	r3, [r4]
   13bfc:	mov	r1, r0
   13c00:	mov	r0, #1
   13c04:	ldr	r4, [pc, #548]	; 13e30 <ftello64@plt+0x27e0>
   13c08:	ldr	r7, [pc, #548]	; 13e34 <ftello64@plt+0x27e4>
   13c0c:	mov	r2, r3
   13c10:	bl	11524 <__printf_chk@plt>
   13c14:	mov	r2, #5
   13c18:	ldr	r1, [pc, #536]	; 13e38 <ftello64@plt+0x27e8>
   13c1c:	mov	r0, r5
   13c20:	bl	11380 <dcgettext@plt>
   13c24:	ldr	r1, [r4]
   13c28:	bl	1126c <fputs_unlocked@plt>
   13c2c:	mov	r2, #5
   13c30:	ldr	r1, [pc, #516]	; 13e3c <ftello64@plt+0x27ec>
   13c34:	mov	r0, r5
   13c38:	bl	11380 <dcgettext@plt>
   13c3c:	ldr	r1, [r4]
   13c40:	bl	1126c <fputs_unlocked@plt>
   13c44:	mov	r2, #5
   13c48:	ldr	r1, [pc, #496]	; 13e40 <ftello64@plt+0x27f0>
   13c4c:	mov	r0, r5
   13c50:	bl	11380 <dcgettext@plt>
   13c54:	ldr	r1, [r4]
   13c58:	bl	1126c <fputs_unlocked@plt>
   13c5c:	mov	r2, #5
   13c60:	ldr	r1, [pc, #476]	; 13e44 <ftello64@plt+0x27f4>
   13c64:	mov	r0, r5
   13c68:	bl	11380 <dcgettext@plt>
   13c6c:	ldr	r1, [r4]
   13c70:	bl	1126c <fputs_unlocked@plt>
   13c74:	mov	r2, #5
   13c78:	ldr	r1, [pc, #456]	; 13e48 <ftello64@plt+0x27f8>
   13c7c:	mov	r0, r5
   13c80:	bl	11380 <dcgettext@plt>
   13c84:	ldr	r1, [r4]
   13c88:	bl	1126c <fputs_unlocked@plt>
   13c8c:	mov	r2, #5
   13c90:	ldr	r1, [pc, #436]	; 13e4c <ftello64@plt+0x27fc>
   13c94:	mov	r0, r5
   13c98:	bl	11380 <dcgettext@plt>
   13c9c:	ldr	r1, [r4]
   13ca0:	bl	1126c <fputs_unlocked@plt>
   13ca4:	mov	r2, #5
   13ca8:	ldr	r1, [pc, #416]	; 13e50 <ftello64@plt+0x2800>
   13cac:	mov	r0, r5
   13cb0:	bl	11380 <dcgettext@plt>
   13cb4:	ldr	r1, [r4]
   13cb8:	bl	1126c <fputs_unlocked@plt>
   13cbc:	mov	r2, #5
   13cc0:	ldr	r1, [pc, #396]	; 13e54 <ftello64@plt+0x2804>
   13cc4:	mov	r0, r5
   13cc8:	bl	11380 <dcgettext@plt>
   13ccc:	ldr	r1, [r4]
   13cd0:	bl	1126c <fputs_unlocked@plt>
   13cd4:	mov	r2, #5
   13cd8:	ldr	r1, [pc, #376]	; 13e58 <ftello64@plt+0x2808>
   13cdc:	mov	r0, r5
   13ce0:	bl	11380 <dcgettext@plt>
   13ce4:	ldr	r1, [r4]
   13ce8:	bl	1126c <fputs_unlocked@plt>
   13cec:	mov	r2, #5
   13cf0:	ldr	r1, [pc, #356]	; 13e5c <ftello64@plt+0x280c>
   13cf4:	mov	r0, r5
   13cf8:	bl	11380 <dcgettext@plt>
   13cfc:	ldr	r1, [r4]
   13d00:	bl	1126c <fputs_unlocked@plt>
   13d04:	ldr	lr, [pc, #340]	; 13e60 <ftello64@plt+0x2810>
   13d08:	mov	ip, sp
   13d0c:	ldm	lr!, {r0, r1, r2, r3}
   13d10:	stmia	ip!, {r0, r1, r2, r3}
   13d14:	ldm	lr!, {r0, r1, r2, r3}
   13d18:	stmia	ip!, {r0, r1, r2, r3}
   13d1c:	ldm	lr!, {r0, r1, r2, r3}
   13d20:	stmia	ip!, {r0, r1, r2, r3}
   13d24:	ldm	lr, {r0, r1}
   13d28:	stm	ip, {r0, r1}
   13d2c:	ldr	r1, [r6]
   13d30:	cmp	r1, #0
   13d34:	bne	13dd8 <ftello64@plt+0x2788>
   13d38:	ldr	r6, [r6, #4]
   13d3c:	mov	r2, #5
   13d40:	mov	r0, #0
   13d44:	ldr	r7, [pc, #232]	; 13e34 <ftello64@plt+0x27e4>
   13d48:	ldr	r1, [pc, #276]	; 13e64 <ftello64@plt+0x2814>
   13d4c:	cmp	r6, #0
   13d50:	moveq	r6, r7
   13d54:	bl	11380 <dcgettext@plt>
   13d58:	mov	r1, r0
   13d5c:	ldr	r3, [pc, #260]	; 13e68 <ftello64@plt+0x2818>
   13d60:	mov	r0, #1
   13d64:	ldr	r2, [pc, #256]	; 13e6c <ftello64@plt+0x281c>
   13d68:	bl	11524 <__printf_chk@plt>
   13d6c:	mov	r1, #0
   13d70:	mov	r0, #5
   13d74:	bl	11584 <setlocale@plt>
   13d78:	cmp	r0, #0
   13d7c:	bne	13df0 <ftello64@plt+0x27a0>
   13d80:	mov	r2, #5
   13d84:	ldr	r1, [pc, #228]	; 13e70 <ftello64@plt+0x2820>
   13d88:	mov	r0, #0
   13d8c:	bl	11380 <dcgettext@plt>
   13d90:	mov	r1, r0
   13d94:	ldr	r3, [pc, #152]	; 13e34 <ftello64@plt+0x27e4>
   13d98:	mov	r0, #1
   13d9c:	ldr	r2, [pc, #196]	; 13e68 <ftello64@plt+0x2818>
   13da0:	bl	11524 <__printf_chk@plt>
   13da4:	mov	r2, #5
   13da8:	ldr	r1, [pc, #196]	; 13e74 <ftello64@plt+0x2824>
   13dac:	mov	r0, #0
   13db0:	bl	11380 <dcgettext@plt>
   13db4:	ldr	r2, [pc, #188]	; 13e78 <ftello64@plt+0x2828>
   13db8:	cmp	r6, r7
   13dbc:	mov	r1, r0
   13dc0:	mov	r0, #1
   13dc4:	ldr	r3, [pc, #176]	; 13e7c <ftello64@plt+0x282c>
   13dc8:	moveq	r3, r2
   13dcc:	mov	r2, r6
   13dd0:	bl	11524 <__printf_chk@plt>
   13dd4:	b	13be0 <ftello64@plt+0x2590>
   13dd8:	mov	r0, r7
   13ddc:	bl	112b4 <strcmp@plt>
   13de0:	cmp	r0, #0
   13de4:	beq	13d38 <ftello64@plt+0x26e8>
   13de8:	add	r6, r6, #8
   13dec:	b	13d2c <ftello64@plt+0x26dc>
   13df0:	mov	r2, #3
   13df4:	ldr	r1, [pc, #132]	; 13e80 <ftello64@plt+0x2830>
   13df8:	bl	11608 <strncmp@plt>
   13dfc:	cmp	r0, #0
   13e00:	beq	13d80 <ftello64@plt+0x2730>
   13e04:	mov	r2, #5
   13e08:	ldr	r1, [pc, #116]	; 13e84 <ftello64@plt+0x2834>
   13e0c:	mov	r0, #0
   13e10:	bl	11380 <dcgettext@plt>
   13e14:	ldr	r1, [r4]
   13e18:	bl	1126c <fputs_unlocked@plt>
   13e1c:	b	13d80 <ftello64@plt+0x2730>
   13e20:	andeq	r5, r3, r8, lsl #16
   13e24:	andeq	r5, r3, r0, ror #3
   13e28:	andeq	r3, r2, r2, lsr sp
   13e2c:	andeq	r3, r2, r9, asr sp
   13e30:	andeq	r5, r3, ip, ror #3
   13e34:	andeq	r3, r2, lr, lsr #26
   13e38:			; <UNDEFINED> instruction: 0x00023db4
   13e3c:	andeq	r3, r2, r2, lsl #28
   13e40:	andeq	r3, r2, sl, lsr lr
   13e44:	andeq	r3, r2, r5, lsl #29
   13e48:	andeq	r3, r2, r2, lsl pc
   13e4c:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   13e50:	andeq	r4, r2, pc, ror #1
   13e54:	muleq	r2, r1, r2
   13e58:	andeq	r4, r2, pc, asr r3
   13e5c:	andeq	r4, r2, ip, lsl #7
   13e60:	andeq	r3, r2, r8, ror #22
   13e64:	andeq	r4, r2, r2, asr #7
   13e68:	ldrdeq	r4, [r2], -r9
   13e6c:	andeq	r4, r2, r1, lsl #8
   13e70:	andeq	r4, r2, sl, asr r4
   13e74:	andeq	r4, r2, r5, ror r4
   13e78:	ldrdeq	r4, [r2], -r1
   13e7c:	muleq	r2, r1, pc	; <UNPREDICTABLE>
   13e80:	andeq	r4, r2, pc, lsl #8
   13e84:	andeq	r4, r2, r3, lsl r4
   13e88:	mov	r0, #1
   13e8c:	b	13ba0 <ftello64@plt+0x2550>
   13e90:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e94:	mov	fp, r1
   13e98:	mov	r8, r2
   13e9c:	mov	r9, r3
   13ea0:	mov	r7, r2
   13ea4:	mov	r5, #0
   13ea8:	mvn	r4, #0
   13eac:	str	r0, [sp]
   13eb0:	mov	r6, r5
   13eb4:	bl	114b8 <strlen@plt>
   13eb8:	mov	sl, r0
   13ebc:	ldr	r3, [fp, r6, lsl #2]
   13ec0:	cmp	r3, #0
   13ec4:	bne	13ed4 <ftello64@plt+0x2884>
   13ec8:	cmp	r5, #0
   13ecc:	mvnne	r4, #1
   13ed0:	b	13f08 <ftello64@plt+0x28b8>
   13ed4:	mov	r2, sl
   13ed8:	mov	r0, r3
   13edc:	ldr	r1, [sp]
   13ee0:	str	r3, [sp, #4]
   13ee4:	bl	11608 <strncmp@plt>
   13ee8:	cmp	r0, #0
   13eec:	bne	13f44 <ftello64@plt+0x28f4>
   13ef0:	ldr	r3, [sp, #4]
   13ef4:	mov	r0, r3
   13ef8:	bl	114b8 <strlen@plt>
   13efc:	cmp	r0, sl
   13f00:	bne	13f14 <ftello64@plt+0x28c4>
   13f04:	mov	r4, r6
   13f08:	mov	r0, r4
   13f0c:	add	sp, sp, #12
   13f10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f14:	cmn	r4, #1
   13f18:	moveq	r4, r6
   13f1c:	beq	13f44 <ftello64@plt+0x28f4>
   13f20:	cmp	r8, #0
   13f24:	moveq	r5, #1
   13f28:	beq	13f44 <ftello64@plt+0x28f4>
   13f2c:	mov	r2, r9
   13f30:	mov	r1, r7
   13f34:	mla	r0, r9, r4, r8
   13f38:	bl	1135c <memcmp@plt>
   13f3c:	cmp	r0, #0
   13f40:	movne	r5, #1
   13f44:	add	r6, r6, #1
   13f48:	add	r7, r7, r9
   13f4c:	b	13ebc <ftello64@plt+0x286c>
   13f50:	push	{r4, r5, r6, lr}
   13f54:	mov	r6, r0
   13f58:	mov	r5, r1
   13f5c:	mov	r4, #0
   13f60:	ldr	r0, [r5, r4, lsl #2]
   13f64:	cmp	r0, #0
   13f68:	bne	13f74 <ftello64@plt+0x2924>
   13f6c:	mvn	r0, #0
   13f70:	pop	{r4, r5, r6, pc}
   13f74:	mov	r1, r6
   13f78:	bl	112b4 <strcmp@plt>
   13f7c:	cmp	r0, #0
   13f80:	bne	13f8c <ftello64@plt+0x293c>
   13f84:	mov	r0, r4
   13f88:	pop	{r4, r5, r6, pc}
   13f8c:	add	r4, r4, #1
   13f90:	b	13f60 <ftello64@plt+0x2910>
   13f94:	cmn	r2, #1
   13f98:	push	{r0, r1, r4, r5, r6, lr}
   13f9c:	mov	r2, #5
   13fa0:	mov	r5, r1
   13fa4:	mov	r6, r0
   13fa8:	mov	r0, #0
   13fac:	ldreq	r1, [pc, #72]	; 13ffc <ftello64@plt+0x29ac>
   13fb0:	ldrne	r1, [pc, #72]	; 14000 <ftello64@plt+0x29b0>
   13fb4:	bl	11380 <dcgettext@plt>
   13fb8:	mov	r4, r0
   13fbc:	mov	r2, r5
   13fc0:	mov	r1, #8
   13fc4:	mov	r0, #0
   13fc8:	bl	15d88 <ftello64@plt+0x4738>
   13fcc:	mov	r5, r0
   13fd0:	mov	r1, r6
   13fd4:	mov	r0, #1
   13fd8:	bl	15fd0 <ftello64@plt+0x4980>
   13fdc:	mov	r1, #0
   13fe0:	mov	r3, r5
   13fe4:	str	r0, [sp]
   13fe8:	mov	r2, r4
   13fec:	mov	r0, r1
   13ff0:	bl	11428 <error@plt>
   13ff4:	add	sp, sp, #8
   13ff8:	pop	{r4, r5, r6, pc}
   13ffc:	strdeq	r4, [r2], -r2
   14000:	andeq	r4, r2, sp, lsl #14
   14004:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14008:	mov	r6, #0
   1400c:	mov	sl, r0
   14010:	mov	r4, r1
   14014:	mov	r8, r2
   14018:	mov	r0, #0
   1401c:	mov	r2, #5
   14020:	ldr	r7, [pc, #188]	; 140e4 <ftello64@plt+0x2a94>
   14024:	mov	r5, r6
   14028:	ldr	fp, [pc, #184]	; 140e8 <ftello64@plt+0x2a98>
   1402c:	ldr	r1, [pc, #184]	; 140ec <ftello64@plt+0x2a9c>
   14030:	bl	11380 <dcgettext@plt>
   14034:	ldr	r1, [r7]
   14038:	bl	1126c <fputs_unlocked@plt>
   1403c:	str	r7, [sp]
   14040:	ldr	r3, [sl, r5, lsl #2]
   14044:	ldr	r2, [sp]
   14048:	cmp	r3, #0
   1404c:	ldr	r7, [r2]
   14050:	bne	14068 <ftello64@plt+0x2a18>
   14054:	mov	r1, r7
   14058:	mov	r0, #10
   1405c:	add	sp, sp, #12
   14060:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14064:	b	11644 <putc_unlocked@plt>
   14068:	cmp	r5, #0
   1406c:	mov	r9, r4
   14070:	beq	14094 <ftello64@plt+0x2a44>
   14074:	mov	r2, r8
   14078:	mov	r1, r4
   1407c:	str	r3, [sp, #4]
   14080:	mov	r0, r6
   14084:	bl	1135c <memcmp@plt>
   14088:	cmp	r0, #0
   1408c:	ldr	r3, [sp, #4]
   14090:	beq	140c0 <ftello64@plt+0x2a70>
   14094:	mov	r0, r3
   14098:	bl	15fd8 <ftello64@plt+0x4988>
   1409c:	mov	r3, r0
   140a0:	ldr	r2, [pc, #72]	; 140f0 <ftello64@plt+0x2aa0>
   140a4:	mov	r1, #1
   140a8:	mov	r0, r7
   140ac:	bl	1153c <__fprintf_chk@plt>
   140b0:	add	r5, r5, #1
   140b4:	add	r4, r4, r8
   140b8:	mov	r6, r9
   140bc:	b	14040 <ftello64@plt+0x29f0>
   140c0:	mov	r0, r3
   140c4:	mov	r9, r6
   140c8:	bl	15fd8 <ftello64@plt+0x4988>
   140cc:	mov	r3, r0
   140d0:	mov	r2, fp
   140d4:	mov	r1, #1
   140d8:	mov	r0, r7
   140dc:	bl	1153c <__fprintf_chk@plt>
   140e0:	b	140b0 <ftello64@plt+0x2a60>
   140e4:	andeq	r5, r3, r0, ror #3
   140e8:	andeq	r4, r2, r7, asr #14
   140ec:	andeq	r4, r2, sl, lsr #14
   140f0:	andeq	r4, r2, pc, lsr r7
   140f4:	push	{r4, r5, r6, r7, r8, lr}
   140f8:	mov	r6, r3
   140fc:	mov	r7, r0
   14100:	mov	r5, r1
   14104:	mov	r4, r2
   14108:	ldrb	r3, [sp, #32]
   1410c:	cmp	r3, #0
   14110:	beq	14160 <ftello64@plt+0x2b10>
   14114:	mov	r2, r6
   14118:	mov	r1, r4
   1411c:	ldr	r3, [sp, #24]
   14120:	mov	r0, r5
   14124:	bl	13e90 <ftello64@plt+0x2840>
   14128:	cmp	r0, #0
   1412c:	popge	{r4, r5, r6, r7, r8, pc}
   14130:	mov	r2, r0
   14134:	mov	r1, r5
   14138:	mov	r0, r7
   1413c:	bl	13f94 <ftello64@plt+0x2944>
   14140:	mov	r0, r4
   14144:	mov	r1, r6
   14148:	ldr	r2, [sp, #24]
   1414c:	bl	14004 <ftello64@plt+0x29b4>
   14150:	ldr	r3, [sp, #28]
   14154:	blx	r3
   14158:	mvn	r0, #0
   1415c:	pop	{r4, r5, r6, r7, r8, pc}
   14160:	mov	r1, r2
   14164:	mov	r0, r5
   14168:	bl	13f50 <ftello64@plt+0x2900>
   1416c:	b	14128 <ftello64@plt+0x2ad8>
   14170:	push	{r4, r5, r6, r7, r8, lr}
   14174:	mov	r8, r0
   14178:	mov	r7, r3
   1417c:	sub	r6, r1, #4
   14180:	mov	r4, r2
   14184:	ldr	r5, [r6, #4]!
   14188:	cmp	r5, #0
   1418c:	beq	141ac <ftello64@plt+0x2b5c>
   14190:	mov	r1, r4
   14194:	mov	r2, r7
   14198:	mov	r0, r8
   1419c:	add	r4, r4, r7
   141a0:	bl	1135c <memcmp@plt>
   141a4:	cmp	r0, #0
   141a8:	bne	14184 <ftello64@plt+0x2b34>
   141ac:	mov	r0, r5
   141b0:	pop	{r4, r5, r6, r7, r8, pc}
   141b4:	ldr	r3, [pc, #4]	; 141c0 <ftello64@plt+0x2b70>
   141b8:	str	r0, [r3]
   141bc:	bx	lr
   141c0:	andeq	r5, r3, r0, lsl #16
   141c4:	ldr	r3, [pc, #4]	; 141d0 <ftello64@plt+0x2b80>
   141c8:	strb	r0, [r3, #4]
   141cc:	bx	lr
   141d0:	andeq	r5, r3, r0, lsl #16
   141d4:	ldr	r3, [pc, #176]	; 1428c <ftello64@plt+0x2c3c>
   141d8:	push	{r0, r1, r4, r5, r6, lr}
   141dc:	ldr	r0, [r3]
   141e0:	bl	221f8 <ftello64@plt+0x10ba8>
   141e4:	cmp	r0, #0
   141e8:	beq	14270 <ftello64@plt+0x2c20>
   141ec:	ldr	r4, [pc, #156]	; 14290 <ftello64@plt+0x2c40>
   141f0:	bl	114d0 <__errno_location@plt>
   141f4:	mov	r5, r0
   141f8:	ldrb	r6, [r4, #4]
   141fc:	cmp	r6, #0
   14200:	beq	14210 <ftello64@plt+0x2bc0>
   14204:	ldr	r3, [r0]
   14208:	cmp	r3, #32
   1420c:	beq	14270 <ftello64@plt+0x2c20>
   14210:	mov	r2, #5
   14214:	ldr	r1, [pc, #120]	; 14294 <ftello64@plt+0x2c44>
   14218:	mov	r0, #0
   1421c:	bl	11380 <dcgettext@plt>
   14220:	mov	r6, r0
   14224:	ldr	r0, [r4]
   14228:	cmp	r0, #0
   1422c:	beq	1425c <ftello64@plt+0x2c0c>
   14230:	ldr	r4, [r5]
   14234:	bl	15e88 <ftello64@plt+0x4838>
   14238:	mov	r3, r0
   1423c:	ldr	r2, [pc, #84]	; 14298 <ftello64@plt+0x2c48>
   14240:	mov	r0, #0
   14244:	str	r6, [sp]
   14248:	mov	r1, r4
   1424c:	bl	11428 <error@plt>
   14250:	ldr	r3, [pc, #68]	; 1429c <ftello64@plt+0x2c4c>
   14254:	ldr	r0, [r3]
   14258:	bl	11314 <_exit@plt>
   1425c:	mov	r3, r6
   14260:	ldr	r2, [pc, #56]	; 142a0 <ftello64@plt+0x2c50>
   14264:	ldr	r1, [r5]
   14268:	bl	11428 <error@plt>
   1426c:	b	14250 <ftello64@plt+0x2c00>
   14270:	ldr	r3, [pc, #44]	; 142a4 <ftello64@plt+0x2c54>
   14274:	ldr	r0, [r3]
   14278:	bl	221f8 <ftello64@plt+0x10ba8>
   1427c:	cmp	r0, #0
   14280:	bne	14250 <ftello64@plt+0x2c00>
   14284:	add	sp, sp, #8
   14288:	pop	{r4, r5, r6, pc}
   1428c:	andeq	r5, r3, ip, ror #3
   14290:	andeq	r5, r3, r0, lsl #16
   14294:	andeq	r4, r2, ip, asr #14
   14298:	andeq	r4, r2, r8, asr r7
   1429c:	andeq	r5, r3, ip, lsl #3
   142a0:	andeq	r4, r2, r9, asr #14
   142a4:	andeq	r5, r3, r0, ror #3
   142a8:	push	{r0, r1, r2, r4, r5, lr}
   142ac:	mov	r5, r0
   142b0:	bl	114d0 <__errno_location@plt>
   142b4:	mov	r4, r0
   142b8:	mov	r0, r5
   142bc:	ldr	r3, [r4]
   142c0:	str	r3, [sp]
   142c4:	str	r3, [sp, #4]
   142c8:	mov	r3, #0
   142cc:	str	r3, [r4]
   142d0:	bl	112f0 <free@plt>
   142d4:	ldr	r3, [r4]
   142d8:	add	r2, sp, #8
   142dc:	clz	r3, r3
   142e0:	lsr	r3, r3, #5
   142e4:	add	r3, r2, r3, lsl #2
   142e8:	ldr	r3, [r3, #-8]
   142ec:	str	r3, [r4]
   142f0:	add	sp, sp, #12
   142f4:	pop	{r4, r5, pc}
   142f8:	push	{r4, lr}
   142fc:	mov	r1, #0
   14300:	mov	r4, r0
   14304:	ldr	r0, [pc, #48]	; 1433c <ftello64@plt+0x2cec>
   14308:	bl	11434 <open64@plt>
   1430c:	cmp	r4, r0
   14310:	beq	14334 <ftello64@plt+0x2ce4>
   14314:	cmp	r0, #0
   14318:	blt	1432c <ftello64@plt+0x2cdc>
   1431c:	bl	11620 <close@plt>
   14320:	bl	114d0 <__errno_location@plt>
   14324:	mov	r3, #9
   14328:	str	r3, [r0]
   1432c:	mov	r0, #0
   14330:	pop	{r4, pc}
   14334:	mov	r0, #1
   14338:	pop	{r4, pc}
   1433c:	andeq	r4, r2, pc, asr r7
   14340:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14344:	mov	r9, r0
   14348:	mov	r0, r2
   1434c:	mov	sl, r1
   14350:	mov	r8, r2
   14354:	bl	11530 <fileno@plt>
   14358:	cmp	r0, #1
   1435c:	beq	143d0 <ftello64@plt+0x2d80>
   14360:	cmp	r0, #2
   14364:	beq	143c8 <ftello64@plt+0x2d78>
   14368:	cmp	r0, #0
   1436c:	beq	143dc <ftello64@plt+0x2d8c>
   14370:	mov	r1, #2
   14374:	mov	r0, r1
   14378:	bl	11398 <dup2@plt>
   1437c:	subs	r4, r0, #2
   14380:	movne	r4, #1
   14384:	mov	r1, #1
   14388:	mov	r0, r1
   1438c:	bl	11398 <dup2@plt>
   14390:	subs	r7, r0, #1
   14394:	movne	r7, #1
   14398:	mov	r1, #0
   1439c:	mov	r0, r1
   143a0:	bl	11398 <dup2@plt>
   143a4:	subs	r6, r0, #0
   143a8:	beq	14400 <ftello64@plt+0x2db0>
   143ac:	mov	r0, #0
   143b0:	bl	142f8 <ftello64@plt+0x2ca8>
   143b4:	subs	r5, r0, #0
   143b8:	mov	r6, r0
   143bc:	bne	14400 <ftello64@plt+0x2db0>
   143c0:	mov	r6, #1
   143c4:	b	14434 <ftello64@plt+0x2de4>
   143c8:	mov	r4, #0
   143cc:	b	14384 <ftello64@plt+0x2d34>
   143d0:	mov	r4, #0
   143d4:	mov	r7, r4
   143d8:	b	14398 <ftello64@plt+0x2d48>
   143dc:	mov	r4, r0
   143e0:	mov	r7, r0
   143e4:	mov	r6, r0
   143e8:	mov	r2, r8
   143ec:	mov	r1, sl
   143f0:	mov	r0, r9
   143f4:	bl	1147c <freopen64@plt>
   143f8:	mov	r5, r0
   143fc:	b	14434 <ftello64@plt+0x2de4>
   14400:	cmp	r7, #0
   14404:	bne	14424 <ftello64@plt+0x2dd4>
   14408:	cmp	r4, #0
   1440c:	beq	143e8 <ftello64@plt+0x2d98>
   14410:	mov	r0, #2
   14414:	bl	142f8 <ftello64@plt+0x2ca8>
   14418:	subs	r5, r0, #0
   1441c:	bne	143e8 <ftello64@plt+0x2d98>
   14420:	b	14434 <ftello64@plt+0x2de4>
   14424:	mov	r0, #1
   14428:	bl	142f8 <ftello64@plt+0x2ca8>
   1442c:	subs	r5, r0, #0
   14430:	bne	14408 <ftello64@plt+0x2db8>
   14434:	bl	114d0 <__errno_location@plt>
   14438:	cmp	r4, #0
   1443c:	mov	r8, r0
   14440:	ldr	r9, [r0]
   14444:	beq	14450 <ftello64@plt+0x2e00>
   14448:	mov	r0, #2
   1444c:	bl	11620 <close@plt>
   14450:	cmp	r7, #0
   14454:	beq	14460 <ftello64@plt+0x2e10>
   14458:	mov	r0, #1
   1445c:	bl	11620 <close@plt>
   14460:	cmp	r6, #0
   14464:	beq	14470 <ftello64@plt+0x2e20>
   14468:	mov	r0, #0
   1446c:	bl	11620 <close@plt>
   14470:	cmp	r5, #0
   14474:	mov	r0, r5
   14478:	streq	r9, [r8]
   1447c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14480:	push	{r4, r5, r6, lr}
   14484:	subs	r4, r0, #0
   14488:	bne	144a0 <ftello64@plt+0x2e50>
   1448c:	ldr	r3, [pc, #124]	; 14510 <ftello64@plt+0x2ec0>
   14490:	ldr	r0, [pc, #124]	; 14514 <ftello64@plt+0x2ec4>
   14494:	ldr	r1, [r3]
   14498:	bl	115fc <fputs@plt>
   1449c:	bl	11614 <abort@plt>
   144a0:	mov	r1, #47	; 0x2f
   144a4:	bl	115a8 <strrchr@plt>
   144a8:	subs	r6, r0, #0
   144ac:	beq	144fc <ftello64@plt+0x2eac>
   144b0:	add	r5, r6, #1
   144b4:	sub	r3, r5, r4
   144b8:	cmp	r3, #6
   144bc:	ble	144fc <ftello64@plt+0x2eac>
   144c0:	mov	r2, #7
   144c4:	ldr	r1, [pc, #76]	; 14518 <ftello64@plt+0x2ec8>
   144c8:	sub	r0, r6, #6
   144cc:	bl	11608 <strncmp@plt>
   144d0:	cmp	r0, #0
   144d4:	bne	144fc <ftello64@plt+0x2eac>
   144d8:	mov	r2, #3
   144dc:	ldr	r1, [pc, #56]	; 1451c <ftello64@plt+0x2ecc>
   144e0:	mov	r0, r5
   144e4:	bl	11608 <strncmp@plt>
   144e8:	cmp	r0, #0
   144ec:	ldreq	r3, [pc, #44]	; 14520 <ftello64@plt+0x2ed0>
   144f0:	addeq	r4, r6, #4
   144f4:	movne	r4, r5
   144f8:	streq	r4, [r3]
   144fc:	ldr	r3, [pc, #32]	; 14524 <ftello64@plt+0x2ed4>
   14500:	str	r4, [r3]
   14504:	ldr	r3, [pc, #28]	; 14528 <ftello64@plt+0x2ed8>
   14508:	str	r4, [r3]
   1450c:	pop	{r4, r5, r6, pc}
   14510:	andeq	r5, r3, r0, ror #3
   14514:	andeq	r4, r2, r9, ror #14
   14518:	andeq	r4, r2, r1, lsr #15
   1451c:	andeq	r4, r2, r9, lsr #15
   14520:	ldrdeq	r5, [r3], -r0
   14524:	andeq	r5, r3, r8, lsl #16
   14528:	ldrdeq	r5, [r3], -r4
   1452c:	push	{r4, r5, r6, r7, r8, r9, lr}
   14530:	mov	r4, r0
   14534:	sub	sp, sp, #116	; 0x74
   14538:	mov	r0, r1
   1453c:	mov	r1, #2
   14540:	mov	r6, #0
   14544:	mov	r7, #0
   14548:	bl	210dc <ftello64@plt+0xfa8c>
   1454c:	mov	r8, r0
   14550:	ldrb	r3, [r4]
   14554:	cmp	r3, #0
   14558:	beq	14570 <ftello64@plt+0x2f20>
   1455c:	mov	r1, r8
   14560:	mov	r0, r4
   14564:	bl	22b64 <ftello64@plt+0x11514>
   14568:	subs	r5, r0, #0
   1456c:	bne	14588 <ftello64@plt+0x2f38>
   14570:	mov	r4, #0
   14574:	mov	r0, r8
   14578:	bl	142a8 <ftello64@plt+0x2c58>
   1457c:	mov	r0, r4
   14580:	add	sp, sp, #116	; 0x74
   14584:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14588:	bl	113ec <__ctype_get_mb_cur_max@plt>
   1458c:	cmp	r0, #1
   14590:	bls	14728 <ftello64@plt+0x30d8>
   14594:	mov	r3, #0
   14598:	cmp	r4, r5
   1459c:	strb	r3, [sp]
   145a0:	strd	r6, [sp, #4]
   145a4:	strb	r3, [sp, #12]
   145a8:	str	r4, [sp, #16]
   145ac:	movcc	r4, r3
   145b0:	bcc	14684 <ftello64@plt+0x3034>
   145b4:	mov	r4, #1
   145b8:	mov	r3, #0
   145bc:	mov	r9, r3
   145c0:	strb	r3, [sp]
   145c4:	strd	r6, [sp, #4]
   145c8:	strb	r3, [sp, #12]
   145cc:	str	r5, [sp, #16]
   145d0:	strb	r3, [sp, #56]	; 0x38
   145d4:	strd	r6, [sp, #60]	; 0x3c
   145d8:	strb	r3, [sp, #68]	; 0x44
   145dc:	str	r8, [sp, #72]	; 0x48
   145e0:	add	r0, sp, #56	; 0x38
   145e4:	bl	22fd0 <ftello64@plt+0x11980>
   145e8:	ldrb	r3, [sp, #80]	; 0x50
   145ec:	mov	r0, sp
   145f0:	cmp	r3, #0
   145f4:	beq	146e4 <ftello64@plt+0x3094>
   145f8:	ldr	r3, [sp, #84]	; 0x54
   145fc:	cmp	r3, #0
   14600:	bne	146e4 <ftello64@plt+0x3094>
   14604:	bl	22fd0 <ftello64@plt+0x11980>
   14608:	ldrb	r3, [sp, #24]
   1460c:	cmp	r3, #0
   14610:	beq	14620 <ftello64@plt+0x2fd0>
   14614:	ldr	r3, [sp, #28]
   14618:	cmp	r3, #0
   1461c:	beq	1463c <ftello64@plt+0x2fec>
   14620:	ldrb	r3, [sp, #24]
   14624:	cmp	r3, #0
   14628:	beq	1463c <ftello64@plt+0x2fec>
   1462c:	ldr	r0, [sp, #28]
   14630:	bl	114dc <iswalnum@plt>
   14634:	cmp	r0, #0
   14638:	bne	14644 <ftello64@plt+0x2ff4>
   1463c:	cmp	r4, #0
   14640:	bne	14574 <ftello64@plt+0x2f24>
   14644:	mov	r3, #0
   14648:	mov	r0, sp
   1464c:	strb	r3, [sp]
   14650:	strd	r6, [sp, #4]
   14654:	strb	r3, [sp, #12]
   14658:	str	r5, [sp, #16]
   1465c:	bl	22fd0 <ftello64@plt+0x11980>
   14660:	ldrb	r3, [sp, #24]
   14664:	cmp	r3, #0
   14668:	beq	14678 <ftello64@plt+0x3028>
   1466c:	ldr	r4, [sp, #28]
   14670:	cmp	r4, #0
   14674:	beq	14574 <ftello64@plt+0x2f24>
   14678:	ldr	r4, [sp, #20]
   1467c:	add	r4, r5, r4
   14680:	b	14550 <ftello64@plt+0x2f00>
   14684:	mov	r0, sp
   14688:	bl	22fd0 <ftello64@plt+0x11980>
   1468c:	ldrb	r3, [sp, #24]
   14690:	cmp	r3, #0
   14694:	beq	146a8 <ftello64@plt+0x3058>
   14698:	ldr	r3, [sp, #28]
   1469c:	cmp	r3, #0
   146a0:	bne	146a8 <ftello64@plt+0x3058>
   146a4:	bl	11614 <abort@plt>
   146a8:	ldr	r3, [sp, #16]
   146ac:	strb	r4, [sp, #12]
   146b0:	ldr	r1, [sp, #20]
   146b4:	ldrb	r2, [sp, #24]
   146b8:	ldr	r0, [sp, #28]
   146bc:	add	r3, r3, r1
   146c0:	cmp	r3, r5
   146c4:	str	r3, [sp, #16]
   146c8:	bcc	14684 <ftello64@plt+0x3034>
   146cc:	cmp	r2, #0
   146d0:	beq	145b4 <ftello64@plt+0x2f64>
   146d4:	bl	114dc <iswalnum@plt>
   146d8:	clz	r4, r0
   146dc:	lsr	r4, r4, #5
   146e0:	b	145b8 <ftello64@plt+0x2f68>
   146e4:	bl	22fd0 <ftello64@plt+0x11980>
   146e8:	ldrb	r3, [sp, #24]
   146ec:	cmp	r3, #0
   146f0:	beq	14700 <ftello64@plt+0x30b0>
   146f4:	ldr	r3, [sp, #28]
   146f8:	cmp	r3, #0
   146fc:	beq	146a4 <ftello64@plt+0x3054>
   14700:	ldrd	r2, [sp, #16]
   14704:	strb	r9, [sp, #12]
   14708:	strb	r9, [sp, #68]	; 0x44
   1470c:	add	r3, r3, r2
   14710:	ldr	r2, [sp, #76]	; 0x4c
   14714:	str	r3, [sp, #16]
   14718:	ldr	r3, [sp, #72]	; 0x48
   1471c:	add	r3, r3, r2
   14720:	str	r3, [sp, #72]	; 0x48
   14724:	b	145e0 <ftello64@plt+0x2f90>
   14728:	cmp	r4, r5
   1472c:	movcs	r4, #1
   14730:	bcs	14750 <ftello64@plt+0x3100>
   14734:	bl	11494 <__ctype_b_loc@plt>
   14738:	ldrb	r3, [r5, #-1]
   1473c:	ldr	r2, [r0]
   14740:	lsl	r3, r3, #1
   14744:	ldrh	r4, [r2, r3]
   14748:	eor	r4, r4, #8
   1474c:	ubfx	r4, r4, #3, #1
   14750:	mov	r0, r8
   14754:	bl	114b8 <strlen@plt>
   14758:	ldrb	r9, [r5, r0]
   1475c:	cmp	r9, #0
   14760:	beq	1477c <ftello64@plt+0x312c>
   14764:	bl	11494 <__ctype_b_loc@plt>
   14768:	ldr	r3, [r0]
   1476c:	lsl	r9, r9, #1
   14770:	ldrh	r3, [r3, r9]
   14774:	tst	r3, #8
   14778:	bne	14784 <ftello64@plt+0x3134>
   1477c:	cmp	r4, #0
   14780:	bne	14574 <ftello64@plt+0x2f24>
   14784:	ldrb	r3, [r5]
   14788:	cmp	r3, #0
   1478c:	beq	14570 <ftello64@plt+0x2f20>
   14790:	add	r4, r5, #1
   14794:	b	14550 <ftello64@plt+0x2f00>
   14798:	push	{r0, r1, r4, r5, r6, lr}
   1479c:	mov	r2, #5
   147a0:	mov	r5, r0
   147a4:	mov	r1, r0
   147a8:	mov	r0, #0
   147ac:	bl	11380 <dcgettext@plt>
   147b0:	cmp	r5, r0
   147b4:	mov	r4, r0
   147b8:	beq	14808 <ftello64@plt+0x31b8>
   147bc:	mov	r1, r5
   147c0:	bl	1452c <ftello64@plt+0x2edc>
   147c4:	cmp	r0, #0
   147c8:	bne	14808 <ftello64@plt+0x31b8>
   147cc:	mov	r0, r4
   147d0:	bl	114b8 <strlen@plt>
   147d4:	mov	r6, r0
   147d8:	mov	r0, r5
   147dc:	bl	114b8 <strlen@plt>
   147e0:	add	r0, r6, r0
   147e4:	add	r0, r0, #4
   147e8:	bl	2184c <ftello64@plt+0x101fc>
   147ec:	mov	r6, r0
   147f0:	ldr	r3, [pc, #28]	; 14814 <ftello64@plt+0x31c4>
   147f4:	mvn	r2, #0
   147f8:	mov	r1, #1
   147fc:	strd	r4, [sp]
   14800:	mov	r4, r6
   14804:	bl	114e8 <__sprintf_chk@plt>
   14808:	mov	r0, r4
   1480c:	add	sp, sp, #8
   14810:	pop	{r4, r5, r6, pc}
   14814:	andeq	r4, r2, sp, lsr #15
   14818:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1481c:	mov	r2, #5
   14820:	mov	sl, r0
   14824:	mov	r4, r1
   14828:	mov	r1, r0
   1482c:	mov	r0, #0
   14830:	bl	11380 <dcgettext@plt>
   14834:	mov	r9, r0
   14838:	bl	224c0 <ftello64@plt+0x10e70>
   1483c:	ldr	r1, [pc, #564]	; 14a78 <ftello64@plt+0x3428>
   14840:	mov	r8, r0
   14844:	bl	221ac <ftello64@plt+0x10b5c>
   14848:	subs	r5, r0, #0
   1484c:	beq	1490c <ftello64@plt+0x32bc>
   14850:	mov	r2, r8
   14854:	ldr	r1, [pc, #540]	; 14a78 <ftello64@plt+0x3428>
   14858:	mov	r0, r4
   1485c:	bl	21ba8 <ftello64@plt+0x10558>
   14860:	mov	r6, r0
   14864:	mov	r0, r8
   14868:	bl	114b8 <strlen@plt>
   1486c:	mov	r7, r0
   14870:	add	r0, r0, #11
   14874:	bl	2184c <ftello64@plt+0x101fc>
   14878:	mov	r2, r7
   1487c:	mov	r1, r8
   14880:	mov	r5, r0
   14884:	bl	11320 <memcpy@plt>
   14888:	ldr	r3, [pc, #492]	; 14a7c <ftello64@plt+0x342c>
   1488c:	add	r2, r5, r7
   14890:	mov	r0, r4
   14894:	ldr	r1, [r3]
   14898:	str	r1, [r5, r7]
   1489c:	ldr	r1, [r3, #4]
   148a0:	str	r1, [r2, #4]
   148a4:	ldrh	r1, [r3, #8]
   148a8:	ldrb	r3, [r3, #10]
   148ac:	strh	r1, [r2, #8]
   148b0:	ldr	r1, [pc, #448]	; 14a78 <ftello64@plt+0x3428>
   148b4:	strb	r3, [r2, #10]
   148b8:	mov	r2, r5
   148bc:	bl	21ba8 <ftello64@plt+0x10558>
   148c0:	mov	r4, r0
   148c4:	mov	r0, r5
   148c8:	bl	142a8 <ftello64@plt+0x2c58>
   148cc:	cmp	r4, #0
   148d0:	beq	148f0 <ftello64@plt+0x32a0>
   148d4:	mov	r1, #63	; 0x3f
   148d8:	mov	r0, r4
   148dc:	bl	114c4 <strchr@plt>
   148e0:	cmp	r0, #0
   148e4:	beq	14a64 <ftello64@plt+0x3414>
   148e8:	mov	r0, r4
   148ec:	bl	142a8 <ftello64@plt+0x2c58>
   148f0:	cmp	r6, #0
   148f4:	bne	1496c <ftello64@plt+0x331c>
   148f8:	mov	r4, r6
   148fc:	mov	r5, r6
   14900:	mov	r7, r6
   14904:	mov	r8, sl
   14908:	b	14924 <ftello64@plt+0x32d4>
   1490c:	subs	r6, r4, #0
   14910:	movne	r8, r4
   14914:	movne	r7, r5
   14918:	moveq	r5, r4
   1491c:	moveq	r7, r4
   14920:	beq	14904 <ftello64@plt+0x32b4>
   14924:	mov	r1, sl
   14928:	mov	r0, r9
   1492c:	bl	112b4 <strcmp@plt>
   14930:	cmp	r0, #0
   14934:	beq	14a34 <ftello64@plt+0x33e4>
   14938:	mov	r1, sl
   1493c:	mov	r0, r9
   14940:	bl	1452c <ftello64@plt+0x2edc>
   14944:	cmp	r0, #0
   14948:	beq	14980 <ftello64@plt+0x3330>
   1494c:	cmp	r7, #0
   14950:	bne	14a28 <ftello64@plt+0x33d8>
   14954:	cmp	r5, #0
   14958:	beq	14964 <ftello64@plt+0x3314>
   1495c:	mov	r0, r5
   14960:	bl	142a8 <ftello64@plt+0x2c58>
   14964:	mov	r4, r9
   14968:	b	149ec <ftello64@plt+0x339c>
   1496c:	mov	r4, #0
   14970:	mov	r7, r6
   14974:	mov	r8, r6
   14978:	mov	r5, r4
   1497c:	b	14924 <ftello64@plt+0x32d4>
   14980:	cmp	r6, #0
   14984:	bne	149f8 <ftello64@plt+0x33a8>
   14988:	cmp	r4, #0
   1498c:	bne	14a10 <ftello64@plt+0x33c0>
   14990:	mov	r0, r9
   14994:	bl	114b8 <strlen@plt>
   14998:	mov	r4, r0
   1499c:	mov	r0, r8
   149a0:	bl	114b8 <strlen@plt>
   149a4:	add	r0, r4, r0
   149a8:	add	r0, r0, #4
   149ac:	bl	2184c <ftello64@plt+0x101fc>
   149b0:	ldr	r3, [pc, #200]	; 14a80 <ftello64@plt+0x3430>
   149b4:	mvn	r2, #0
   149b8:	mov	r1, #1
   149bc:	str	r9, [sp]
   149c0:	mov	r4, r0
   149c4:	str	r8, [sp, #4]
   149c8:	bl	114e8 <__sprintf_chk@plt>
   149cc:	cmp	r7, #0
   149d0:	beq	149dc <ftello64@plt+0x338c>
   149d4:	mov	r0, r7
   149d8:	bl	142a8 <ftello64@plt+0x2c58>
   149dc:	cmp	r5, #0
   149e0:	beq	149ec <ftello64@plt+0x339c>
   149e4:	mov	r0, r5
   149e8:	bl	142a8 <ftello64@plt+0x2c58>
   149ec:	mov	r0, r4
   149f0:	add	sp, sp, #8
   149f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   149f8:	mov	r1, r6
   149fc:	mov	r0, r9
   14a00:	bl	1452c <ftello64@plt+0x2edc>
   14a04:	cmp	r0, #0
   14a08:	beq	14988 <ftello64@plt+0x3338>
   14a0c:	b	1494c <ftello64@plt+0x32fc>
   14a10:	mov	r1, r4
   14a14:	mov	r0, r9
   14a18:	bl	1452c <ftello64@plt+0x2edc>
   14a1c:	cmp	r0, #0
   14a20:	bne	1494c <ftello64@plt+0x32fc>
   14a24:	b	14990 <ftello64@plt+0x3340>
   14a28:	mov	r0, r7
   14a2c:	bl	142a8 <ftello64@plt+0x2c58>
   14a30:	b	14954 <ftello64@plt+0x3304>
   14a34:	cmp	r7, #0
   14a38:	cmpne	r8, r7
   14a3c:	beq	14a48 <ftello64@plt+0x33f8>
   14a40:	mov	r0, r7
   14a44:	bl	142a8 <ftello64@plt+0x2c58>
   14a48:	cmp	r5, #0
   14a4c:	cmpne	r8, r5
   14a50:	beq	14a5c <ftello64@plt+0x340c>
   14a54:	mov	r0, r5
   14a58:	bl	142a8 <ftello64@plt+0x2c58>
   14a5c:	mov	r4, r8
   14a60:	b	149ec <ftello64@plt+0x339c>
   14a64:	subs	r7, r6, #0
   14a68:	mov	r5, r4
   14a6c:	moveq	r8, r4
   14a70:	movne	r8, r6
   14a74:	b	14924 <ftello64@plt+0x32d4>
   14a78:			; <UNDEFINED> instruction: 0x000247b5
   14a7c:			; <UNDEFINED> instruction: 0x000247bb
   14a80:	andeq	r4, r2, sp, lsr #15
   14a84:	push	{r4, lr}
   14a88:	mov	r2, #48	; 0x30
   14a8c:	mov	r4, r1
   14a90:	mov	r1, #0
   14a94:	bl	1150c <memset@plt>
   14a98:	cmp	r4, #10
   14a9c:	bne	14aa4 <ftello64@plt+0x3454>
   14aa0:	bl	11614 <abort@plt>
   14aa4:	str	r4, [r0]
   14aa8:	pop	{r4, pc}
   14aac:	push	{r4, r5, r6, lr}
   14ab0:	mov	r2, #5
   14ab4:	mov	r6, r0
   14ab8:	mov	r5, r1
   14abc:	mov	r1, r0
   14ac0:	mov	r0, #0
   14ac4:	bl	11380 <dcgettext@plt>
   14ac8:	cmp	r6, r0
   14acc:	mov	r4, r0
   14ad0:	bne	14b40 <ftello64@plt+0x34f0>
   14ad4:	bl	224c0 <ftello64@plt+0x10e70>
   14ad8:	ldrb	r3, [r0]
   14adc:	bic	r3, r3, #32
   14ae0:	cmp	r3, #85	; 0x55
   14ae4:	bne	14b48 <ftello64@plt+0x34f8>
   14ae8:	ldrb	r3, [r0, #1]
   14aec:	bic	r3, r3, #32
   14af0:	cmp	r3, #84	; 0x54
   14af4:	bne	14bb8 <ftello64@plt+0x3568>
   14af8:	ldrb	r3, [r0, #2]
   14afc:	bic	r3, r3, #32
   14b00:	cmp	r3, #70	; 0x46
   14b04:	bne	14bb8 <ftello64@plt+0x3568>
   14b08:	ldrb	r3, [r0, #3]
   14b0c:	cmp	r3, #45	; 0x2d
   14b10:	bne	14bb8 <ftello64@plt+0x3568>
   14b14:	ldrb	r3, [r0, #4]
   14b18:	cmp	r3, #56	; 0x38
   14b1c:	bne	14bb8 <ftello64@plt+0x3568>
   14b20:	ldrb	r3, [r0, #5]
   14b24:	cmp	r3, #0
   14b28:	bne	14bb8 <ftello64@plt+0x3568>
   14b2c:	ldrb	r2, [r4]
   14b30:	ldr	r3, [pc, #144]	; 14bc8 <ftello64@plt+0x3578>
   14b34:	ldr	r4, [pc, #144]	; 14bcc <ftello64@plt+0x357c>
   14b38:	cmp	r2, #96	; 0x60
   14b3c:	movne	r4, r3
   14b40:	mov	r0, r4
   14b44:	pop	{r4, r5, r6, pc}
   14b48:	cmp	r3, #71	; 0x47
   14b4c:	bne	14bb8 <ftello64@plt+0x3568>
   14b50:	ldrb	r3, [r0, #1]
   14b54:	bic	r3, r3, #32
   14b58:	cmp	r3, #66	; 0x42
   14b5c:	bne	14bb8 <ftello64@plt+0x3568>
   14b60:	ldrb	r3, [r0, #2]
   14b64:	cmp	r3, #49	; 0x31
   14b68:	bne	14bb8 <ftello64@plt+0x3568>
   14b6c:	ldrb	r3, [r0, #3]
   14b70:	cmp	r3, #56	; 0x38
   14b74:	bne	14bb8 <ftello64@plt+0x3568>
   14b78:	ldrb	r3, [r0, #4]
   14b7c:	cmp	r3, #48	; 0x30
   14b80:	bne	14bb8 <ftello64@plt+0x3568>
   14b84:	ldrb	r3, [r0, #5]
   14b88:	cmp	r3, #51	; 0x33
   14b8c:	bne	14bb8 <ftello64@plt+0x3568>
   14b90:	ldrb	r3, [r0, #6]
   14b94:	cmp	r3, #48	; 0x30
   14b98:	bne	14bb8 <ftello64@plt+0x3568>
   14b9c:	ldrb	r3, [r0, #7]
   14ba0:	cmp	r3, #0
   14ba4:	bne	14bb8 <ftello64@plt+0x3568>
   14ba8:	ldrb	r2, [r4]
   14bac:	ldr	r3, [pc, #28]	; 14bd0 <ftello64@plt+0x3580>
   14bb0:	ldr	r4, [pc, #28]	; 14bd4 <ftello64@plt+0x3584>
   14bb4:	b	14b38 <ftello64@plt+0x34e8>
   14bb8:	ldr	r4, [pc, #24]	; 14bd8 <ftello64@plt+0x3588>
   14bbc:	cmp	r5, #9
   14bc0:	ldr	r3, [pc, #20]	; 14bdc <ftello64@plt+0x358c>
   14bc4:	b	14b3c <ftello64@plt+0x34ec>
   14bc8:	andeq	r4, r2, ip, lsl r8
   14bcc:	andeq	r4, r2, r7, lsr #16
   14bd0:	andeq	r4, r2, r0, lsr #16
   14bd4:	andeq	r4, r2, r3, lsr #16
   14bd8:	andeq	r4, r2, fp, lsr #11
   14bdc:	andeq	r4, r2, r8, asr lr
   14be0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14be4:	sub	sp, sp, #108	; 0x6c
   14be8:	mov	r8, r0
   14bec:	mov	r5, r1
   14bf0:	mov	r6, #0
   14bf4:	str	r3, [sp, #40]	; 0x28
   14bf8:	str	r2, [sp, #48]	; 0x30
   14bfc:	ldr	sl, [sp, #144]	; 0x90
   14c00:	bl	113ec <__ctype_get_mb_cur_max@plt>
   14c04:	ldr	r3, [sp, #148]	; 0x94
   14c08:	str	r6, [sp, #24]
   14c0c:	str	r6, [sp, #32]
   14c10:	str	r6, [sp, #44]	; 0x2c
   14c14:	str	r6, [sp, #52]	; 0x34
   14c18:	ubfx	r7, r3, #1, #1
   14c1c:	mov	r3, #1
   14c20:	str	r6, [sp, #60]	; 0x3c
   14c24:	str	r3, [sp, #72]	; 0x48
   14c28:	str	r0, [sp, #76]	; 0x4c
   14c2c:	cmp	sl, #10
   14c30:	ldrls	pc, [pc, sl, lsl #2]
   14c34:	b	14e78 <ftello64@plt+0x3828>
   14c38:	andeq	r4, r1, r4, ror #24
   14c3c:	muleq	r1, r0, lr
   14c40:	andeq	r4, r1, r4, lsl lr
   14c44:	andeq	r4, r1, ip, lsr #28
   14c48:	strdeq	r4, [r1], -ip
   14c4c:	andeq	r4, r1, r4, asr sp
   14c50:	andeq	r4, r1, r4, lsr sp
   14c54:	andeq	r4, r1, ip, ror lr
   14c58:	andeq	r4, r1, r4, lsl #27
   14c5c:	andeq	r4, r1, r4, lsl #27
   14c60:	andeq	r4, r1, r4, lsl #27
   14c64:	mov	r4, sl
   14c68:	mov	r7, #0
   14c6c:	mov	r9, r5
   14c70:	mov	r3, #0
   14c74:	str	r6, [sp, #68]	; 0x44
   14c78:	str	r3, [sp, #28]
   14c7c:	ldr	r3, [sp, #40]	; 0x28
   14c80:	cmn	r3, #1
   14c84:	bne	15824 <ftello64@plt+0x41d4>
   14c88:	ldr	r2, [sp, #28]
   14c8c:	ldr	r3, [sp, #48]	; 0x30
   14c90:	ldrb	r3, [r3, r2]
   14c94:	adds	r3, r3, #0
   14c98:	movne	r3, #1
   14c9c:	str	r3, [sp, #36]	; 0x24
   14ca0:	ldr	r3, [sp, #36]	; 0x24
   14ca4:	cmp	r3, #0
   14ca8:	bne	14eb4 <ftello64@plt+0x3864>
   14cac:	sub	r3, sl, #2
   14cb0:	cmp	r4, #0
   14cb4:	clz	r3, r3
   14cb8:	movne	r2, #0
   14cbc:	lsr	r3, r3, #5
   14cc0:	andeq	r2, r3, r7
   14cc4:	cmp	r2, #0
   14cc8:	bne	15078 <ftello64@plt+0x3a28>
   14ccc:	eor	r7, r7, #1
   14cd0:	ands	r3, r3, r7
   14cd4:	beq	1589c <ftello64@plt+0x424c>
   14cd8:	ldr	r2, [sp, #68]	; 0x44
   14cdc:	cmp	r2, #0
   14ce0:	beq	15864 <ftello64@plt+0x4214>
   14ce4:	ldr	r3, [sp, #72]	; 0x48
   14ce8:	cmp	r3, #0
   14cec:	beq	15838 <ftello64@plt+0x41e8>
   14cf0:	ldr	r2, [sp, #48]	; 0x30
   14cf4:	ldr	r3, [sp, #160]	; 0xa0
   14cf8:	ldr	r1, [sp, #60]	; 0x3c
   14cfc:	str	r3, [sp, #16]
   14d00:	ldr	r3, [sp, #156]	; 0x9c
   14d04:	str	r3, [sp, #12]
   14d08:	ldr	r3, [sp, #152]	; 0x98
   14d0c:	str	r3, [sp, #8]
   14d10:	ldr	r3, [sp, #148]	; 0x94
   14d14:	str	r3, [sp, #4]
   14d18:	mov	r3, #5
   14d1c:	str	r3, [sp]
   14d20:	ldr	r3, [sp, #40]	; 0x28
   14d24:	mov	r0, r8
   14d28:	bl	14be0 <ftello64@plt+0x3590>
   14d2c:	mov	r4, r0
   14d30:	b	15890 <ftello64@plt+0x4240>
   14d34:	ldr	r3, [pc, #2948]	; 158c0 <ftello64@plt+0x4270>
   14d38:	mov	r7, #1
   14d3c:	mov	r4, #0
   14d40:	mov	sl, #5
   14d44:	str	r7, [sp, #24]
   14d48:	str	r7, [sp, #32]
   14d4c:	str	r3, [sp, #44]	; 0x2c
   14d50:	b	14c6c <ftello64@plt+0x361c>
   14d54:	cmp	r7, #0
   14d58:	bne	14e9c <ftello64@plt+0x384c>
   14d5c:	cmp	r5, #0
   14d60:	mov	r4, #1
   14d64:	movne	r3, #34	; 0x22
   14d68:	strbne	r3, [r8]
   14d6c:	mov	r3, #1
   14d70:	str	r3, [sp, #24]
   14d74:	str	r3, [sp, #32]
   14d78:	ldr	r3, [pc, #2880]	; 158c0 <ftello64@plt+0x4270>
   14d7c:	str	r3, [sp, #44]	; 0x2c
   14d80:	b	14c6c <ftello64@plt+0x361c>
   14d84:	cmp	sl, #10
   14d88:	beq	14dac <ftello64@plt+0x375c>
   14d8c:	mov	r1, sl
   14d90:	ldr	r0, [pc, #2860]	; 158c4 <ftello64@plt+0x4274>
   14d94:	bl	14aac <ftello64@plt+0x345c>
   14d98:	mov	r1, sl
   14d9c:	str	r0, [sp, #156]	; 0x9c
   14da0:	ldr	r0, [pc, #2848]	; 158c8 <ftello64@plt+0x4278>
   14da4:	bl	14aac <ftello64@plt+0x345c>
   14da8:	str	r0, [sp, #160]	; 0xa0
   14dac:	cmp	r7, #0
   14db0:	moveq	r4, r7
   14db4:	beq	14dcc <ftello64@plt+0x377c>
   14db8:	mov	r4, #0
   14dbc:	b	14ddc <ftello64@plt+0x378c>
   14dc0:	cmp	r5, r4
   14dc4:	strbhi	r3, [r8, r4]
   14dc8:	add	r4, r4, #1
   14dcc:	ldr	r3, [sp, #156]	; 0x9c
   14dd0:	ldrb	r3, [r3, r4]
   14dd4:	cmp	r3, #0
   14dd8:	bne	14dc0 <ftello64@plt+0x3770>
   14ddc:	ldr	r0, [sp, #160]	; 0xa0
   14de0:	bl	114b8 <strlen@plt>
   14de4:	ldr	r3, [sp, #160]	; 0xa0
   14de8:	str	r0, [sp, #32]
   14dec:	str	r3, [sp, #44]	; 0x2c
   14df0:	mov	r3, #1
   14df4:	str	r3, [sp, #24]
   14df8:	b	14c6c <ftello64@plt+0x361c>
   14dfc:	mov	r3, #1
   14e00:	cmp	r7, #0
   14e04:	streq	r3, [sp, #24]
   14e08:	beq	14e4c <ftello64@plt+0x37fc>
   14e0c:	str	r3, [sp, #32]
   14e10:	b	14e38 <ftello64@plt+0x37e8>
   14e14:	cmp	r7, #0
   14e18:	beq	14e4c <ftello64@plt+0x37fc>
   14e1c:	mov	r3, #1
   14e20:	str	r3, [sp, #32]
   14e24:	ldr	r3, [pc, #2716]	; 158c8 <ftello64@plt+0x4278>
   14e28:	b	14eac <ftello64@plt+0x385c>
   14e2c:	mov	r7, #1
   14e30:	str	r7, [sp, #24]
   14e34:	str	r7, [sp, #32]
   14e38:	ldr	r3, [pc, #2696]	; 158c8 <ftello64@plt+0x4278>
   14e3c:	mov	r4, #0
   14e40:	str	r3, [sp, #44]	; 0x2c
   14e44:	mov	sl, #2
   14e48:	b	14c6c <ftello64@plt+0x361c>
   14e4c:	cmp	r5, #0
   14e50:	movne	r3, #39	; 0x27
   14e54:	movne	r7, #0
   14e58:	strbne	r3, [r8]
   14e5c:	moveq	r7, r5
   14e60:	mov	r3, #1
   14e64:	mov	r4, #1
   14e68:	str	r3, [sp, #32]
   14e6c:	ldr	r3, [pc, #2644]	; 158c8 <ftello64@plt+0x4278>
   14e70:	str	r3, [sp, #44]	; 0x2c
   14e74:	b	14e44 <ftello64@plt+0x37f4>
   14e78:	bl	11614 <abort@plt>
   14e7c:	mov	r3, #1
   14e80:	mov	r7, #0
   14e84:	str	r3, [sp, #24]
   14e88:	mov	r4, #0
   14e8c:	b	14c6c <ftello64@plt+0x361c>
   14e90:	mov	r7, #1
   14e94:	str	sl, [sp, #32]
   14e98:	b	14e38 <ftello64@plt+0x37e8>
   14e9c:	mov	r3, #1
   14ea0:	str	r7, [sp, #24]
   14ea4:	str	r3, [sp, #32]
   14ea8:	ldr	r3, [pc, #2576]	; 158c0 <ftello64@plt+0x4270>
   14eac:	str	r3, [sp, #44]	; 0x2c
   14eb0:	b	14e88 <ftello64@plt+0x3838>
   14eb4:	ldr	fp, [sp, #24]
   14eb8:	ldr	r3, [sp, #32]
   14ebc:	cmp	sl, #2
   14ec0:	moveq	fp, #0
   14ec4:	andne	fp, fp, #1
   14ec8:	adds	r5, r3, #0
   14ecc:	movne	r5, #1
   14ed0:	ands	r3, fp, r5
   14ed4:	str	r3, [sp, #64]	; 0x40
   14ed8:	beq	14fa8 <ftello64@plt+0x3958>
   14edc:	ldr	r3, [sp, #28]
   14ee0:	ldr	r2, [sp, #32]
   14ee4:	cmp	r2, #1
   14ee8:	add	r6, r3, r2
   14eec:	mov	r3, r2
   14ef0:	ldr	r2, [sp, #40]	; 0x28
   14ef4:	movls	r3, #0
   14ef8:	movhi	r3, #1
   14efc:	cmn	r2, #1
   14f00:	movne	r3, #0
   14f04:	cmp	r3, #0
   14f08:	beq	14f18 <ftello64@plt+0x38c8>
   14f0c:	ldr	r0, [sp, #48]	; 0x30
   14f10:	bl	114b8 <strlen@plt>
   14f14:	str	r0, [sp, #40]	; 0x28
   14f18:	ldr	r3, [sp, #40]	; 0x28
   14f1c:	cmp	r6, r3
   14f20:	bhi	14fa0 <ftello64@plt+0x3950>
   14f24:	ldr	r0, [sp, #28]
   14f28:	ldr	r2, [sp, #32]
   14f2c:	ldr	r3, [sp, #48]	; 0x30
   14f30:	ldr	r1, [sp, #44]	; 0x2c
   14f34:	add	r0, r3, r0
   14f38:	bl	1135c <memcmp@plt>
   14f3c:	cmp	r0, #0
   14f40:	bne	14fa0 <ftello64@plt+0x3950>
   14f44:	cmp	r7, #0
   14f48:	beq	14fa8 <ftello64@plt+0x3958>
   14f4c:	str	r7, [sp, #24]
   14f50:	ldr	r3, [sp, #24]
   14f54:	mov	r1, r9
   14f58:	ldr	r2, [sp, #48]	; 0x30
   14f5c:	cmp	sl, #2
   14f60:	movne	r3, #0
   14f64:	andeq	r3, r3, #1
   14f68:	cmp	r3, #0
   14f6c:	ldr	r3, [sp, #160]	; 0xa0
   14f70:	movne	sl, #4
   14f74:	str	sl, [sp]
   14f78:	str	r3, [sp, #16]
   14f7c:	ldr	r3, [sp, #156]	; 0x9c
   14f80:	str	r3, [sp, #12]
   14f84:	mov	r3, #0
   14f88:	str	r3, [sp, #8]
   14f8c:	ldr	r3, [sp, #148]	; 0x94
   14f90:	bic	r3, r3, #2
   14f94:	str	r3, [sp, #4]
   14f98:	ldr	r3, [sp, #40]	; 0x28
   14f9c:	b	14d24 <ftello64@plt+0x36d4>
   14fa0:	mov	r3, #0
   14fa4:	str	r3, [sp, #64]	; 0x40
   14fa8:	ldr	r2, [sp, #28]
   14fac:	ldr	r3, [sp, #48]	; 0x30
   14fb0:	add	r3, r3, r2
   14fb4:	str	r3, [sp, #80]	; 0x50
   14fb8:	ldr	r3, [sp, #48]	; 0x30
   14fbc:	ldrb	r6, [r3, r2]
   14fc0:	cmp	r6, #58	; 0x3a
   14fc4:	bhi	15128 <ftello64@plt+0x3ad8>
   14fc8:	cmp	r6, #43	; 0x2b
   14fcc:	bcs	152e8 <ftello64@plt+0x3c98>
   14fd0:	cmp	r6, #32
   14fd4:	beq	1533c <ftello64@plt+0x3cec>
   14fd8:	bhi	15080 <ftello64@plt+0x3a30>
   14fdc:	cmp	r6, #9
   14fe0:	beq	154e4 <ftello64@plt+0x3e94>
   14fe4:	bhi	15044 <ftello64@plt+0x39f4>
   14fe8:	cmp	r6, #7
   14fec:	beq	154f4 <ftello64@plt+0x3ea4>
   14ff0:	bhi	15510 <ftello64@plt+0x3ec0>
   14ff4:	cmp	r6, #0
   14ff8:	beq	15358 <ftello64@plt+0x3d08>
   14ffc:	ldr	r3, [sp, #76]	; 0x4c
   15000:	cmp	r3, #1
   15004:	bne	1555c <ftello64@plt+0x3f0c>
   15008:	bl	11494 <__ctype_b_loc@plt>
   1500c:	ldr	r2, [r0]
   15010:	sxth	r3, r6
   15014:	lsl	r3, r3, #1
   15018:	ldrh	r5, [r2, r3]
   1501c:	ldr	r3, [sp, #76]	; 0x4c
   15020:	ubfx	r5, r5, #14, #1
   15024:	str	r3, [sp, #56]	; 0x38
   15028:	ldr	r3, [sp, #24]
   1502c:	eor	fp, r5, #1
   15030:	and	fp, fp, r3
   15034:	ands	fp, fp, #255	; 0xff
   15038:	beq	15218 <ftello64@plt+0x3bc8>
   1503c:	mov	r5, #0
   15040:	b	15608 <ftello64@plt+0x3fb8>
   15044:	cmp	r6, #11
   15048:	beq	15518 <ftello64@plt+0x3ec8>
   1504c:	bcc	154ec <ftello64@plt+0x3e9c>
   15050:	cmp	r6, #12
   15054:	beq	15520 <ftello64@plt+0x3ed0>
   15058:	cmp	r6, #13
   1505c:	moveq	r3, #114	; 0x72
   15060:	bne	14ffc <ftello64@plt+0x39ac>
   15064:	cmp	sl, #2
   15068:	movne	r2, #0
   1506c:	andeq	r2, r7, #1
   15070:	cmp	r2, #0
   15074:	beq	154f8 <ftello64@plt+0x3ea8>
   15078:	mov	sl, #2
   1507c:	b	14f50 <ftello64@plt+0x3900>
   15080:	cmp	r6, #37	; 0x25
   15084:	beq	152e8 <ftello64@plt+0x3c98>
   15088:	bhi	1509c <ftello64@plt+0x3a4c>
   1508c:	cmp	r6, #35	; 0x23
   15090:	beq	15330 <ftello64@plt+0x3ce0>
   15094:	mov	r5, #0
   15098:	b	15340 <ftello64@plt+0x3cf0>
   1509c:	cmp	r6, #39	; 0x27
   150a0:	bne	15094 <ftello64@plt+0x3a44>
   150a4:	cmp	sl, #2
   150a8:	ldrne	r5, [sp, #36]	; 0x24
   150ac:	movne	r3, r5
   150b0:	strne	r3, [sp, #68]	; 0x44
   150b4:	bne	15434 <ftello64@plt+0x3de4>
   150b8:	cmp	r7, #0
   150bc:	bne	14f50 <ftello64@plt+0x3900>
   150c0:	ldr	r3, [sp, #60]	; 0x3c
   150c4:	cmp	r9, #0
   150c8:	clz	r3, r3
   150cc:	lsr	r3, r3, #5
   150d0:	moveq	r3, #0
   150d4:	cmp	r3, #0
   150d8:	strne	r9, [sp, #60]	; 0x3c
   150dc:	movne	r9, #0
   150e0:	bne	150f0 <ftello64@plt+0x3aa0>
   150e4:	cmp	r9, r4
   150e8:	movhi	r3, #39	; 0x27
   150ec:	strbhi	r3, [r8, r4]
   150f0:	add	r3, r4, #1
   150f4:	ldr	r5, [sp, #36]	; 0x24
   150f8:	mov	fp, #0
   150fc:	cmp	r3, r9
   15100:	movcc	r2, #92	; 0x5c
   15104:	str	fp, [sp, #52]	; 0x34
   15108:	strbcc	r2, [r8, r3]
   1510c:	add	r3, r4, #2
   15110:	add	r4, r4, #3
   15114:	cmp	r3, r9
   15118:	str	r5, [sp, #68]	; 0x44
   1511c:	movcc	r2, #39	; 0x27
   15120:	strbcc	r2, [r8, r3]
   15124:	b	15218 <ftello64@plt+0x3bc8>
   15128:	cmp	r6, #94	; 0x5e
   1512c:	beq	15094 <ftello64@plt+0x3a44>
   15130:	bhi	152f0 <ftello64@plt+0x3ca0>
   15134:	cmp	r6, #90	; 0x5a
   15138:	bhi	152dc <ftello64@plt+0x3c8c>
   1513c:	cmp	r6, #65	; 0x41
   15140:	bcs	152e8 <ftello64@plt+0x3c98>
   15144:	cmp	r6, #62	; 0x3e
   15148:	bls	15094 <ftello64@plt+0x3a44>
   1514c:	cmp	r6, #63	; 0x3f
   15150:	bne	14ffc <ftello64@plt+0x39ac>
   15154:	cmp	sl, #2
   15158:	beq	1543c <ftello64@plt+0x3dec>
   1515c:	cmp	sl, #5
   15160:	movne	fp, #0
   15164:	bne	1580c <ftello64@plt+0x41bc>
   15168:	ldr	r3, [sp, #148]	; 0x94
   1516c:	tst	r3, #4
   15170:	beq	15444 <ftello64@plt+0x3df4>
   15174:	ldr	r3, [sp, #28]
   15178:	add	r2, r3, #2
   1517c:	ldr	r3, [sp, #40]	; 0x28
   15180:	cmp	r2, r3
   15184:	bcs	15444 <ftello64@plt+0x3df4>
   15188:	ldr	r1, [sp, #28]
   1518c:	ldr	r3, [sp, #48]	; 0x30
   15190:	add	r3, r3, r1
   15194:	ldrb	r1, [r3, #1]
   15198:	cmp	r1, #63	; 0x3f
   1519c:	bne	15444 <ftello64@plt+0x3df4>
   151a0:	ldr	r3, [sp, #48]	; 0x30
   151a4:	ldrb	r6, [r3, r2]
   151a8:	sub	r3, r6, #33	; 0x21
   151ac:	uxtb	r3, r3
   151b0:	cmp	r3, #29
   151b4:	bhi	15814 <ftello64@plt+0x41c4>
   151b8:	ldr	r0, [pc, #1804]	; 158cc <ftello64@plt+0x427c>
   151bc:	mov	r5, #1
   151c0:	ands	r5, r0, r5, lsl r3
   151c4:	beq	1581c <ftello64@plt+0x41cc>
   151c8:	cmp	r7, #0
   151cc:	bne	14f50 <ftello64@plt+0x3900>
   151d0:	cmp	r9, r4
   151d4:	add	r3, r4, #1
   151d8:	str	r2, [sp, #28]
   151dc:	mov	r5, #0
   151e0:	strbhi	r1, [r8, r4]
   151e4:	cmp	r9, r3
   151e8:	mov	fp, r5
   151ec:	movhi	r1, #34	; 0x22
   151f0:	strbhi	r1, [r8, r3]
   151f4:	add	r3, r4, #2
   151f8:	cmp	r9, r3
   151fc:	movhi	r1, #34	; 0x22
   15200:	strbhi	r1, [r8, r3]
   15204:	add	r3, r4, #3
   15208:	add	r4, r4, #4
   1520c:	cmp	r9, r3
   15210:	movhi	r1, #63	; 0x3f
   15214:	strbhi	r1, [r8, r3]
   15218:	ldr	r3, [sp, #24]
   1521c:	eor	r3, r3, #1
   15220:	cmp	sl, #2
   15224:	orreq	r3, r3, #1
   15228:	eor	r3, r3, #1
   1522c:	orr	r3, r7, r3
   15230:	tst	r3, #255	; 0xff
   15234:	beq	15260 <ftello64@plt+0x3c10>
   15238:	ldr	r3, [sp, #152]	; 0x98
   1523c:	cmp	r3, #0
   15240:	beq	15260 <ftello64@plt+0x3c10>
   15244:	ldr	r1, [sp, #152]	; 0x98
   15248:	ubfx	r2, r6, #5, #8
   1524c:	and	r3, r6, #31
   15250:	ldr	r2, [r1, r2, lsl #2]
   15254:	lsr	r3, r2, r3
   15258:	tst	r3, #1
   1525c:	bne	1526c <ftello64@plt+0x3c1c>
   15260:	ldr	r3, [sp, #64]	; 0x40
   15264:	cmp	r3, #0
   15268:	beq	15464 <ftello64@plt+0x3e14>
   1526c:	sub	r3, sl, #2
   15270:	cmp	r7, #0
   15274:	clz	r3, r3
   15278:	lsr	r3, r3, #5
   1527c:	bne	14f50 <ftello64@plt+0x3900>
   15280:	ldr	r2, [sp, #52]	; 0x34
   15284:	eor	r2, r2, #1
   15288:	ands	r3, r3, r2
   1528c:	beq	152c4 <ftello64@plt+0x3c74>
   15290:	cmp	r9, r4
   15294:	str	r3, [sp, #52]	; 0x34
   15298:	movhi	r2, #39	; 0x27
   1529c:	strbhi	r2, [r8, r4]
   152a0:	add	r2, r4, #1
   152a4:	cmp	r9, r2
   152a8:	movhi	r1, #36	; 0x24
   152ac:	strbhi	r1, [r8, r2]
   152b0:	add	r2, r4, #2
   152b4:	add	r4, r4, #3
   152b8:	cmp	r9, r2
   152bc:	movhi	r1, #39	; 0x27
   152c0:	strbhi	r1, [r8, r2]
   152c4:	cmp	r9, r4
   152c8:	ldr	fp, [sp, #36]	; 0x24
   152cc:	movhi	r3, #92	; 0x5c
   152d0:	strbhi	r3, [r8, r4]
   152d4:	add	r4, r4, #1
   152d8:	b	15464 <ftello64@plt+0x3e14>
   152dc:	cmp	r6, #92	; 0x5c
   152e0:	beq	1544c <ftello64@plt+0x3dfc>
   152e4:	bls	15094 <ftello64@plt+0x3a44>
   152e8:	ldr	r5, [sp, #36]	; 0x24
   152ec:	b	15434 <ftello64@plt+0x3de4>
   152f0:	cmp	r6, #122	; 0x7a
   152f4:	bhi	15314 <ftello64@plt+0x3cc4>
   152f8:	cmp	r6, #97	; 0x61
   152fc:	bcs	152e8 <ftello64@plt+0x3c98>
   15300:	cmp	r6, #95	; 0x5f
   15304:	beq	152e8 <ftello64@plt+0x3c98>
   15308:	cmp	r6, #96	; 0x60
   1530c:	bne	14ffc <ftello64@plt+0x39ac>
   15310:	b	15094 <ftello64@plt+0x3a44>
   15314:	cmp	r6, #124	; 0x7c
   15318:	beq	15094 <ftello64@plt+0x3a44>
   1531c:	bcc	15528 <ftello64@plt+0x3ed8>
   15320:	cmp	r6, #125	; 0x7d
   15324:	beq	15528 <ftello64@plt+0x3ed8>
   15328:	cmp	r6, #126	; 0x7e
   1532c:	bne	14ffc <ftello64@plt+0x39ac>
   15330:	ldr	r3, [sp, #28]
   15334:	cmp	r3, #0
   15338:	bne	15444 <ftello64@plt+0x3df4>
   1533c:	ldr	r5, [sp, #36]	; 0x24
   15340:	cmp	sl, #2
   15344:	movne	fp, #0
   15348:	andeq	fp, r7, #1
   1534c:	cmp	fp, #0
   15350:	beq	15218 <ftello64@plt+0x3bc8>
   15354:	b	15078 <ftello64@plt+0x3a28>
   15358:	ldr	r3, [sp, #24]
   1535c:	cmp	r3, #0
   15360:	beq	15428 <ftello64@plt+0x3dd8>
   15364:	sub	r2, sl, #2
   15368:	cmp	r7, #0
   1536c:	clz	r2, r2
   15370:	lsr	r2, r2, #5
   15374:	bne	14f4c <ftello64@plt+0x38fc>
   15378:	ldr	r3, [sp, #52]	; 0x34
   1537c:	eor	r3, r3, #1
   15380:	ands	r2, r2, r3
   15384:	moveq	r3, r4
   15388:	beq	153c0 <ftello64@plt+0x3d70>
   1538c:	cmp	r9, r4
   15390:	str	r2, [sp, #52]	; 0x34
   15394:	movhi	r3, #39	; 0x27
   15398:	strbhi	r3, [r8, r4]
   1539c:	add	r3, r4, #1
   153a0:	cmp	r9, r3
   153a4:	movhi	r1, #36	; 0x24
   153a8:	strbhi	r1, [r8, r3]
   153ac:	add	r3, r4, #2
   153b0:	cmp	r9, r3
   153b4:	movhi	r1, #39	; 0x27
   153b8:	strbhi	r1, [r8, r3]
   153bc:	add	r3, r4, #3
   153c0:	cmp	r9, r3
   153c4:	add	r4, r3, #1
   153c8:	movhi	r2, #92	; 0x5c
   153cc:	strbhi	r2, [r8, r3]
   153d0:	cmp	fp, #0
   153d4:	beq	157fc <ftello64@plt+0x41ac>
   153d8:	ldr	r2, [sp, #28]
   153dc:	ldr	r1, [sp, #40]	; 0x28
   153e0:	add	r2, r2, #1
   153e4:	cmp	r2, r1
   153e8:	bcs	15420 <ftello64@plt+0x3dd0>
   153ec:	ldr	r1, [sp, #48]	; 0x30
   153f0:	mov	r6, #48	; 0x30
   153f4:	ldrb	r2, [r1, r2]
   153f8:	sub	r2, r2, #48	; 0x30
   153fc:	cmp	r2, #9
   15400:	bhi	1580c <ftello64@plt+0x41bc>
   15404:	cmp	r9, r4
   15408:	add	r2, r3, #2
   1540c:	strbhi	r6, [r8, r4]
   15410:	cmp	r9, r2
   15414:	add	r4, r3, #3
   15418:	movhi	r1, #48	; 0x30
   1541c:	strbhi	r1, [r8, r2]
   15420:	mov	r5, #0
   15424:	b	15804 <ftello64@plt+0x41b4>
   15428:	ldr	r3, [sp, #148]	; 0x94
   1542c:	ands	r5, r3, #1
   15430:	bne	154b8 <ftello64@plt+0x3e68>
   15434:	mov	fp, #0
   15438:	b	15218 <ftello64@plt+0x3bc8>
   1543c:	cmp	r7, #0
   15440:	bne	14f50 <ftello64@plt+0x3900>
   15444:	mov	r5, #0
   15448:	b	15434 <ftello64@plt+0x3de4>
   1544c:	cmp	sl, #2
   15450:	bne	154c4 <ftello64@plt+0x3e74>
   15454:	cmp	r7, #0
   15458:	bne	14f50 <ftello64@plt+0x3900>
   1545c:	mov	r5, r7
   15460:	mov	fp, r7
   15464:	ldr	r3, [sp, #52]	; 0x34
   15468:	eor	fp, fp, #1
   1546c:	tst	r3, fp
   15470:	beq	1549c <ftello64@plt+0x3e4c>
   15474:	cmp	r9, r4
   15478:	movhi	r3, #39	; 0x27
   1547c:	strbhi	r3, [r8, r4]
   15480:	add	r3, r4, #1
   15484:	add	r4, r4, #2
   15488:	cmp	r9, r3
   1548c:	movhi	r2, #39	; 0x27
   15490:	strbhi	r2, [r8, r3]
   15494:	mov	r3, #0
   15498:	str	r3, [sp, #52]	; 0x34
   1549c:	cmp	r9, r4
   154a0:	ldr	r3, [sp, #72]	; 0x48
   154a4:	strbhi	r6, [r8, r4]
   154a8:	cmp	r5, #0
   154ac:	add	r4, r4, #1
   154b0:	moveq	r3, #0
   154b4:	str	r3, [sp, #72]	; 0x48
   154b8:	ldr	r3, [sp, #28]
   154bc:	add	r3, r3, #1
   154c0:	b	14c78 <ftello64@plt+0x3628>
   154c4:	ldr	r3, [sp, #24]
   154c8:	and	r3, r3, r7
   154cc:	tst	r5, r3
   154d0:	moveq	r3, r6
   154d4:	beq	15064 <ftello64@plt+0x3a14>
   154d8:	mov	fp, #0
   154dc:	mov	r5, fp
   154e0:	b	15464 <ftello64@plt+0x3e14>
   154e4:	mov	r3, #116	; 0x74
   154e8:	b	15064 <ftello64@plt+0x3a14>
   154ec:	mov	r3, #110	; 0x6e
   154f0:	b	15064 <ftello64@plt+0x3a14>
   154f4:	mov	r3, #97	; 0x61
   154f8:	ldr	r2, [sp, #24]
   154fc:	cmp	r2, #0
   15500:	beq	15444 <ftello64@plt+0x3df4>
   15504:	mov	r6, r3
   15508:	mov	r5, #0
   1550c:	b	1526c <ftello64@plt+0x3c1c>
   15510:	mov	r3, #98	; 0x62
   15514:	b	154f8 <ftello64@plt+0x3ea8>
   15518:	mov	r3, #118	; 0x76
   1551c:	b	154f8 <ftello64@plt+0x3ea8>
   15520:	mov	r3, #102	; 0x66
   15524:	b	154f8 <ftello64@plt+0x3ea8>
   15528:	ldr	r3, [sp, #40]	; 0x28
   1552c:	cmn	r3, #1
   15530:	bne	15550 <ftello64@plt+0x3f00>
   15534:	ldr	r3, [sp, #48]	; 0x30
   15538:	ldrb	r3, [r3, #1]
   1553c:	adds	r3, r3, #0
   15540:	movne	r3, #1
   15544:	cmp	r3, #0
   15548:	bne	15444 <ftello64@plt+0x3df4>
   1554c:	b	15330 <ftello64@plt+0x3ce0>
   15550:	ldr	r3, [sp, #40]	; 0x28
   15554:	subs	r3, r3, #1
   15558:	b	15540 <ftello64@plt+0x3ef0>
   1555c:	mov	r3, #0
   15560:	mov	r2, #0
   15564:	strd	r2, [sp, #96]	; 0x60
   15568:	ldr	r3, [sp, #40]	; 0x28
   1556c:	cmn	r3, #1
   15570:	bne	15580 <ftello64@plt+0x3f30>
   15574:	ldr	r0, [sp, #48]	; 0x30
   15578:	bl	114b8 <strlen@plt>
   1557c:	str	r0, [sp, #40]	; 0x28
   15580:	ldr	r5, [sp, #36]	; 0x24
   15584:	mov	r3, #0
   15588:	str	r3, [sp, #56]	; 0x38
   1558c:	ldr	r3, [sp, #28]
   15590:	add	r0, sp, #92	; 0x5c
   15594:	ldr	r1, [sp, #40]	; 0x28
   15598:	ldr	r2, [sp, #56]	; 0x38
   1559c:	add	r2, r3, r2
   155a0:	ldr	r3, [sp, #48]	; 0x30
   155a4:	add	fp, r3, r2
   155a8:	sub	r2, r1, r2
   155ac:	add	r3, sp, #96	; 0x60
   155b0:	mov	r1, fp
   155b4:	bl	226a8 <ftello64@plt+0x11058>
   155b8:	subs	r2, r0, #0
   155bc:	beq	155fc <ftello64@plt+0x3fac>
   155c0:	cmn	r2, #1
   155c4:	beq	157d0 <ftello64@plt+0x4180>
   155c8:	cmn	r2, #2
   155cc:	bne	15740 <ftello64@plt+0x40f0>
   155d0:	ldr	r3, [sp, #28]
   155d4:	ldr	r2, [sp, #56]	; 0x38
   155d8:	add	r3, r3, r2
   155dc:	ldr	r2, [sp, #40]	; 0x28
   155e0:	cmp	r2, r3
   155e4:	bls	157d0 <ftello64@plt+0x4180>
   155e8:	ldr	r2, [sp, #56]	; 0x38
   155ec:	ldr	r3, [sp, #80]	; 0x50
   155f0:	ldrb	r5, [r3, r2]
   155f4:	cmp	r5, #0
   155f8:	bne	15730 <ftello64@plt+0x40e0>
   155fc:	ldr	r3, [sp, #56]	; 0x38
   15600:	cmp	r3, #1
   15604:	bls	15028 <ftello64@plt+0x39d8>
   15608:	ldr	r3, [sp, #28]
   1560c:	mov	fp, #0
   15610:	mov	ip, #92	; 0x5c
   15614:	ldr	r2, [sp, #56]	; 0x38
   15618:	add	r3, r3, r2
   1561c:	ldr	r2, [sp, #24]
   15620:	str	r3, [sp, #36]	; 0x24
   15624:	eor	r3, r5, #1
   15628:	and	r3, r3, r2
   1562c:	mov	r2, #39	; 0x27
   15630:	uxtb	r3, r3
   15634:	cmp	r3, #0
   15638:	beq	157d8 <ftello64@plt+0x4188>
   1563c:	sub	r0, sl, #2
   15640:	cmp	r7, #0
   15644:	clz	r0, r0
   15648:	lsr	r0, r0, #5
   1564c:	bne	14f4c <ftello64@plt+0x38fc>
   15650:	ldr	r1, [sp, #52]	; 0x34
   15654:	eor	r1, r1, #1
   15658:	ands	r1, r0, r1
   1565c:	beq	1568c <ftello64@plt+0x403c>
   15660:	cmp	r9, r4
   15664:	add	r0, r4, #1
   15668:	str	r1, [sp, #52]	; 0x34
   1566c:	strbhi	r2, [r8, r4]
   15670:	cmp	r9, r0
   15674:	movhi	lr, #36	; 0x24
   15678:	strbhi	lr, [r8, r0]
   1567c:	add	r0, r4, #2
   15680:	add	r4, r4, #3
   15684:	cmp	r9, r0
   15688:	strbhi	r2, [r8, r0]
   1568c:	cmp	r9, r4
   15690:	add	r0, r4, #1
   15694:	mov	fp, r3
   15698:	strbhi	ip, [r8, r4]
   1569c:	cmp	r9, r0
   156a0:	lsrhi	r1, r6, #6
   156a4:	addhi	r1, r1, #48	; 0x30
   156a8:	strbhi	r1, [r8, r0]
   156ac:	add	r0, r4, #2
   156b0:	add	r4, r4, #3
   156b4:	cmp	r9, r0
   156b8:	ubfxhi	r1, r6, #3, #3
   156bc:	and	r6, r6, #7
   156c0:	add	r6, r6, #48	; 0x30
   156c4:	addhi	r1, r1, #48	; 0x30
   156c8:	strbhi	r1, [r8, r0]
   156cc:	eor	r0, fp, #1
   156d0:	ldr	r1, [sp, #28]
   156d4:	ldr	lr, [sp, #52]	; 0x34
   156d8:	add	r1, r1, #1
   156dc:	and	r0, r0, lr
   156e0:	ldr	lr, [sp, #36]	; 0x24
   156e4:	cmp	r1, lr
   156e8:	bcs	15464 <ftello64@plt+0x3e14>
   156ec:	cmp	r0, #0
   156f0:	beq	15714 <ftello64@plt+0x40c4>
   156f4:	cmp	r9, r4
   156f8:	add	r0, r4, #1
   156fc:	strbhi	r2, [r8, r4]
   15700:	cmp	r9, r0
   15704:	add	r4, r4, #2
   15708:	strbhi	r2, [r8, r0]
   1570c:	mov	r0, #0
   15710:	str	r0, [sp, #52]	; 0x34
   15714:	ldr	r0, [sp, #48]	; 0x30
   15718:	cmp	r9, r4
   1571c:	str	r1, [sp, #28]
   15720:	strbhi	r6, [r8, r4]
   15724:	add	r4, r4, #1
   15728:	ldrb	r6, [r0, r1]
   1572c:	b	15634 <ftello64@plt+0x3fe4>
   15730:	ldr	r3, [sp, #56]	; 0x38
   15734:	add	r3, r3, #1
   15738:	str	r3, [sp, #56]	; 0x38
   1573c:	b	155d0 <ftello64@plt+0x3f80>
   15740:	cmp	sl, #2
   15744:	movne	r3, #0
   15748:	andeq	r3, r7, #1
   1574c:	cmp	r3, #0
   15750:	movne	r1, #1
   15754:	bne	157b0 <ftello64@plt+0x4160>
   15758:	ldr	r0, [sp, #92]	; 0x5c
   1575c:	str	r2, [sp, #84]	; 0x54
   15760:	bl	113c8 <iswprint@plt>
   15764:	ldr	r3, [sp, #56]	; 0x38
   15768:	cmp	r0, #0
   1576c:	add	r0, sp, #96	; 0x60
   15770:	moveq	r5, #0
   15774:	ldr	r2, [sp, #84]	; 0x54
   15778:	add	r3, r3, r2
   1577c:	str	r3, [sp, #56]	; 0x38
   15780:	bl	11350 <mbsinit@plt>
   15784:	cmp	r0, #0
   15788:	beq	1558c <ftello64@plt+0x3f3c>
   1578c:	b	155fc <ftello64@plt+0x3fac>
   15790:	ldrb	r3, [fp, #1]!
   15794:	cmp	r3, #94	; 0x5e
   15798:	beq	15078 <ftello64@plt+0x3a28>
   1579c:	bhi	157bc <ftello64@plt+0x416c>
   157a0:	sub	r3, r3, #91	; 0x5b
   157a4:	cmp	r3, #1
   157a8:	bls	15078 <ftello64@plt+0x3a28>
   157ac:	add	r1, r1, #1
   157b0:	cmp	r1, r2
   157b4:	bne	15790 <ftello64@plt+0x4140>
   157b8:	b	15758 <ftello64@plt+0x4108>
   157bc:	cmp	r3, #96	; 0x60
   157c0:	beq	15078 <ftello64@plt+0x3a28>
   157c4:	cmp	r3, #124	; 0x7c
   157c8:	bne	157ac <ftello64@plt+0x415c>
   157cc:	b	15078 <ftello64@plt+0x3a28>
   157d0:	mov	r5, #0
   157d4:	b	155fc <ftello64@plt+0x3fac>
   157d8:	ldr	r1, [sp, #64]	; 0x40
   157dc:	cmp	r1, #0
   157e0:	beq	156cc <ftello64@plt+0x407c>
   157e4:	cmp	r9, r4
   157e8:	mov	r1, #0
   157ec:	strbhi	ip, [r8, r4]
   157f0:	add	r4, r4, #1
   157f4:	str	r1, [sp, #64]	; 0x40
   157f8:	b	156cc <ftello64@plt+0x407c>
   157fc:	mov	r5, fp
   15800:	ldr	fp, [sp, #24]
   15804:	mov	r6, #48	; 0x30
   15808:	b	15218 <ftello64@plt+0x3bc8>
   1580c:	mov	r5, #0
   15810:	b	15218 <ftello64@plt+0x3bc8>
   15814:	mov	r6, r1
   15818:	b	15444 <ftello64@plt+0x3df4>
   1581c:	mov	r6, r1
   15820:	b	15434 <ftello64@plt+0x3de4>
   15824:	ldr	r2, [sp, #28]
   15828:	ldr	r3, [sp, #40]	; 0x28
   1582c:	subs	r3, r3, r2
   15830:	movne	r3, #1
   15834:	b	14c9c <ftello64@plt+0x364c>
   15838:	ldr	r3, [sp, #60]	; 0x3c
   1583c:	mov	sl, #2
   15840:	ldr	r7, [sp, #72]	; 0x48
   15844:	adds	r6, r3, #0
   15848:	mov	r5, r3
   1584c:	movne	r6, #1
   15850:	cmp	r9, #0
   15854:	movne	r6, #0
   15858:	cmp	r6, #0
   1585c:	bne	14c2c <ftello64@plt+0x35dc>
   15860:	ldr	r3, [sp, #68]	; 0x44
   15864:	ldr	r2, [sp, #44]	; 0x2c
   15868:	cmp	r2, #0
   1586c:	moveq	r3, #0
   15870:	andne	r3, r3, #1
   15874:	cmp	r3, #0
   15878:	movne	r3, r2
   1587c:	subne	r3, r3, #1
   15880:	bne	158b0 <ftello64@plt+0x4260>
   15884:	cmp	r9, r4
   15888:	movhi	r3, #0
   1588c:	strbhi	r3, [r8, r4]
   15890:	mov	r0, r4
   15894:	add	sp, sp, #108	; 0x6c
   15898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1589c:	mov	r3, r7
   158a0:	b	15864 <ftello64@plt+0x4214>
   158a4:	cmp	r9, r4
   158a8:	strbhi	r2, [r8, r4]
   158ac:	add	r4, r4, #1
   158b0:	ldrb	r2, [r3, #1]!
   158b4:	cmp	r2, #0
   158b8:	bne	158a4 <ftello64@plt+0x4254>
   158bc:	b	15884 <ftello64@plt+0x4234>
   158c0:	andeq	r4, r2, fp, lsr #11
   158c4:	andeq	r4, r2, fp, lsr #16
   158c8:	andeq	r4, r2, r8, asr lr
   158cc:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   158d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158d4:	sub	sp, sp, #52	; 0x34
   158d8:	mov	r6, r0
   158dc:	mov	r5, r3
   158e0:	mov	r8, r1
   158e4:	mov	r9, r2
   158e8:	bl	114d0 <__errno_location@plt>
   158ec:	ldr	r3, [r0]
   158f0:	cmn	r6, #-2147483647	; 0x80000001
   158f4:	str	r0, [sp, #24]
   158f8:	ldr	r7, [pc, #368]	; 15a70 <ftello64@plt+0x4420>
   158fc:	str	r3, [sp, #32]
   15900:	movne	r3, #0
   15904:	moveq	r3, #1
   15908:	orrs	r3, r3, r6, lsr #31
   1590c:	ldr	r4, [r7]
   15910:	beq	15918 <ftello64@plt+0x42c8>
   15914:	bl	11614 <abort@plt>
   15918:	ldr	r2, [r7, #4]
   1591c:	cmp	r2, r6
   15920:	bgt	15990 <ftello64@plt+0x4340>
   15924:	add	sl, r7, #8
   15928:	mov	r3, #8
   1592c:	cmp	r4, sl
   15930:	add	r1, sp, #44	; 0x2c
   15934:	str	r2, [sp, #44]	; 0x2c
   15938:	sub	r2, r6, r2
   1593c:	movne	r0, r4
   15940:	moveq	r0, #0
   15944:	add	r2, r2, #1
   15948:	str	r3, [sp]
   1594c:	mvn	r3, #-2147483648	; 0x80000000
   15950:	bl	21984 <ftello64@plt+0x10334>
   15954:	cmp	r4, sl
   15958:	mov	fp, r0
   1595c:	str	r0, [r7]
   15960:	ldmeq	r4, {r0, r1}
   15964:	mov	r4, fp
   15968:	ldr	r2, [sp, #44]	; 0x2c
   1596c:	stmeq	fp, {r0, r1}
   15970:	mov	r1, #0
   15974:	ldr	r0, [r7, #4]
   15978:	sub	r2, r2, r0
   1597c:	add	r0, fp, r0, lsl #3
   15980:	lsl	r2, r2, #3
   15984:	bl	1150c <memset@plt>
   15988:	ldr	r3, [sp, #44]	; 0x2c
   1598c:	str	r3, [r7, #4]
   15990:	ldr	r3, [r5, #4]
   15994:	add	sl, r4, r6, lsl #3
   15998:	mov	r2, r8
   1599c:	ldr	fp, [r4, r6, lsl #3]
   159a0:	ldr	r7, [sl, #4]
   159a4:	orr	r3, r3, #1
   159a8:	str	r3, [sp, #28]
   159ac:	add	r3, r5, #8
   159b0:	mov	r1, fp
   159b4:	str	r3, [sp, #36]	; 0x24
   159b8:	mov	r0, r7
   159bc:	ldr	r3, [r5, #44]	; 0x2c
   159c0:	str	r3, [sp, #16]
   159c4:	ldr	r3, [r5, #40]	; 0x28
   159c8:	str	r3, [sp, #12]
   159cc:	add	r3, r5, #8
   159d0:	str	r3, [sp, #8]
   159d4:	ldr	r3, [sp, #28]
   159d8:	str	r3, [sp, #4]
   159dc:	ldr	r3, [r5]
   159e0:	str	r3, [sp]
   159e4:	mov	r3, r9
   159e8:	bl	14be0 <ftello64@plt+0x3590>
   159ec:	cmp	fp, r0
   159f0:	bhi	15a58 <ftello64@plt+0x4408>
   159f4:	ldr	r3, [pc, #120]	; 15a74 <ftello64@plt+0x4424>
   159f8:	add	fp, r0, #1
   159fc:	str	fp, [r4, r6, lsl #3]
   15a00:	cmp	r7, r3
   15a04:	beq	15a10 <ftello64@plt+0x43c0>
   15a08:	mov	r0, r7
   15a0c:	bl	142a8 <ftello64@plt+0x2c58>
   15a10:	mov	r0, fp
   15a14:	bl	21874 <ftello64@plt+0x10224>
   15a18:	ldr	r3, [r5, #44]	; 0x2c
   15a1c:	mov	r2, r8
   15a20:	mov	r1, fp
   15a24:	str	r0, [sl, #4]
   15a28:	mov	r7, r0
   15a2c:	str	r3, [sp, #16]
   15a30:	ldr	r3, [r5, #40]	; 0x28
   15a34:	str	r3, [sp, #12]
   15a38:	add	r3, r5, #8
   15a3c:	str	r3, [sp, #8]
   15a40:	ldr	r3, [sp, #28]
   15a44:	str	r3, [sp, #4]
   15a48:	ldr	r3, [r5]
   15a4c:	str	r3, [sp]
   15a50:	mov	r3, r9
   15a54:	bl	14be0 <ftello64@plt+0x3590>
   15a58:	ldr	r3, [sp, #24]
   15a5c:	mov	r0, r7
   15a60:	ldr	r2, [sp, #32]
   15a64:	str	r2, [r3]
   15a68:	add	sp, sp, #52	; 0x34
   15a6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a70:	muleq	r3, r0, r1
   15a74:	andeq	r5, r3, ip, lsl #16
   15a78:	push	{r4, r5, r6, lr}
   15a7c:	mov	r5, r0
   15a80:	bl	114d0 <__errno_location@plt>
   15a84:	mov	r4, r0
   15a88:	cmp	r5, #0
   15a8c:	ldr	r0, [pc, #20]	; 15aa8 <ftello64@plt+0x4458>
   15a90:	mov	r1, #48	; 0x30
   15a94:	movne	r0, r5
   15a98:	ldr	r6, [r4]
   15a9c:	bl	21a74 <ftello64@plt+0x10424>
   15aa0:	str	r6, [r4]
   15aa4:	pop	{r4, r5, r6, pc}
   15aa8:	andeq	r5, r3, ip, lsl #18
   15aac:	ldr	r3, [pc, #12]	; 15ac0 <ftello64@plt+0x4470>
   15ab0:	cmp	r0, #0
   15ab4:	moveq	r0, r3
   15ab8:	ldr	r0, [r0]
   15abc:	bx	lr
   15ac0:	andeq	r5, r3, ip, lsl #18
   15ac4:	ldr	r3, [pc, #12]	; 15ad8 <ftello64@plt+0x4488>
   15ac8:	cmp	r0, #0
   15acc:	moveq	r0, r3
   15ad0:	str	r1, [r0]
   15ad4:	bx	lr
   15ad8:	andeq	r5, r3, ip, lsl #18
   15adc:	ldr	r3, [pc, #52]	; 15b18 <ftello64@plt+0x44c8>
   15ae0:	cmp	r0, #0
   15ae4:	push	{lr}		; (str lr, [sp, #-4]!)
   15ae8:	lsr	lr, r1, #5
   15aec:	and	r1, r1, #31
   15af0:	moveq	r0, r3
   15af4:	add	r3, r0, #8
   15af8:	ldr	ip, [r3, lr, lsl #2]
   15afc:	lsr	r0, ip, r1
   15b00:	eor	r2, r2, r0
   15b04:	and	r0, r0, #1
   15b08:	and	r2, r2, #1
   15b0c:	eor	r1, ip, r2, lsl r1
   15b10:	str	r1, [r3, lr, lsl #2]
   15b14:	pop	{pc}		; (ldr pc, [sp], #4)
   15b18:	andeq	r5, r3, ip, lsl #18
   15b1c:	ldr	r3, [pc, #16]	; 15b34 <ftello64@plt+0x44e4>
   15b20:	cmp	r0, #0
   15b24:	movne	r3, r0
   15b28:	ldr	r0, [r3, #4]
   15b2c:	str	r1, [r3, #4]
   15b30:	bx	lr
   15b34:	andeq	r5, r3, ip, lsl #18
   15b38:	ldr	r3, [pc, #44]	; 15b6c <ftello64@plt+0x451c>
   15b3c:	cmp	r0, #0
   15b40:	moveq	r0, r3
   15b44:	mov	r3, #10
   15b48:	cmp	r2, #0
   15b4c:	cmpne	r1, #0
   15b50:	str	r3, [r0]
   15b54:	bne	15b60 <ftello64@plt+0x4510>
   15b58:	push	{r4, lr}
   15b5c:	bl	11614 <abort@plt>
   15b60:	str	r1, [r0, #40]	; 0x28
   15b64:	str	r2, [r0, #44]	; 0x2c
   15b68:	bx	lr
   15b6c:	andeq	r5, r3, ip, lsl #18
   15b70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15b74:	sub	sp, sp, #24
   15b78:	mov	sl, r3
   15b7c:	mov	r7, r0
   15b80:	mov	r8, r1
   15b84:	mov	r9, r2
   15b88:	ldr	r4, [sp, #56]	; 0x38
   15b8c:	ldr	r3, [pc, #88]	; 15bec <ftello64@plt+0x459c>
   15b90:	cmp	r4, #0
   15b94:	moveq	r4, r3
   15b98:	bl	114d0 <__errno_location@plt>
   15b9c:	ldr	r3, [r4, #44]	; 0x2c
   15ba0:	mov	r5, r0
   15ba4:	mov	r2, r9
   15ba8:	mov	r1, r8
   15bac:	mov	r0, r7
   15bb0:	ldr	r6, [r5]
   15bb4:	str	r3, [sp, #16]
   15bb8:	ldr	r3, [r4, #40]	; 0x28
   15bbc:	str	r3, [sp, #12]
   15bc0:	add	r3, r4, #8
   15bc4:	str	r3, [sp, #8]
   15bc8:	ldr	r3, [r4, #4]
   15bcc:	str	r3, [sp, #4]
   15bd0:	ldr	r3, [r4]
   15bd4:	str	r3, [sp]
   15bd8:	mov	r3, sl
   15bdc:	bl	14be0 <ftello64@plt+0x3590>
   15be0:	str	r6, [r5]
   15be4:	add	sp, sp, #24
   15be8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15bec:	andeq	r5, r3, ip, lsl #18
   15bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bf4:	cmp	r3, #0
   15bf8:	sub	sp, sp, #44	; 0x2c
   15bfc:	mov	r6, r2
   15c00:	mov	sl, r1
   15c04:	mov	r9, r0
   15c08:	ldr	r4, [pc, #176]	; 15cc0 <ftello64@plt+0x4670>
   15c0c:	movne	r4, r3
   15c10:	bl	114d0 <__errno_location@plt>
   15c14:	ldr	r3, [r0]
   15c18:	mov	r1, #0
   15c1c:	mov	r2, r9
   15c20:	mov	r8, r0
   15c24:	mov	r0, r1
   15c28:	ldr	r5, [r4, #4]
   15c2c:	add	fp, r4, #8
   15c30:	str	r3, [sp, #28]
   15c34:	ldr	r3, [r4, #44]	; 0x2c
   15c38:	cmp	r6, #0
   15c3c:	orreq	r5, r5, #1
   15c40:	str	r3, [sp, #16]
   15c44:	ldr	r3, [r4, #40]	; 0x28
   15c48:	stmib	sp, {r5, fp}
   15c4c:	str	r3, [sp, #12]
   15c50:	ldr	r3, [r4]
   15c54:	str	r3, [sp]
   15c58:	mov	r3, sl
   15c5c:	bl	14be0 <ftello64@plt+0x3590>
   15c60:	add	r1, r0, #1
   15c64:	mov	r7, r0
   15c68:	mov	r0, r1
   15c6c:	str	r1, [sp, #36]	; 0x24
   15c70:	bl	21874 <ftello64@plt+0x10224>
   15c74:	ldr	r3, [r4, #44]	; 0x2c
   15c78:	mov	r2, r9
   15c7c:	ldr	r1, [sp, #36]	; 0x24
   15c80:	str	r3, [sp, #16]
   15c84:	ldr	r3, [r4, #40]	; 0x28
   15c88:	stmib	sp, {r5, fp}
   15c8c:	str	r0, [sp, #32]
   15c90:	str	r3, [sp, #12]
   15c94:	ldr	r3, [r4]
   15c98:	str	r3, [sp]
   15c9c:	mov	r3, sl
   15ca0:	bl	14be0 <ftello64@plt+0x3590>
   15ca4:	ldr	r3, [sp, #28]
   15ca8:	cmp	r6, #0
   15cac:	ldr	r0, [sp, #32]
   15cb0:	str	r3, [r8]
   15cb4:	strne	r7, [r6]
   15cb8:	add	sp, sp, #44	; 0x2c
   15cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cc0:	andeq	r5, r3, ip, lsl #18
   15cc4:	mov	r3, r2
   15cc8:	mov	r2, #0
   15ccc:	b	15bf0 <ftello64@plt+0x45a0>
   15cd0:	push	{r4, r5, r6, r7, r8, lr}
   15cd4:	mov	r6, #1
   15cd8:	ldr	r4, [pc, #100]	; 15d44 <ftello64@plt+0x46f4>
   15cdc:	ldr	r5, [r4]
   15ce0:	add	r7, r5, #4
   15ce4:	ldr	r3, [r4, #4]
   15ce8:	cmp	r3, r6
   15cec:	bgt	15d34 <ftello64@plt+0x46e4>
   15cf0:	ldr	r6, [pc, #80]	; 15d48 <ftello64@plt+0x46f8>
   15cf4:	ldr	r0, [r5, #4]
   15cf8:	cmp	r0, r6
   15cfc:	beq	15d10 <ftello64@plt+0x46c0>
   15d00:	bl	142a8 <ftello64@plt+0x2c58>
   15d04:	mov	r3, #256	; 0x100
   15d08:	str	r3, [r4, #8]
   15d0c:	str	r6, [r4, #12]
   15d10:	ldr	r6, [pc, #52]	; 15d4c <ftello64@plt+0x46fc>
   15d14:	cmp	r5, r6
   15d18:	beq	15d28 <ftello64@plt+0x46d8>
   15d1c:	mov	r0, r5
   15d20:	bl	142a8 <ftello64@plt+0x2c58>
   15d24:	str	r6, [r4]
   15d28:	mov	r3, #1
   15d2c:	str	r3, [r4, #4]
   15d30:	pop	{r4, r5, r6, r7, r8, pc}
   15d34:	ldr	r0, [r7, r6, lsl #3]
   15d38:	add	r6, r6, #1
   15d3c:	bl	142a8 <ftello64@plt+0x2c58>
   15d40:	b	15ce4 <ftello64@plt+0x4694>
   15d44:	muleq	r3, r0, r1
   15d48:	andeq	r5, r3, ip, lsl #16
   15d4c:	muleq	r3, r8, r1
   15d50:	ldr	r3, [pc, #4]	; 15d5c <ftello64@plt+0x470c>
   15d54:	mvn	r2, #0
   15d58:	b	158d0 <ftello64@plt+0x4280>
   15d5c:	andeq	r5, r3, ip, lsl #18
   15d60:	ldr	r3, [pc]	; 15d68 <ftello64@plt+0x4718>
   15d64:	b	158d0 <ftello64@plt+0x4280>
   15d68:	andeq	r5, r3, ip, lsl #18
   15d6c:	mov	r1, r0
   15d70:	mov	r0, #0
   15d74:	b	15d50 <ftello64@plt+0x4700>
   15d78:	mov	r2, r1
   15d7c:	mov	r1, r0
   15d80:	mov	r0, #0
   15d84:	b	15d60 <ftello64@plt+0x4710>
   15d88:	push	{r4, r5, lr}
   15d8c:	sub	sp, sp, #52	; 0x34
   15d90:	mov	r5, r2
   15d94:	mov	r4, r0
   15d98:	mov	r0, sp
   15d9c:	bl	14a84 <ftello64@plt+0x3434>
   15da0:	mov	r3, sp
   15da4:	mvn	r2, #0
   15da8:	mov	r1, r5
   15dac:	mov	r0, r4
   15db0:	bl	158d0 <ftello64@plt+0x4280>
   15db4:	add	sp, sp, #52	; 0x34
   15db8:	pop	{r4, r5, pc}
   15dbc:	push	{r4, r5, r6, lr}
   15dc0:	sub	sp, sp, #48	; 0x30
   15dc4:	mov	r5, r2
   15dc8:	mov	r6, r3
   15dcc:	mov	r4, r0
   15dd0:	mov	r0, sp
   15dd4:	bl	14a84 <ftello64@plt+0x3434>
   15dd8:	mov	r3, sp
   15ddc:	mov	r2, r6
   15de0:	mov	r1, r5
   15de4:	mov	r0, r4
   15de8:	bl	158d0 <ftello64@plt+0x4280>
   15dec:	add	sp, sp, #48	; 0x30
   15df0:	pop	{r4, r5, r6, pc}
   15df4:	mov	r2, r1
   15df8:	mov	r1, r0
   15dfc:	mov	r0, #0
   15e00:	b	15d88 <ftello64@plt+0x4738>
   15e04:	mov	r3, r2
   15e08:	mov	r2, r1
   15e0c:	mov	r1, r0
   15e10:	mov	r0, #0
   15e14:	b	15dbc <ftello64@plt+0x476c>
   15e18:	push	{r4, r5, r6, lr}
   15e1c:	mov	r4, r0
   15e20:	mov	r5, r1
   15e24:	mov	r6, r2
   15e28:	sub	sp, sp, #48	; 0x30
   15e2c:	mov	ip, sp
   15e30:	ldr	lr, [pc, #64]	; 15e78 <ftello64@plt+0x4828>
   15e34:	ldm	lr!, {r0, r1, r2, r3}
   15e38:	stmia	ip!, {r0, r1, r2, r3}
   15e3c:	ldm	lr!, {r0, r1, r2, r3}
   15e40:	stmia	ip!, {r0, r1, r2, r3}
   15e44:	ldm	lr, {r0, r1, r2, r3}
   15e48:	stm	ip, {r0, r1, r2, r3}
   15e4c:	mov	r1, r6
   15e50:	mov	r2, #1
   15e54:	mov	r0, sp
   15e58:	bl	15adc <ftello64@plt+0x448c>
   15e5c:	mov	r3, sp
   15e60:	mov	r2, r5
   15e64:	mov	r1, r4
   15e68:	mov	r0, #0
   15e6c:	bl	158d0 <ftello64@plt+0x4280>
   15e70:	add	sp, sp, #48	; 0x30
   15e74:	pop	{r4, r5, r6, pc}
   15e78:	andeq	r5, r3, ip, lsl #18
   15e7c:	mov	r2, r1
   15e80:	mvn	r1, #0
   15e84:	b	15e18 <ftello64@plt+0x47c8>
   15e88:	mov	r1, #58	; 0x3a
   15e8c:	b	15e7c <ftello64@plt+0x482c>
   15e90:	mov	r2, #58	; 0x3a
   15e94:	b	15e18 <ftello64@plt+0x47c8>
   15e98:	push	{r4, r5, lr}
   15e9c:	sub	sp, sp, #100	; 0x64
   15ea0:	mov	r4, r0
   15ea4:	mov	r0, sp
   15ea8:	mov	r5, r2
   15eac:	bl	14a84 <ftello64@plt+0x3434>
   15eb0:	mov	ip, sp
   15eb4:	add	lr, sp, #48	; 0x30
   15eb8:	ldm	ip!, {r0, r1, r2, r3}
   15ebc:	stmia	lr!, {r0, r1, r2, r3}
   15ec0:	ldm	ip!, {r0, r1, r2, r3}
   15ec4:	stmia	lr!, {r0, r1, r2, r3}
   15ec8:	ldm	ip, {r0, r1, r2, r3}
   15ecc:	stm	lr, {r0, r1, r2, r3}
   15ed0:	mov	r2, #1
   15ed4:	mov	r1, #58	; 0x3a
   15ed8:	add	r0, sp, #48	; 0x30
   15edc:	bl	15adc <ftello64@plt+0x448c>
   15ee0:	add	r3, sp, #48	; 0x30
   15ee4:	mvn	r2, #0
   15ee8:	mov	r1, r5
   15eec:	mov	r0, r4
   15ef0:	bl	158d0 <ftello64@plt+0x4280>
   15ef4:	add	sp, sp, #100	; 0x64
   15ef8:	pop	{r4, r5, pc}
   15efc:	push	{r4, r5, r6, r7, lr}
   15f00:	mov	r4, r0
   15f04:	mov	r6, r1
   15f08:	mov	r7, r2
   15f0c:	mov	r5, r3
   15f10:	sub	sp, sp, #52	; 0x34
   15f14:	ldr	lr, [pc, #68]	; 15f60 <ftello64@plt+0x4910>
   15f18:	mov	ip, sp
   15f1c:	ldm	lr!, {r0, r1, r2, r3}
   15f20:	stmia	ip!, {r0, r1, r2, r3}
   15f24:	ldm	lr!, {r0, r1, r2, r3}
   15f28:	stmia	ip!, {r0, r1, r2, r3}
   15f2c:	ldm	lr, {r0, r1, r2, r3}
   15f30:	stm	ip, {r0, r1, r2, r3}
   15f34:	mov	r2, r7
   15f38:	mov	r1, r6
   15f3c:	mov	r0, sp
   15f40:	bl	15b38 <ftello64@plt+0x44e8>
   15f44:	ldr	r2, [sp, #72]	; 0x48
   15f48:	mov	r3, sp
   15f4c:	mov	r1, r5
   15f50:	mov	r0, r4
   15f54:	bl	158d0 <ftello64@plt+0x4280>
   15f58:	add	sp, sp, #52	; 0x34
   15f5c:	pop	{r4, r5, r6, r7, pc}
   15f60:	andeq	r5, r3, ip, lsl #18
   15f64:	mvn	ip, #0
   15f68:	push	{r0, r1, r2, lr}
   15f6c:	str	ip, [sp]
   15f70:	bl	15efc <ftello64@plt+0x48ac>
   15f74:	add	sp, sp, #12
   15f78:	pop	{pc}		; (ldr pc, [sp], #4)
   15f7c:	mov	r3, r2
   15f80:	mov	r2, r1
   15f84:	mov	r1, r0
   15f88:	mov	r0, #0
   15f8c:	b	15f64 <ftello64@plt+0x4914>
   15f90:	push	{r0, r1, r2, lr}
   15f94:	str	r3, [sp]
   15f98:	mov	r3, r2
   15f9c:	mov	r2, r1
   15fa0:	mov	r1, r0
   15fa4:	mov	r0, #0
   15fa8:	bl	15efc <ftello64@plt+0x48ac>
   15fac:	add	sp, sp, #12
   15fb0:	pop	{pc}		; (ldr pc, [sp], #4)
   15fb4:	ldr	r3, [pc]	; 15fbc <ftello64@plt+0x496c>
   15fb8:	b	158d0 <ftello64@plt+0x4280>
   15fbc:	andeq	r5, r3, r0, lsr #3
   15fc0:	mov	r2, r1
   15fc4:	mov	r1, r0
   15fc8:	mov	r0, #0
   15fcc:	b	15fb4 <ftello64@plt+0x4964>
   15fd0:	mvn	r2, #0
   15fd4:	b	15fb4 <ftello64@plt+0x4964>
   15fd8:	mov	r1, r0
   15fdc:	mov	r0, #0
   15fe0:	b	15fd0 <ftello64@plt+0x4980>
   15fe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15fe8:	sub	sp, sp, #116	; 0x74
   15fec:	mov	r8, r1
   15ff0:	mov	sl, r2
   15ff4:	mov	r9, r0
   15ff8:	bl	11530 <fileno@plt>
   15ffc:	add	r1, sp, #8
   16000:	bl	23b4c <ftello64@plt+0x124fc>
   16004:	cmp	r0, #0
   16008:	bge	16034 <ftello64@plt+0x49e4>
   1600c:	mov	r5, #8192	; 0x2000
   16010:	mov	r0, r5
   16014:	bl	2213c <ftello64@plt+0x10aec>
   16018:	subs	r4, r0, #0
   1601c:	movne	r6, #0
   16020:	andne	fp, r8, #2
   16024:	bne	16180 <ftello64@plt+0x4b30>
   16028:	mov	r0, r4
   1602c:	add	sp, sp, #116	; 0x74
   16030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16034:	ldr	r3, [sp, #24]
   16038:	and	r3, r3, #61440	; 0xf000
   1603c:	cmp	r3, #32768	; 0x8000
   16040:	bne	1600c <ftello64@plt+0x49bc>
   16044:	mov	r0, r9
   16048:	bl	11650 <ftello64@plt>
   1604c:	cmp	r0, #0
   16050:	sbcs	r3, r1, #0
   16054:	blt	1600c <ftello64@plt+0x49bc>
   16058:	ldrd	r2, [sp, #56]	; 0x38
   1605c:	cmp	r0, r2
   16060:	sbcs	ip, r1, r3
   16064:	bge	1600c <ftello64@plt+0x49bc>
   16068:	subs	r4, r2, r0
   1606c:	mvn	r2, #-2147483647	; 0x80000001
   16070:	sbc	r5, r3, r1
   16074:	mov	r3, #0
   16078:	cmp	r2, r4
   1607c:	sbcs	r3, r3, r5
   16080:	addge	r5, r4, #1
   16084:	bge	16010 <ftello64@plt+0x49c0>
   16088:	bl	114d0 <__errno_location@plt>
   1608c:	mov	r3, #12
   16090:	str	r3, [r0]
   16094:	mov	r4, #0
   16098:	b	16028 <ftello64@plt+0x49d8>
   1609c:	mov	r1, r4
   160a0:	mov	r2, r6
   160a4:	bl	11320 <memcpy@plt>
   160a8:	mov	r0, r4
   160ac:	mvn	r2, #0
   160b0:	mov	r1, r5
   160b4:	bl	1159c <__explicit_bzero_chk@plt>
   160b8:	mov	r0, r4
   160bc:	mov	r4, r7
   160c0:	bl	142a8 <ftello64@plt+0x2c58>
   160c4:	b	161f4 <ftello64@plt+0x4ba4>
   160c8:	mov	r0, r4
   160cc:	bl	22168 <ftello64@plt+0x10b18>
   160d0:	cmp	r0, #0
   160d4:	movne	r4, r0
   160d8:	b	161f4 <ftello64@plt+0x4ba4>
   160dc:	cmn	r5, #-2147483647	; 0x80000001
   160e0:	beq	1621c <ftello64@plt+0x4bcc>
   160e4:	lsr	r7, r5, #1
   160e8:	mvn	r3, #-2147483648	; 0x80000000
   160ec:	sub	r3, r3, r7
   160f0:	cmp	r3, r5
   160f4:	addhi	r7, r7, r5
   160f8:	mvnls	r7, #-2147483648	; 0x80000000
   160fc:	cmp	fp, #0
   16100:	beq	16204 <ftello64@plt+0x4bb4>
   16104:	mov	r0, r7
   16108:	bl	2213c <ftello64@plt+0x10aec>
   1610c:	subs	r3, r0, #0
   16110:	bne	1614c <ftello64@plt+0x4afc>
   16114:	bl	114d0 <__errno_location@plt>
   16118:	ldr	fp, [r0]
   1611c:	mov	r5, r7
   16120:	tst	r8, #2
   16124:	beq	16138 <ftello64@plt+0x4ae8>
   16128:	mvn	r2, #0
   1612c:	mov	r1, r5
   16130:	mov	r0, r4
   16134:	bl	1159c <__explicit_bzero_chk@plt>
   16138:	mov	r0, r4
   1613c:	bl	142a8 <ftello64@plt+0x2c58>
   16140:	bl	114d0 <__errno_location@plt>
   16144:	str	fp, [r0]
   16148:	b	16094 <ftello64@plt+0x4a44>
   1614c:	mov	r2, r5
   16150:	mov	r1, r4
   16154:	str	r3, [sp, #4]
   16158:	bl	11320 <memcpy@plt>
   1615c:	mvn	r2, #0
   16160:	mov	r1, r5
   16164:	mov	r0, r4
   16168:	bl	1159c <__explicit_bzero_chk@plt>
   1616c:	mov	r0, r4
   16170:	bl	142a8 <ftello64@plt+0x2c58>
   16174:	ldr	r3, [sp, #4]
   16178:	mov	r5, r7
   1617c:	mov	r4, r3
   16180:	sub	r7, r5, r6
   16184:	add	r0, r4, r6
   16188:	mov	r3, r9
   1618c:	mov	r2, r7
   16190:	mov	r1, #1
   16194:	bl	113f8 <fread@plt>
   16198:	cmp	r7, r0
   1619c:	add	r6, r6, r0
   161a0:	beq	160dc <ftello64@plt+0x4a8c>
   161a4:	bl	114d0 <__errno_location@plt>
   161a8:	ldr	fp, [r0]
   161ac:	mov	r0, r9
   161b0:	bl	11308 <ferror@plt>
   161b4:	cmp	r0, #0
   161b8:	bne	16120 <ftello64@plt+0x4ad0>
   161bc:	sub	r3, r5, #1
   161c0:	cmp	r3, r6
   161c4:	bls	161f4 <ftello64@plt+0x4ba4>
   161c8:	tst	r8, #2
   161cc:	add	r1, r6, #1
   161d0:	beq	160c8 <ftello64@plt+0x4a78>
   161d4:	mov	r0, r1
   161d8:	bl	2213c <ftello64@plt+0x10aec>
   161dc:	subs	r7, r0, #0
   161e0:	bne	1609c <ftello64@plt+0x4a4c>
   161e4:	mvn	r2, #0
   161e8:	sub	r1, r5, r6
   161ec:	add	r0, r4, r6
   161f0:	bl	1159c <__explicit_bzero_chk@plt>
   161f4:	mov	r3, #0
   161f8:	strb	r3, [r4, r6]
   161fc:	str	r6, [sl]
   16200:	b	16028 <ftello64@plt+0x49d8>
   16204:	mov	r1, r7
   16208:	mov	r0, r4
   1620c:	bl	22168 <ftello64@plt+0x10b18>
   16210:	subs	r3, r0, #0
   16214:	bne	16178 <ftello64@plt+0x4b28>
   16218:	b	16114 <ftello64@plt+0x4ac4>
   1621c:	mov	fp, #12
   16220:	b	16120 <ftello64@plt+0x4ad0>
   16224:	ldr	r3, [pc, #148]	; 162c0 <ftello64@plt+0x4c70>
   16228:	tst	r1, #1
   1622c:	push	{r4, r5, r6, r7, r8, lr}
   16230:	mov	r4, r1
   16234:	mov	r5, r2
   16238:	ldr	r1, [pc, #132]	; 162c4 <ftello64@plt+0x4c74>
   1623c:	moveq	r1, r3
   16240:	bl	115cc <fopen64@plt>
   16244:	subs	r6, r0, #0
   16248:	bne	16258 <ftello64@plt+0x4c08>
   1624c:	mov	r4, #0
   16250:	mov	r0, r4
   16254:	pop	{r4, r5, r6, r7, r8, pc}
   16258:	ands	r7, r4, #2
   1625c:	beq	16270 <ftello64@plt+0x4c20>
   16260:	mov	r3, #0
   16264:	mov	r2, #2
   16268:	mov	r1, r3
   1626c:	bl	11500 <setvbuf@plt>
   16270:	mov	r1, r4
   16274:	mov	r2, r5
   16278:	mov	r0, r6
   1627c:	bl	15fe4 <ftello64@plt+0x4994>
   16280:	mov	r4, r0
   16284:	mov	r0, r6
   16288:	bl	22308 <ftello64@plt+0x10cb8>
   1628c:	cmp	r0, #0
   16290:	beq	16250 <ftello64@plt+0x4c00>
   16294:	cmp	r4, #0
   16298:	beq	1624c <ftello64@plt+0x4bfc>
   1629c:	cmp	r7, #0
   162a0:	beq	162b4 <ftello64@plt+0x4c64>
   162a4:	mvn	r2, #0
   162a8:	mov	r0, r4
   162ac:	ldr	r1, [r5]
   162b0:	bl	1159c <__explicit_bzero_chk@plt>
   162b4:	mov	r0, r4
   162b8:	bl	142a8 <ftello64@plt+0x2c58>
   162bc:	b	1624c <ftello64@plt+0x4bfc>
   162c0:	andeq	r4, r2, sp, ror r8
   162c4:	andeq	r4, r2, r9, ror r8
   162c8:	cmp	r1, #0
   162cc:	add	r3, r1, #31
   162d0:	movge	r3, r1
   162d4:	rsbs	r2, r1, #0
   162d8:	asr	r3, r3, #5
   162dc:	and	r2, r2, #31
   162e0:	and	r1, r1, #31
   162e4:	rsbpl	r1, r2, #0
   162e8:	mov	ip, #1
   162ec:	ldr	r2, [r0, r3, lsl #2]
   162f0:	orr	r1, r2, ip, lsl r1
   162f4:	str	r1, [r0, r3, lsl #2]
   162f8:	bx	lr
   162fc:	asr	r3, r1, #5
   16300:	and	r1, r1, #31
   16304:	ldr	r0, [r0, r3, lsl #2]
   16308:	lsr	r0, r0, r1
   1630c:	and	r0, r0, #1
   16310:	bx	lr
   16314:	sub	r3, r0, #4
   16318:	add	r0, r0, #28
   1631c:	ldr	r2, [r3, #4]!
   16320:	mvn	r2, r2
   16324:	cmp	r3, r0
   16328:	str	r2, [r3]
   1632c:	bne	1631c <ftello64@plt+0x4ccc>
   16330:	bx	lr
   16334:	sub	r3, r0, #4
   16338:	sub	r1, r1, #4
   1633c:	add	r0, r0, #28
   16340:	ldr	r2, [r3, #4]!
   16344:	ldr	ip, [r1, #4]!
   16348:	cmp	r3, r0
   1634c:	orr	r2, r2, ip
   16350:	str	r2, [r3]
   16354:	bne	16340 <ftello64@plt+0x4cf0>
   16358:	bx	lr
   1635c:	sub	r3, r0, #4
   16360:	sub	r1, r1, #4
   16364:	add	r0, r0, #28
   16368:	ldr	r2, [r3, #4]!
   1636c:	ldr	ip, [r1, #4]!
   16370:	cmp	r3, r0
   16374:	and	r2, r2, ip
   16378:	str	r2, [r3]
   1637c:	bne	16368 <ftello64@plt+0x4d18>
   16380:	bx	lr
   16384:	ldr	r3, [r0, #80]	; 0x50
   16388:	cmp	r3, #1
   1638c:	ldreq	r3, [r0, #4]
   16390:	ldrne	r3, [r0, #8]
   16394:	ldrbeq	r0, [r3, r1]
   16398:	ldrne	r0, [r3, r1, lsl #2]
   1639c:	bx	lr
   163a0:	ldr	r3, [r0, #36]	; 0x24
   163a4:	ldr	r2, [r0, #48]	; 0x30
   163a8:	cmp	r3, r2
   163ac:	movlt	r2, r3
   163b0:	ldr	r3, [r0, #28]
   163b4:	cmp	r3, r2
   163b8:	blt	163c8 <ftello64@plt+0x4d78>
   163bc:	str	r3, [r0, #28]
   163c0:	str	r3, [r0, #32]
   163c4:	bx	lr
   163c8:	ldr	r1, [r0]
   163cc:	ldr	ip, [r0, #24]
   163d0:	add	r1, r1, r3
   163d4:	ldrb	r1, [r1, ip]
   163d8:	ldr	ip, [r0, #64]	; 0x40
   163dc:	ldrb	ip, [ip, r1]
   163e0:	ldr	r1, [r0, #4]
   163e4:	strb	ip, [r1, r3]
   163e8:	add	r3, r3, #1
   163ec:	b	163b4 <ftello64@plt+0x4d64>
   163f0:	mov	r2, r1
   163f4:	clz	r1, r1
   163f8:	lsr	r1, r1, #5
   163fc:	cmp	r0, #0
   16400:	moveq	r1, #1
   16404:	cmp	r1, #0
   16408:	bne	1642c <ftello64@plt+0x4ddc>
   1640c:	ldr	r3, [r0, #4]
   16410:	ldr	ip, [r2, #4]
   16414:	cmp	r3, ip
   16418:	bne	16430 <ftello64@plt+0x4de0>
   1641c:	subs	r3, r3, #1
   16420:	bpl	16438 <ftello64@plt+0x4de8>
   16424:	mov	r1, #1
   16428:	b	16430 <ftello64@plt+0x4de0>
   1642c:	mov	r1, #0
   16430:	mov	r0, r1
   16434:	bx	lr
   16438:	push	{lr}		; (str lr, [sp, #-4]!)
   1643c:	ldr	lr, [r0, #8]
   16440:	ldr	ip, [r2, #8]
   16444:	ldr	lr, [lr, r3, lsl #2]
   16448:	ldr	ip, [ip, r3, lsl #2]
   1644c:	cmp	lr, ip
   16450:	bne	16460 <ftello64@plt+0x4e10>
   16454:	subs	r3, r3, #1
   16458:	bpl	1643c <ftello64@plt+0x4dec>
   1645c:	mov	r1, #1
   16460:	mov	r0, r1
   16464:	pop	{pc}		; (ldr pc, [sp], #4)
   16468:	ldr	r3, [r0, #4]
   1646c:	cmp	r3, #0
   16470:	ble	1649c <ftello64@plt+0x4e4c>
   16474:	sub	r3, r3, #1
   16478:	ldr	ip, [r0, #8]
   1647c:	mov	r0, #0
   16480:	cmp	r0, r3
   16484:	bcc	164a4 <ftello64@plt+0x4e54>
   16488:	ldr	r3, [ip, r0, lsl #2]
   1648c:	cmp	r3, r1
   16490:	bne	1649c <ftello64@plt+0x4e4c>
   16494:	add	r0, r0, #1
   16498:	bx	lr
   1649c:	mov	r0, #0
   164a0:	bx	lr
   164a4:	push	{lr}		; (str lr, [sp, #-4]!)
   164a8:	add	r2, r0, r3
   164ac:	lsr	r2, r2, #1
   164b0:	ldr	lr, [ip, r2, lsl #2]
   164b4:	cmp	lr, r1
   164b8:	addlt	r0, r2, #1
   164bc:	movge	r3, r2
   164c0:	cmp	r0, r3
   164c4:	bcc	164a8 <ftello64@plt+0x4e58>
   164c8:	ldr	r3, [ip, r0, lsl #2]
   164cc:	cmp	r3, r1
   164d0:	addeq	r0, r0, #1
   164d4:	movne	r0, #0
   164d8:	pop	{pc}		; (ldr pc, [sp], #4)
   164dc:	push	{r4, r5, r6, lr}
   164e0:	mov	r4, r0
   164e4:	mov	r5, r1
   164e8:	mov	r6, r2
   164ec:	ldr	r3, [r4, #4]
   164f0:	cmp	r3, #0
   164f4:	bne	1654c <ftello64@plt+0x4efc>
   164f8:	ldr	r3, [r4, #8]
   164fc:	cmp	r3, #0
   16500:	bne	1654c <ftello64@plt+0x4efc>
   16504:	mov	r1, r4
   16508:	mov	r0, r6
   1650c:	blx	r5
   16510:	cmp	r0, #0
   16514:	popne	{r4, r5, r6, pc}
   16518:	ldr	r1, [r4]
   1651c:	cmp	r1, #0
   16520:	popeq	{r4, r5, r6, pc}
   16524:	ldr	r3, [r1, #8]
   16528:	sub	r4, r3, r4
   1652c:	cmp	r3, #0
   16530:	clz	r4, r4
   16534:	moveq	r2, #1
   16538:	lsr	r4, r4, #5
   1653c:	movne	r2, r4
   16540:	mov	r4, r1
   16544:	cmp	r2, #0
   16548:	bne	16504 <ftello64@plt+0x4eb4>
   1654c:	mov	r4, r3
   16550:	b	164ec <ftello64@plt+0x4e9c>
   16554:	ldr	r3, [r1, #40]	; 0x28
   16558:	ldr	ip, [r1, #56]	; 0x38
   1655c:	cmp	ip, r3
   16560:	bgt	16578 <ftello64@plt+0x4f28>
   16564:	mov	r3, #2
   16568:	strb	r3, [r0, #4]
   1656c:	mov	r3, #0
   16570:	mov	r0, r3
   16574:	bx	lr
   16578:	push	{r4, lr}
   1657c:	ldr	lr, [r1, #4]
   16580:	ldr	r4, [r1, #80]	; 0x50
   16584:	ldrb	ip, [lr, r3]
   16588:	cmp	r4, #1
   1658c:	strb	ip, [r0]
   16590:	ble	165bc <ftello64@plt+0x4f6c>
   16594:	ldr	r4, [r1, #28]
   16598:	cmp	r3, r4
   1659c:	beq	165bc <ftello64@plt+0x4f6c>
   165a0:	ldr	r4, [r1, #8]
   165a4:	ldr	r4, [r4, r3, lsl #2]
   165a8:	cmn	r4, #1
   165ac:	bne	165bc <ftello64@plt+0x4f6c>
   165b0:	mov	r3, #1
   165b4:	strb	r3, [r0, #4]
   165b8:	b	16648 <ftello64@plt+0x4ff8>
   165bc:	cmp	ip, #92	; 0x5c
   165c0:	bne	165e8 <ftello64@plt+0x4f98>
   165c4:	tst	r2, #1
   165c8:	beq	165b0 <ftello64@plt+0x4f60>
   165cc:	ldr	r2, [r1, #48]	; 0x30
   165d0:	add	r3, r3, #1
   165d4:	cmp	r3, r2
   165d8:	strlt	r3, [r1, #40]	; 0x28
   165dc:	ldrblt	r3, [lr, r3]
   165e0:	strblt	r3, [r0]
   165e4:	b	165b0 <ftello64@plt+0x4f60>
   165e8:	cmp	ip, #91	; 0x5b
   165ec:	bne	16660 <ftello64@plt+0x5010>
   165f0:	ldr	r1, [r1, #48]	; 0x30
   165f4:	add	ip, r3, #1
   165f8:	cmp	ip, r1
   165fc:	bge	16628 <ftello64@plt+0x4fd8>
   16600:	add	r3, lr, r3
   16604:	ldrb	r3, [r3, #1]
   16608:	cmp	r3, #58	; 0x3a
   1660c:	strb	r3, [r0]
   16610:	beq	16650 <ftello64@plt+0x5000>
   16614:	cmp	r3, #61	; 0x3d
   16618:	beq	1663c <ftello64@plt+0x4fec>
   1661c:	cmp	r3, #46	; 0x2e
   16620:	moveq	r3, #26
   16624:	beq	16640 <ftello64@plt+0x4ff0>
   16628:	mov	r3, #1
   1662c:	mov	r2, #91	; 0x5b
   16630:	strb	r2, [r0]
   16634:	strb	r3, [r0, #4]
   16638:	b	16648 <ftello64@plt+0x4ff8>
   1663c:	mov	r3, #28
   16640:	strb	r3, [r0, #4]
   16644:	mov	r3, #2
   16648:	mov	r0, r3
   1664c:	pop	{r4, pc}
   16650:	tst	r2, #4
   16654:	beq	16628 <ftello64@plt+0x4fd8>
   16658:	mov	r3, #30
   1665c:	b	16640 <ftello64@plt+0x4ff0>
   16660:	cmp	ip, #93	; 0x5d
   16664:	beq	1668c <ftello64@plt+0x503c>
   16668:	cmp	ip, #94	; 0x5e
   1666c:	moveq	r3, #25
   16670:	beq	16680 <ftello64@plt+0x5030>
   16674:	cmp	ip, #45	; 0x2d
   16678:	moveq	r3, #22
   1667c:	bne	165b0 <ftello64@plt+0x4f60>
   16680:	strb	r3, [r0, #4]
   16684:	mov	r3, #1
   16688:	b	16648 <ftello64@plt+0x4ff8>
   1668c:	mov	r3, #21
   16690:	b	16680 <ftello64@plt+0x5030>
   16694:	ldrb	r3, [r1, #24]
   16698:	cmp	r3, #17
   1669c:	bne	166b4 <ftello64@plt+0x5064>
   166a0:	ldr	r3, [r1, #20]
   166a4:	cmp	r0, r3
   166a8:	ldrbeq	r3, [r1, #26]
   166ac:	orreq	r3, r3, #8
   166b0:	strbeq	r3, [r1, #26]
   166b4:	mov	r0, #0
   166b8:	bx	lr
   166bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   166c0:	sub	sp, sp, #36	; 0x24
   166c4:	mov	r6, r2
   166c8:	mov	r9, #12
   166cc:	mov	fp, r0
   166d0:	mov	r4, r1
   166d4:	mov	r8, #0
   166d8:	ldr	sl, [r0, #84]	; 0x54
   166dc:	str	r3, [sp, #12]
   166e0:	ldr	r2, [sp, #12]
   166e4:	ldr	r3, [sl, #24]
   166e8:	mla	r9, r9, r2, r3
   166ec:	mov	r3, #1
   166f0:	ldr	r2, [sp, #72]	; 0x48
   166f4:	lsl	r3, r3, r6
   166f8:	str	r3, [sp, #8]
   166fc:	mvn	r3, r3
   16700:	str	r3, [sp, #20]
   16704:	mov	r3, #24
   16708:	mla	r3, r2, r3, r3
   1670c:	str	r3, [sp, #28]
   16710:	ldr	r3, [r9, #4]
   16714:	cmp	r3, r8
   16718:	asrle	r0, r4, #1
   1671c:	ble	167c0 <ftello64@plt+0x5170>
   16720:	ldr	r3, [r9, #8]
   16724:	ldr	r7, [r3, r8, lsl #2]
   16728:	ldr	r3, [sl]
   1672c:	add	r2, r3, r7, lsl #3
   16730:	ldrb	r2, [r2, #4]
   16734:	cmp	r2, #8
   16738:	beq	16838 <ftello64@plt+0x51e8>
   1673c:	cmp	r2, #9
   16740:	beq	16850 <ftello64@plt+0x5200>
   16744:	cmp	r2, #4
   16748:	bne	16830 <ftello64@plt+0x51e0>
   1674c:	ldr	r3, [sp, #72]	; 0x48
   16750:	cmn	r3, #1
   16754:	beq	16830 <ftello64@plt+0x51e0>
   16758:	mov	r3, #12
   1675c:	ldr	r5, [fp, #116]	; 0x74
   16760:	mul	r3, r3, r7
   16764:	str	r3, [sp, #16]
   16768:	ldr	r3, [sp, #28]
   1676c:	add	r5, r5, r3
   16770:	and	r3, r4, #2
   16774:	str	r3, [sp, #24]
   16778:	ldr	r3, [r5, #-24]	; 0xffffffe8
   1677c:	cmp	r3, r7
   16780:	bne	16820 <ftello64@plt+0x51d0>
   16784:	cmp	r6, #31
   16788:	bgt	1679c <ftello64@plt+0x514c>
   1678c:	ldr	r3, [r5, #-8]
   16790:	ldr	r2, [sp, #8]
   16794:	tst	r2, r3
   16798:	beq	16820 <ftello64@plt+0x51d0>
   1679c:	ldr	r2, [sp, #16]
   167a0:	ldr	r3, [sl, #20]
   167a4:	add	r3, r3, r2
   167a8:	ldr	r2, [sp, #12]
   167ac:	ldr	r3, [r3, #8]
   167b0:	ldr	r3, [r3]
   167b4:	cmp	r2, r3
   167b8:	bne	167c8 <ftello64@plt+0x5178>
   167bc:	sbfx	r0, r4, #0, #1
   167c0:	add	sp, sp, #36	; 0x24
   167c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167c8:	ldr	r2, [sp, #72]	; 0x48
   167cc:	mov	r1, r4
   167d0:	mov	r0, fp
   167d4:	str	r2, [sp]
   167d8:	mov	r2, r6
   167dc:	bl	166bc <ftello64@plt+0x506c>
   167e0:	cmn	r0, #1
   167e4:	bne	167f0 <ftello64@plt+0x51a0>
   167e8:	mvn	r0, #0
   167ec:	b	167c0 <ftello64@plt+0x5170>
   167f0:	cmp	r0, #0
   167f4:	bne	1680c <ftello64@plt+0x51bc>
   167f8:	ldr	r3, [sp, #24]
   167fc:	cmp	r3, #0
   16800:	beq	1680c <ftello64@plt+0x51bc>
   16804:	mov	r0, #0
   16808:	b	167c0 <ftello64@plt+0x5170>
   1680c:	cmp	r6, #31
   16810:	ldrle	r3, [r5, #-8]
   16814:	ldrle	r2, [sp, #20]
   16818:	andle	r3, r3, r2
   1681c:	strle	r3, [r5, #-8]
   16820:	add	r5, r5, #24
   16824:	ldrb	r3, [r5, #-28]	; 0xffffffe4
   16828:	cmp	r3, #0
   1682c:	bne	16778 <ftello64@plt+0x5128>
   16830:	add	r8, r8, #1
   16834:	b	16710 <ftello64@plt+0x50c0>
   16838:	tst	r4, #1
   1683c:	beq	16830 <ftello64@plt+0x51e0>
   16840:	ldr	r3, [r3, r7, lsl #3]
   16844:	cmp	r3, r6
   16848:	bne	16830 <ftello64@plt+0x51e0>
   1684c:	b	167e8 <ftello64@plt+0x5198>
   16850:	tst	r4, #2
   16854:	beq	16830 <ftello64@plt+0x51e0>
   16858:	ldr	r3, [r3, r7, lsl #3]
   1685c:	cmp	r3, r6
   16860:	bne	16830 <ftello64@plt+0x51e0>
   16864:	b	16804 <ftello64@plt+0x51b4>
   16868:	push	{r4, r5, lr}
   1686c:	mov	lr, #24
   16870:	ldr	r5, [r0, #116]	; 0x74
   16874:	ldr	ip, [sp, #12]
   16878:	ldr	r4, [sp, #16]
   1687c:	mla	r1, lr, r1, r5
   16880:	ldr	lr, [r1, #8]
   16884:	cmp	lr, ip
   16888:	bgt	168c0 <ftello64@plt+0x5270>
   1688c:	ldr	r1, [r1, #12]
   16890:	cmp	r1, ip
   16894:	blt	168cc <ftello64@plt+0x527c>
   16898:	cmp	r1, ip
   1689c:	moveq	r1, #2
   168a0:	movne	r1, #0
   168a4:	cmp	lr, ip
   168a8:	orreq	r1, r1, #1
   168ac:	cmp	r1, #0
   168b0:	beq	168c4 <ftello64@plt+0x5274>
   168b4:	str	r4, [sp, #12]
   168b8:	pop	{r4, r5, lr}
   168bc:	b	166bc <ftello64@plt+0x506c>
   168c0:	mvn	r1, #0
   168c4:	mov	r0, r1
   168c8:	pop	{r4, r5, pc}
   168cc:	mov	r1, #1
   168d0:	b	168c4 <ftello64@plt+0x5274>
   168d4:	push	{r4, r5, lr}
   168d8:	mov	r3, #0
   168dc:	mov	r5, #24
   168e0:	ldr	r4, [r0, #108]	; 0x6c
   168e4:	mov	ip, r4
   168e8:	cmp	ip, r3
   168ec:	bgt	1691c <ftello64@plt+0x52cc>
   168f0:	cmp	r4, r3
   168f4:	mvnle	r3, #0
   168f8:	ble	16914 <ftello64@plt+0x52c4>
   168fc:	ldr	r0, [r0, #116]	; 0x74
   16900:	mov	r2, #24
   16904:	mla	r2, r2, r3, r0
   16908:	ldr	r2, [r2, #4]
   1690c:	cmp	r2, r1
   16910:	mvnne	r3, #0
   16914:	mov	r0, r3
   16918:	pop	{r4, r5, pc}
   1691c:	ldr	lr, [r0, #116]	; 0x74
   16920:	add	r2, ip, r3
   16924:	asr	r2, r2, #1
   16928:	mla	lr, r5, r2, lr
   1692c:	ldr	lr, [lr, #4]
   16930:	cmp	lr, r1
   16934:	addlt	r3, r2, #1
   16938:	movge	ip, r2
   1693c:	b	168e8 <ftello64@plt+0x5298>
   16940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16944:	mov	r6, r1
   16948:	sub	sp, sp, #20
   1694c:	mov	r1, r3
   16950:	mov	r5, r0
   16954:	mov	sl, r2
   16958:	mov	r7, r3
   1695c:	ldr	r9, [r0, #84]	; 0x54
   16960:	mov	r4, #0
   16964:	bl	168d4 <ftello64@plt+0x5284>
   16968:	str	r0, [sp, #8]
   1696c:	mov	r0, r5
   16970:	ldr	r1, [sp, #60]	; 0x3c
   16974:	bl	168d4 <ftello64@plt+0x5284>
   16978:	str	r0, [sp, #12]
   1697c:	ldr	r3, [r6, #4]
   16980:	cmp	r3, r4
   16984:	bgt	16994 <ftello64@plt+0x5344>
   16988:	mov	r0, #0
   1698c:	add	sp, sp, #20
   16990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16994:	ldr	r3, [r6, #8]
   16998:	mov	r0, r5
   1699c:	ldr	r2, [r5, #116]	; 0x74
   169a0:	ldr	r1, [r3, r4, lsl #2]
   169a4:	mov	r3, #24
   169a8:	mul	r3, r3, r1
   169ac:	ldr	r2, [r2, r3]
   169b0:	ldr	r3, [r9]
   169b4:	ldr	r8, [r3, r2, lsl #3]
   169b8:	str	r7, [sp]
   169bc:	ldr	r3, [sp, #8]
   169c0:	mov	r2, r8
   169c4:	str	r3, [sp, #4]
   169c8:	mov	r3, sl
   169cc:	bl	16868 <ftello64@plt+0x5218>
   169d0:	ldr	r3, [sp, #12]
   169d4:	mov	fp, r0
   169d8:	mov	r2, r8
   169dc:	mov	r0, r5
   169e0:	ldr	r1, [r6, #8]
   169e4:	str	r3, [sp, #4]
   169e8:	ldr	r3, [sp, #60]	; 0x3c
   169ec:	str	r3, [sp]
   169f0:	ldr	r1, [r1, r4, lsl #2]
   169f4:	ldr	r3, [sp, #56]	; 0x38
   169f8:	bl	16868 <ftello64@plt+0x5218>
   169fc:	cmp	fp, r0
   16a00:	addeq	r4, r4, #1
   16a04:	beq	1697c <ftello64@plt+0x532c>
   16a08:	mov	r0, #1
   16a0c:	b	1698c <ftello64@plt+0x533c>
   16a10:	ldr	r3, [r0, #80]	; 0x50
   16a14:	push	{r4, r5, r6, lr}
   16a18:	mov	r4, r0
   16a1c:	mov	r5, r1
   16a20:	cmp	r3, #1
   16a24:	ble	16a74 <ftello64@plt+0x5424>
   16a28:	cmn	r1, #-1073741823	; 0xc0000001
   16a2c:	bls	16a38 <ftello64@plt+0x53e8>
   16a30:	mov	r0, #12
   16a34:	pop	{r4, r5, r6, pc}
   16a38:	lsl	r6, r1, #2
   16a3c:	ldr	r0, [r0, #8]
   16a40:	mov	r1, r6
   16a44:	bl	22168 <ftello64@plt+0x10b18>
   16a48:	cmp	r0, #0
   16a4c:	beq	16a30 <ftello64@plt+0x53e0>
   16a50:	str	r0, [r4, #8]
   16a54:	ldr	r0, [r4, #12]
   16a58:	cmp	r0, #0
   16a5c:	beq	16a74 <ftello64@plt+0x5424>
   16a60:	mov	r1, r6
   16a64:	bl	22168 <ftello64@plt+0x10b18>
   16a68:	cmp	r0, #0
   16a6c:	beq	16a30 <ftello64@plt+0x53e0>
   16a70:	str	r0, [r4, #12]
   16a74:	ldrb	r3, [r4, #75]	; 0x4b
   16a78:	cmp	r3, #0
   16a7c:	beq	16a98 <ftello64@plt+0x5448>
   16a80:	mov	r1, r5
   16a84:	ldr	r0, [r4, #4]
   16a88:	bl	22168 <ftello64@plt+0x10b18>
   16a8c:	cmp	r0, #0
   16a90:	beq	16a30 <ftello64@plt+0x53e0>
   16a94:	str	r0, [r4, #4]
   16a98:	mov	r0, #0
   16a9c:	str	r5, [r4, #36]	; 0x24
   16aa0:	pop	{r4, r5, r6, pc}
   16aa4:	push	{r4, r5, r6, lr}
   16aa8:	mov	r5, r1
   16aac:	mov	r4, r0
   16ab0:	ldm	r0, {r1, r3}
   16ab4:	cmp	r1, r3
   16ab8:	bne	16ae0 <ftello64@plt+0x5490>
   16abc:	add	r1, r1, #1
   16ac0:	ldr	r0, [r0, #8]
   16ac4:	lsl	r3, r1, #1
   16ac8:	lsl	r1, r1, #3
   16acc:	str	r3, [r4]
   16ad0:	bl	22168 <ftello64@plt+0x10b18>
   16ad4:	cmp	r0, #0
   16ad8:	popeq	{r4, r5, r6, pc}
   16adc:	str	r0, [r4, #8]
   16ae0:	ldr	r3, [r4, #4]
   16ae4:	mov	r0, #1
   16ae8:	ldr	r2, [r4, #8]
   16aec:	add	r1, r3, #1
   16af0:	str	r1, [r4, #4]
   16af4:	str	r5, [r2, r3, lsl #2]
   16af8:	pop	{r4, r5, r6, pc}
   16afc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16b00:	mov	r9, r3
   16b04:	mov	r4, r0
   16b08:	mov	r7, r1
   16b0c:	mov	r8, r2
   16b10:	ldr	r3, [r0, #64]	; 0x40
   16b14:	cmp	r3, #31
   16b18:	bne	16b40 <ftello64@plt+0x54f0>
   16b1c:	mov	r0, #996	; 0x3e4
   16b20:	bl	2213c <ftello64@plt+0x10aec>
   16b24:	subs	r5, r0, #0
   16b28:	beq	16ba8 <ftello64@plt+0x5558>
   16b2c:	ldr	r3, [r4, #56]	; 0x38
   16b30:	str	r0, [r4, #56]	; 0x38
   16b34:	str	r3, [r0]
   16b38:	mov	r3, #0
   16b3c:	str	r3, [r4, #64]	; 0x40
   16b40:	ldr	r6, [r4, #56]	; 0x38
   16b44:	mov	r2, #0
   16b48:	cmp	r7, r2
   16b4c:	ldr	ip, [r4, #64]	; 0x40
   16b50:	add	r3, ip, #1
   16b54:	lsl	ip, ip, #5
   16b58:	add	lr, r6, ip
   16b5c:	str	r3, [r4, #64]	; 0x40
   16b60:	add	r5, ip, #4
   16b64:	add	r3, lr, #24
   16b68:	add	ip, ip, #16
   16b6c:	stmib	lr, {r2, r7, r8}
   16b70:	add	ip, r6, ip
   16b74:	add	r5, r6, r5
   16b78:	ldm	r9, {r0, r1}
   16b7c:	stm	r3, {r0, r1}
   16b80:	ldrb	r3, [ip, #14]
   16b84:	bic	r3, r3, #12
   16b88:	strb	r3, [ip, #14]
   16b8c:	mvn	r3, #0
   16b90:	str	r2, [lr, #16]
   16b94:	str	r2, [lr, #20]
   16b98:	str	r3, [lr, #32]
   16b9c:	strne	r5, [r7]
   16ba0:	cmp	r8, #0
   16ba4:	strne	r5, [r8]
   16ba8:	mov	r0, r5
   16bac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16bb0:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   16bb4:	mov	r5, r0
   16bb8:	mov	r7, r1
   16bbc:	add	r6, sp, #4
   16bc0:	ldr	r4, [r0]
   16bc4:	mov	r2, #0
   16bc8:	add	r3, r5, #20
   16bcc:	mov	r1, r2
   16bd0:	mov	r0, r7
   16bd4:	bl	16afc <ftello64@plt+0x54ac>
   16bd8:	cmp	r0, #0
   16bdc:	str	r0, [r6]
   16be0:	beq	16c40 <ftello64@plt+0x55f0>
   16be4:	str	r4, [r0]
   16be8:	ldr	r4, [r6]
   16bec:	ldrb	r3, [r4, #26]
   16bf0:	orr	r3, r3, #4
   16bf4:	strb	r3, [r4, #26]
   16bf8:	ldr	r3, [r5, #4]
   16bfc:	cmp	r3, #0
   16c00:	addne	r6, r4, #4
   16c04:	bne	16c20 <ftello64@plt+0x55d0>
   16c08:	ldr	r2, [r5, #8]
   16c0c:	cmp	r2, r3
   16c10:	cmpne	r2, #0
   16c14:	beq	16c28 <ftello64@plt+0x55d8>
   16c18:	add	r6, r4, #8
   16c1c:	mov	r3, r2
   16c20:	mov	r5, r3
   16c24:	b	16bc4 <ftello64@plt+0x5574>
   16c28:	ldr	r2, [r5]
   16c2c:	mov	r3, r5
   16c30:	ldr	r4, [r4]
   16c34:	cmp	r2, #0
   16c38:	bne	16c48 <ftello64@plt+0x55f8>
   16c3c:	ldr	r0, [sp, #4]
   16c40:	add	sp, sp, #12
   16c44:	pop	{r4, r5, r6, r7, pc}
   16c48:	mov	r5, r2
   16c4c:	b	16c08 <ftello64@plt+0x55b8>
   16c50:	push	{r0, r1, r2, r4, r5, lr}
   16c54:	mov	r4, #0
   16c58:	mov	r5, #0
   16c5c:	strd	r4, [sp]
   16c60:	strb	r3, [sp, #4]
   16c64:	mov	r3, sp
   16c68:	bl	16afc <ftello64@plt+0x54ac>
   16c6c:	add	sp, sp, #12
   16c70:	pop	{r4, r5, pc}
   16c74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16c78:	ldr	r4, [r2, #4]
   16c7c:	ldr	r9, [r1]
   16c80:	ldrb	r1, [r1, #28]
   16c84:	adds	r3, r4, #0
   16c88:	movne	r3, #1
   16c8c:	ands	r3, r3, r1, lsr #4
   16c90:	beq	16cb0 <ftello64@plt+0x5660>
   16c94:	ldr	r1, [r2, #20]
   16c98:	cmp	r1, #31
   16c9c:	bgt	16d48 <ftello64@plt+0x56f8>
   16ca0:	ldr	r3, [r9, #80]	; 0x50
   16ca4:	lsr	r3, r3, r1
   16ca8:	tst	r3, #1
   16cac:	beq	16d48 <ftello64@plt+0x56f8>
   16cb0:	mov	sl, r2
   16cb4:	mov	r2, #0
   16cb8:	mov	r1, r2
   16cbc:	mov	r3, #8
   16cc0:	mov	r6, r0
   16cc4:	mov	r0, r9
   16cc8:	bl	16c50 <ftello64@plt+0x5600>
   16ccc:	mov	r2, #0
   16cd0:	mov	r8, r0
   16cd4:	mov	r3, #9
   16cd8:	mov	r1, r2
   16cdc:	mov	r0, r9
   16ce0:	bl	16c50 <ftello64@plt+0x5600>
   16ce4:	cmp	r4, #0
   16ce8:	mov	r5, r0
   16cec:	moveq	r7, r0
   16cf0:	beq	16d0c <ftello64@plt+0x56bc>
   16cf4:	mov	r2, r0
   16cf8:	mov	r3, #16
   16cfc:	mov	r1, r4
   16d00:	mov	r0, r9
   16d04:	bl	16c50 <ftello64@plt+0x5600>
   16d08:	mov	r7, r0
   16d0c:	mov	r3, #16
   16d10:	mov	r2, r7
   16d14:	mov	r1, r8
   16d18:	mov	r0, r9
   16d1c:	bl	16c50 <ftello64@plt+0x5600>
   16d20:	cmp	r7, #0
   16d24:	cmpne	r0, #0
   16d28:	mov	r4, r0
   16d2c:	beq	16d3c <ftello64@plt+0x56ec>
   16d30:	cmp	r5, #0
   16d34:	cmpne	r8, #0
   16d38:	bne	16d50 <ftello64@plt+0x5700>
   16d3c:	mov	r3, #12
   16d40:	mov	r4, #0
   16d44:	str	r3, [r6]
   16d48:	mov	r0, r4
   16d4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16d50:	ldr	r3, [sl, #20]
   16d54:	str	r3, [r5, #20]
   16d58:	str	r3, [r8, #20]
   16d5c:	ldrb	r3, [sl, #26]
   16d60:	ldrb	r2, [r5, #26]
   16d64:	ubfx	r3, r3, #3, #1
   16d68:	bfi	r2, r3, #3, #1
   16d6c:	strb	r2, [r5, #26]
   16d70:	ldrb	r2, [r8, #26]
   16d74:	bfi	r2, r3, #3, #1
   16d78:	strb	r2, [r8, #26]
   16d7c:	b	16d48 <ftello64@plt+0x56f8>
   16d80:	push	{r0, r1, r2, r4, r5, lr}
   16d84:	mov	r3, #0
   16d88:	mov	r5, r0
   16d8c:	mov	r4, r1
   16d90:	ldr	r2, [r1, #4]
   16d94:	str	r3, [sp, #4]
   16d98:	cmp	r2, r3
   16d9c:	beq	16dc4 <ftello64@plt+0x5774>
   16da0:	ldrb	r3, [r2, #24]
   16da4:	cmp	r3, #17
   16da8:	bne	16dc4 <ftello64@plt+0x5774>
   16dac:	mov	r1, r0
   16db0:	add	r0, sp, #4
   16db4:	bl	16c74 <ftello64@plt+0x5624>
   16db8:	cmp	r0, #0
   16dbc:	str	r0, [r4, #4]
   16dc0:	strne	r4, [r0]
   16dc4:	ldr	r2, [r4, #8]
   16dc8:	cmp	r2, #0
   16dcc:	beq	16df4 <ftello64@plt+0x57a4>
   16dd0:	ldrb	r3, [r2, #24]
   16dd4:	cmp	r3, #17
   16dd8:	bne	16df4 <ftello64@plt+0x57a4>
   16ddc:	mov	r1, r5
   16de0:	add	r0, sp, #4
   16de4:	bl	16c74 <ftello64@plt+0x5624>
   16de8:	cmp	r0, #0
   16dec:	str	r0, [r4, #8]
   16df0:	strne	r4, [r0]
   16df4:	ldr	r0, [sp, #4]
   16df8:	add	sp, sp, #12
   16dfc:	pop	{r4, r5, pc}
   16e00:	mov	r3, #1
   16e04:	push	{r4, r5, r6, lr}
   16e08:	mov	r4, r0
   16e0c:	mov	r5, r1
   16e10:	str	r3, [r0]
   16e14:	str	r3, [r0, #4]
   16e18:	mov	r0, #4
   16e1c:	bl	2213c <ftello64@plt+0x10aec>
   16e20:	cmp	r0, #0
   16e24:	str	r0, [r4, #8]
   16e28:	streq	r0, [r4]
   16e2c:	streq	r0, [r4, #4]
   16e30:	moveq	r0, #12
   16e34:	strne	r5, [r0]
   16e38:	movne	r0, #0
   16e3c:	pop	{r4, r5, r6, pc}
   16e40:	push	{r4, lr}
   16e44:	mov	r3, #0
   16e48:	mov	r4, r0
   16e4c:	lsl	r0, r1, #2
   16e50:	stm	r4, {r1, r3}
   16e54:	bl	2213c <ftello64@plt+0x10aec>
   16e58:	cmp	r0, #0
   16e5c:	str	r0, [r4, #8]
   16e60:	moveq	r0, #12
   16e64:	movne	r0, #0
   16e68:	pop	{r4, pc}
   16e6c:	mov	r2, #32
   16e70:	mov	r1, #0
   16e74:	b	1150c <memset@plt>
   16e78:	push	{r4, r5, r6, r7, r8, lr}
   16e7c:	sub	sp, sp, #80	; 0x50
   16e80:	mov	r4, r0
   16e84:	add	r7, sp, #8
   16e88:	add	r6, r0, #16
   16e8c:	ldr	r5, [r0, #28]
   16e90:	ldr	r8, [r0, #36]	; 0x24
   16e94:	ldr	r3, [r0, #48]	; 0x30
   16e98:	cmp	r8, r3
   16e9c:	movge	r8, r3
   16ea0:	cmp	r5, r8
   16ea4:	bge	16fbc <ftello64@plt+0x596c>
   16ea8:	ldr	r3, [r4, #64]	; 0x40
   16eac:	sub	r2, r8, r5
   16eb0:	ldm	r6, {r0, r1}
   16eb4:	cmp	r3, #0
   16eb8:	stm	r7, {r0, r1}
   16ebc:	beq	16fa0 <ftello64@plt+0x5950>
   16ec0:	mov	r3, #0
   16ec4:	add	r1, sp, #16
   16ec8:	b	16efc <ftello64@plt+0x58ac>
   16ecc:	ldr	r0, [r4]
   16ed0:	ldr	ip, [r4, #24]
   16ed4:	add	r0, r0, r5
   16ed8:	add	r0, r0, r3
   16edc:	ldrb	r0, [r0, ip]
   16ee0:	ldr	ip, [r4, #64]	; 0x40
   16ee4:	ldrb	ip, [ip, r0]
   16ee8:	ldr	r0, [r4, #4]
   16eec:	add	r0, r0, r3
   16ef0:	strb	ip, [r0, r5]
   16ef4:	strb	ip, [r1, r3]
   16ef8:	add	r3, r3, #1
   16efc:	ldr	r0, [r4, #80]	; 0x50
   16f00:	cmp	r2, r0
   16f04:	movlt	r0, r2
   16f08:	cmp	r0, r3
   16f0c:	bgt	16ecc <ftello64@plt+0x587c>
   16f10:	mov	r3, r6
   16f14:	add	r0, sp, #4
   16f18:	bl	226a8 <ftello64@plt+0x11058>
   16f1c:	sub	r3, r0, #1
   16f20:	cmn	r3, #3
   16f24:	bhi	16f40 <ftello64@plt+0x58f0>
   16f28:	cmn	r0, #2
   16f2c:	bne	16f70 <ftello64@plt+0x5920>
   16f30:	ldr	r2, [r4, #36]	; 0x24
   16f34:	ldr	r3, [r4, #48]	; 0x30
   16f38:	cmp	r2, r3
   16f3c:	blt	16fb4 <ftello64@plt+0x5964>
   16f40:	ldr	r3, [r4]
   16f44:	ldr	r2, [r4, #24]
   16f48:	ldm	r7, {r0, r1}
   16f4c:	add	r3, r3, r5
   16f50:	ldrb	r3, [r3, r2]
   16f54:	ldr	r2, [r4, #64]	; 0x40
   16f58:	str	r3, [sp, #4]
   16f5c:	cmp	r2, #0
   16f60:	ldrbne	r3, [r2, r3]
   16f64:	stm	r6, {r0, r1}
   16f68:	mov	r0, #1
   16f6c:	strne	r3, [sp, #4]
   16f70:	ldr	r3, [sp, #4]
   16f74:	add	r0, r5, r0
   16f78:	mvn	r1, #0
   16f7c:	ldr	r2, [r4, #8]
   16f80:	str	r3, [r2, r5, lsl #2]
   16f84:	add	r3, r5, #1
   16f88:	cmp	r3, r0
   16f8c:	mov	r5, r3
   16f90:	bge	16ea0 <ftello64@plt+0x5850>
   16f94:	str	r1, [r2, r3, lsl #2]
   16f98:	add	r3, r3, #1
   16f9c:	b	16f88 <ftello64@plt+0x5938>
   16fa0:	ldr	r1, [r4, #24]
   16fa4:	add	r3, r5, r1
   16fa8:	ldr	r1, [r4]
   16fac:	add	r1, r1, r3
   16fb0:	b	16f10 <ftello64@plt+0x58c0>
   16fb4:	ldm	r7, {r0, r1}
   16fb8:	stm	r6, {r0, r1}
   16fbc:	str	r5, [r4, #28]
   16fc0:	str	r5, [r4, #32]
   16fc4:	add	sp, sp, #80	; 0x50
   16fc8:	pop	{r4, r5, r6, r7, r8, pc}
   16fcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16fd0:	mov	r4, r0
   16fd4:	sub	sp, sp, #100	; 0x64
   16fd8:	ldr	r5, [r0, #28]
   16fdc:	ldr	r7, [r0, #36]	; 0x24
   16fe0:	ldr	r3, [r0, #48]	; 0x30
   16fe4:	cmp	r7, r3
   16fe8:	movge	r7, r3
   16fec:	ldrb	r3, [r0, #74]	; 0x4a
   16ff0:	cmp	r3, #0
   16ff4:	bne	17018 <ftello64@plt+0x59c8>
   16ff8:	ldr	r3, [r0, #64]	; 0x40
   16ffc:	cmp	r3, #0
   17000:	bne	17018 <ftello64@plt+0x59c8>
   17004:	ldrb	r3, [r0, #76]	; 0x4c
   17008:	cmp	r3, #0
   1700c:	addeq	r6, r0, #16
   17010:	addeq	r8, sp, #24
   17014:	beq	1707c <ftello64@plt+0x5a2c>
   17018:	mov	r6, r5
   1701c:	ldr	r5, [r4, #32]
   17020:	cmp	r6, r7
   17024:	blt	1712c <ftello64@plt+0x5adc>
   17028:	b	171fc <ftello64@plt+0x5bac>
   1702c:	ldr	fp, [r4]
   17030:	str	r5, [sp, #4]
   17034:	ldr	sl, [r4, #24]
   17038:	add	r3, fp, sl
   1703c:	ldrb	r9, [r3, r5]
   17040:	tst	r9, #128	; 0x80
   17044:	bne	17088 <ftello64@plt+0x5a38>
   17048:	mov	r0, r6
   1704c:	bl	11350 <mbsinit@plt>
   17050:	cmp	r0, #0
   17054:	beq	17088 <ftello64@plt+0x5a38>
   17058:	mov	r0, r9
   1705c:	bl	115f0 <towupper@plt>
   17060:	bics	r3, r0, #127	; 0x7f
   17064:	bne	17088 <ftello64@plt+0x5a38>
   17068:	ldr	r3, [r4, #4]
   1706c:	strb	r0, [r3, r5]
   17070:	ldr	r3, [r4, #8]
   17074:	str	r0, [r3, r5, lsl #2]
   17078:	add	r5, r5, #1
   1707c:	cmp	r5, r7
   17080:	blt	1702c <ftello64@plt+0x59dc>
   17084:	b	17268 <ftello64@plt+0x5c18>
   17088:	ldm	r6, {r0, r1}
   1708c:	mov	r3, r6
   17090:	sub	r2, r7, r5
   17094:	stm	r8, {r0, r1}
   17098:	add	r1, sl, r5
   1709c:	add	r0, sp, #20
   170a0:	add	r1, fp, r1
   170a4:	bl	226a8 <ftello64@plt+0x11058>
   170a8:	sub	r3, r0, #1
   170ac:	mov	sl, r0
   170b0:	cmn	r3, #4
   170b4:	bhi	17220 <ftello64@plt+0x5bd0>
   170b8:	ldr	fp, [sp, #20]
   170bc:	mov	r0, fp
   170c0:	bl	115f0 <towupper@plt>
   170c4:	cmp	fp, r0
   170c8:	mov	r9, r0
   170cc:	beq	17204 <ftello64@plt+0x5bb4>
   170d0:	mov	r1, r0
   170d4:	mov	r2, r8
   170d8:	add	r0, sp, #32
   170dc:	bl	11284 <wcrtomb@plt>
   170e0:	cmp	sl, r0
   170e4:	bne	17128 <ftello64@plt+0x5ad8>
   170e8:	ldr	r0, [r4, #4]
   170ec:	mov	r2, sl
   170f0:	add	r1, sp, #32
   170f4:	add	r0, r0, r5
   170f8:	add	sl, sl, r5
   170fc:	bl	11320 <memcpy@plt>
   17100:	ldr	r2, [r4, #8]
   17104:	add	r3, r5, #1
   17108:	mvn	r1, #0
   1710c:	str	r9, [r2, r5, lsl #2]
   17110:	cmp	r3, sl
   17114:	mov	r5, r3
   17118:	bge	1707c <ftello64@plt+0x5a2c>
   1711c:	str	r1, [r2, r3, lsl #2]
   17120:	add	r3, r3, #1
   17124:	b	17110 <ftello64@plt+0x5ac0>
   17128:	mov	r6, r5
   1712c:	add	r3, r4, #16
   17130:	ldr	ip, [r4, #64]	; 0x40
   17134:	add	sl, sp, #24
   17138:	sub	r2, r7, r6
   1713c:	ldm	r3, {r0, r1}
   17140:	str	r3, [sp, #4]
   17144:	cmp	ip, #0
   17148:	stm	sl, {r0, r1}
   1714c:	beq	172a0 <ftello64@plt+0x5c50>
   17150:	ldr	r0, [r4, #80]	; 0x50
   17154:	mov	r3, #0
   17158:	add	r9, sp, #32
   1715c:	cmp	r2, r0
   17160:	movlt	r0, r2
   17164:	cmp	r0, r3
   17168:	bgt	1727c <ftello64@plt+0x5c2c>
   1716c:	mov	r1, r9
   17170:	add	r0, sp, #20
   17174:	ldr	r3, [sp, #4]
   17178:	bl	226a8 <ftello64@plt+0x11058>
   1717c:	sub	r3, r0, #1
   17180:	mov	r8, r0
   17184:	cmn	r3, #4
   17188:	str	r3, [sp, #8]
   1718c:	bhi	17424 <ftello64@plt+0x5dd4>
   17190:	ldr	r3, [sp, #20]
   17194:	mov	r0, r3
   17198:	str	r3, [sp, #12]
   1719c:	bl	115f0 <towupper@plt>
   171a0:	ldr	r3, [sp, #12]
   171a4:	mov	fp, r0
   171a8:	cmp	r3, r0
   171ac:	beq	173b0 <ftello64@plt+0x5d60>
   171b0:	mov	r1, r0
   171b4:	mov	r2, sl
   171b8:	add	r0, sp, #32
   171bc:	bl	11284 <wcrtomb@plt>
   171c0:	cmp	r8, r0
   171c4:	mov	r3, r0
   171c8:	moveq	r2, r8
   171cc:	addeq	r1, sp, #32
   171d0:	ldreq	r0, [r4, #4]
   171d4:	beq	173bc <ftello64@plt+0x5d6c>
   171d8:	cmn	r3, #1
   171dc:	beq	173b0 <ftello64@plt+0x5d60>
   171e0:	ldr	r0, [r4, #36]	; 0x24
   171e4:	add	r9, r6, r3
   171e8:	cmp	r9, r0
   171ec:	bls	172b4 <ftello64@plt+0x5c64>
   171f0:	ldm	sl, {r0, r1}
   171f4:	ldr	r3, [sp, #4]
   171f8:	stm	r3, {r0, r1}
   171fc:	str	r6, [r4, #28]
   17200:	b	1726c <ftello64@plt+0x5c1c>
   17204:	ldr	r1, [r4]
   17208:	mov	r2, sl
   1720c:	ldr	r3, [r4, #24]
   17210:	ldr	r0, [r4, #4]
   17214:	add	r3, r5, r3
   17218:	add	r1, r1, r3
   1721c:	b	170f4 <ftello64@plt+0x5aa4>
   17220:	cmn	r3, #3
   17224:	bne	17238 <ftello64@plt+0x5be8>
   17228:	ldr	r2, [r4, #36]	; 0x24
   1722c:	ldr	r3, [r4, #48]	; 0x30
   17230:	cmp	r2, r3
   17234:	blt	17260 <ftello64@plt+0x5c10>
   17238:	ldr	r3, [r4, #4]
   1723c:	cmn	sl, #1
   17240:	ldr	r2, [sp, #4]
   17244:	strb	r9, [r3, r5]
   17248:	add	r5, r5, #1
   1724c:	ldr	r3, [r4, #8]
   17250:	str	r9, [r3, r2, lsl #2]
   17254:	ldmeq	r8, {r0, r1}
   17258:	stmeq	r6, {r0, r1}
   1725c:	b	1707c <ftello64@plt+0x5a2c>
   17260:	ldm	r8, {r0, r1}
   17264:	stm	r6, {r0, r1}
   17268:	str	r5, [r4, #28]
   1726c:	mov	r0, #0
   17270:	str	r5, [r4, #32]
   17274:	add	sp, sp, #100	; 0x64
   17278:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1727c:	ldr	r1, [r4]
   17280:	ldr	lr, [r4, #24]
   17284:	add	r1, r1, r5
   17288:	add	r1, r1, r3
   1728c:	ldrb	r1, [r1, lr]
   17290:	ldrb	r1, [ip, r1]
   17294:	strb	r1, [r9, r3]
   17298:	add	r3, r3, #1
   1729c:	b	17164 <ftello64@plt+0x5b14>
   172a0:	ldr	r9, [r4, #24]
   172a4:	add	r3, r5, r9
   172a8:	ldr	r9, [r4]
   172ac:	add	r9, r9, r3
   172b0:	b	1716c <ftello64@plt+0x5b1c>
   172b4:	ldr	r2, [r4, #12]
   172b8:	cmp	r2, #0
   172bc:	bne	172e0 <ftello64@plt+0x5c90>
   172c0:	lsl	r0, r0, #2
   172c4:	str	r3, [sp, #4]
   172c8:	bl	2213c <ftello64@plt+0x10aec>
   172cc:	cmp	r0, #0
   172d0:	str	r0, [r4, #12]
   172d4:	moveq	r0, #12
   172d8:	ldr	r3, [sp, #4]
   172dc:	beq	17274 <ftello64@plt+0x5c24>
   172e0:	ldrb	r2, [r4, #76]	; 0x4c
   172e4:	cmp	r2, #0
   172e8:	beq	1737c <ftello64@plt+0x5d2c>
   172ec:	ldr	r0, [r4, #4]
   172f0:	mov	r2, r3
   172f4:	add	r1, sp, #32
   172f8:	str	r3, [sp, #4]
   172fc:	add	r0, r0, r6
   17300:	bl	11320 <memcpy@plt>
   17304:	ldr	r1, [r4, #8]
   17308:	lsl	r2, r6, #2
   1730c:	mvn	lr, #0
   17310:	ldr	r0, [r4, #12]
   17314:	ldr	r3, [sp, #4]
   17318:	str	fp, [r1, r6, lsl #2]
   1731c:	add	r1, r1, r2
   17320:	str	r5, [r0, r6, lsl #2]
   17324:	add	r0, r0, r2
   17328:	mov	r2, #1
   1732c:	cmp	r2, r3
   17330:	bcc	17390 <ftello64@plt+0x5d40>
   17334:	ldr	r7, [r4, #48]	; 0x30
   17338:	sub	r3, r3, r8
   1733c:	mov	r6, r9
   17340:	ldr	r2, [r4, #52]	; 0x34
   17344:	add	r7, r3, r7
   17348:	cmp	r2, r5
   1734c:	add	r5, r5, r8
   17350:	str	r7, [r4, #48]	; 0x30
   17354:	ldrgt	r2, [r4, #56]	; 0x38
   17358:	addgt	r3, r2, r3
   1735c:	strgt	r3, [r4, #56]	; 0x38
   17360:	ldr	r3, [r4, #36]	; 0x24
   17364:	cmp	r7, r3
   17368:	movge	r7, r3
   1736c:	b	17020 <ftello64@plt+0x59d0>
   17370:	ldr	r1, [r4, #12]
   17374:	str	r2, [r1, r2, lsl #2]
   17378:	add	r2, r2, #1
   1737c:	cmp	r2, r6
   17380:	bne	17370 <ftello64@plt+0x5d20>
   17384:	mov	r2, #1
   17388:	strb	r2, [r4, #76]	; 0x4c
   1738c:	b	172ec <ftello64@plt+0x5c9c>
   17390:	ldr	ip, [sp, #8]
   17394:	cmp	r2, r8
   17398:	movcc	ip, r2
   1739c:	add	r2, r2, #1
   173a0:	add	ip, r5, ip
   173a4:	str	ip, [r0, #4]!
   173a8:	str	lr, [r1, #4]!
   173ac:	b	1732c <ftello64@plt+0x5cdc>
   173b0:	ldr	r0, [r4, #4]
   173b4:	mov	r2, r8
   173b8:	mov	r1, r9
   173bc:	add	r0, r0, r6
   173c0:	bl	11320 <memcpy@plt>
   173c4:	ldrb	r3, [r4, #76]	; 0x4c
   173c8:	cmp	r3, #0
   173cc:	bne	17400 <ftello64@plt+0x5db0>
   173d0:	ldr	r2, [r4, #8]
   173d4:	add	r5, r5, r8
   173d8:	add	r3, r6, #1
   173dc:	add	r8, r8, r6
   173e0:	mvn	r1, #0
   173e4:	str	fp, [r2, r6, lsl #2]
   173e8:	cmp	r3, r8
   173ec:	mov	r6, r3
   173f0:	bge	17020 <ftello64@plt+0x59d0>
   173f4:	str	r1, [r2, r3, lsl #2]
   173f8:	add	r3, r3, #1
   173fc:	b	173e8 <ftello64@plt+0x5d98>
   17400:	ldr	r2, [r4, #12]
   17404:	mov	r3, #0
   17408:	add	r2, r2, r6, lsl #2
   1740c:	add	r1, r5, r3
   17410:	add	r3, r3, #1
   17414:	cmp	r8, r3
   17418:	str	r1, [r2], #4
   1741c:	bne	1740c <ftello64@plt+0x5dbc>
   17420:	b	173d0 <ftello64@plt+0x5d80>
   17424:	sub	r3, r0, #1
   17428:	cmn	r3, #3
   1742c:	bne	17440 <ftello64@plt+0x5df0>
   17430:	ldr	r2, [r4, #36]	; 0x24
   17434:	ldr	r3, [r4, #48]	; 0x30
   17438:	cmp	r2, r3
   1743c:	blt	171f0 <ftello64@plt+0x5ba0>
   17440:	ldr	r3, [r4]
   17444:	ldr	r2, [r4, #24]
   17448:	add	r3, r3, r5
   1744c:	ldrb	r3, [r3, r2]
   17450:	ldr	r2, [r4, #64]	; 0x40
   17454:	cmp	r2, #0
   17458:	ldrbne	r3, [r2, r3]
   1745c:	ldr	r2, [r4, #4]
   17460:	strb	r3, [r2, r6]
   17464:	lsl	r2, r6, #2
   17468:	ldrb	r1, [r4, #76]	; 0x4c
   1746c:	cmp	r1, #0
   17470:	ldrne	r1, [r4, #12]
   17474:	strne	r5, [r1, r6, lsl #2]
   17478:	cmn	r8, #1
   1747c:	add	r5, r5, #1
   17480:	ldr	r1, [r4, #8]
   17484:	add	r6, r6, #1
   17488:	str	r3, [r1, r2]
   1748c:	ldreq	r3, [sp, #4]
   17490:	ldmeq	sl, {r0, r1}
   17494:	stmeq	r3, {r0, r1}
   17498:	b	17020 <ftello64@plt+0x59d0>
   1749c:	push	{r4, r5, r6, lr}
   174a0:	mov	r4, r0
   174a4:	ldr	r5, [r0, #28]
   174a8:	ldr	r3, [r0, #36]	; 0x24
   174ac:	ldr	r6, [r0, #48]	; 0x30
   174b0:	cmp	r3, r6
   174b4:	movlt	r6, r3
   174b8:	cmp	r5, r6
   174bc:	blt	174cc <ftello64@plt+0x5e7c>
   174c0:	str	r5, [r4, #28]
   174c4:	str	r5, [r4, #32]
   174c8:	pop	{r4, r5, r6, pc}
   174cc:	ldr	r3, [r4]
   174d0:	ldr	r2, [r4, #24]
   174d4:	add	r3, r3, r5
   174d8:	ldrb	r0, [r3, r2]
   174dc:	ldr	r3, [r4, #64]	; 0x40
   174e0:	cmp	r3, #0
   174e4:	ldrbne	r0, [r3, r0]
   174e8:	bl	11590 <toupper@plt>
   174ec:	ldr	r3, [r4, #4]
   174f0:	strb	r0, [r3, r5]
   174f4:	add	r5, r5, #1
   174f8:	b	174b8 <ftello64@plt+0x5e68>
   174fc:	ldr	r3, [r0, #36]	; 0x24
   17500:	push	{r4, r5, r6, lr}
   17504:	cmn	r3, #-536870910	; 0xe0000002
   17508:	bls	17518 <ftello64@plt+0x5ec8>
   1750c:	mov	r5, #12
   17510:	mov	r0, r5
   17514:	pop	{r4, r5, r6, pc}
   17518:	ldr	r2, [r0, #48]	; 0x30
   1751c:	lsl	r3, r3, #1
   17520:	mov	r4, r0
   17524:	cmp	r3, r2
   17528:	movge	r3, r2
   1752c:	cmp	r3, r1
   17530:	movge	r1, r3
   17534:	bl	16a10 <ftello64@plt+0x53c0>
   17538:	subs	r5, r0, #0
   1753c:	bne	17510 <ftello64@plt+0x5ec0>
   17540:	ldr	r0, [r4, #100]	; 0x64
   17544:	cmp	r0, #0
   17548:	beq	17568 <ftello64@plt+0x5f18>
   1754c:	ldr	r1, [r4, #36]	; 0x24
   17550:	add	r1, r1, #1
   17554:	lsl	r1, r1, #2
   17558:	bl	22168 <ftello64@plt+0x10b18>
   1755c:	cmp	r0, #0
   17560:	beq	1750c <ftello64@plt+0x5ebc>
   17564:	str	r0, [r4, #100]	; 0x64
   17568:	ldrb	r2, [r4, #72]	; 0x48
   1756c:	ldr	r3, [r4, #80]	; 0x50
   17570:	cmp	r2, #0
   17574:	beq	17594 <ftello64@plt+0x5f44>
   17578:	cmp	r3, #1
   1757c:	mov	r0, r4
   17580:	ble	1758c <ftello64@plt+0x5f3c>
   17584:	pop	{r4, r5, r6, lr}
   17588:	b	16fcc <ftello64@plt+0x597c>
   1758c:	bl	1749c <ftello64@plt+0x5e4c>
   17590:	b	17510 <ftello64@plt+0x5ec0>
   17594:	cmp	r3, #1
   17598:	ble	175a8 <ftello64@plt+0x5f58>
   1759c:	mov	r0, r4
   175a0:	bl	16e78 <ftello64@plt+0x5828>
   175a4:	b	17510 <ftello64@plt+0x5ec0>
   175a8:	ldr	r3, [r4, #64]	; 0x40
   175ac:	cmp	r3, #0
   175b0:	beq	17510 <ftello64@plt+0x5ec0>
   175b4:	mov	r0, r4
   175b8:	bl	163a0 <ftello64@plt+0x4d50>
   175bc:	b	17510 <ftello64@plt+0x5ec0>
   175c0:	push	{r4, lr}
   175c4:	mov	r4, r0
   175c8:	ldr	r0, [r0]
   175cc:	bl	142a8 <ftello64@plt+0x2c58>
   175d0:	ldr	r0, [r4, #4]
   175d4:	bl	142a8 <ftello64@plt+0x2c58>
   175d8:	ldr	r0, [r4, #8]
   175dc:	bl	142a8 <ftello64@plt+0x2c58>
   175e0:	ldr	r0, [r4, #12]
   175e4:	bl	142a8 <ftello64@plt+0x2c58>
   175e8:	mov	r0, r4
   175ec:	pop	{r4, lr}
   175f0:	b	142a8 <ftello64@plt+0x2c58>
   175f4:	ldr	r3, [pc, #36]	; 17620 <ftello64@plt+0x5fd0>
   175f8:	ldr	r2, [r0, #4]
   175fc:	and	r3, r3, r2
   17600:	cmp	r3, #6
   17604:	bne	17610 <ftello64@plt+0x5fc0>
   17608:	ldr	r0, [r0]
   1760c:	b	175c0 <ftello64@plt+0x5f70>
   17610:	cmp	r3, #3
   17614:	bxne	lr
   17618:	ldr	r0, [r0]
   1761c:	b	142a8 <ftello64@plt+0x2c58>
   17620:	strdeq	r0, [r4], -pc	; <UNPREDICTABLE>
   17624:	add	r0, r1, #20
   17628:	push	{r4, lr}
   1762c:	bl	175f4 <ftello64@plt+0x5fa4>
   17630:	mov	r0, #0
   17634:	pop	{r4, pc}
   17638:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1763c:	mov	r7, sp
   17640:	mov	r4, r0
   17644:	ldr	r6, [r0, #4]
   17648:	stm	r7, {r1, r2}
   1764c:	ldr	r3, [r0, #8]
   17650:	ldrb	r5, [sp, #4]
   17654:	cmp	r3, r6
   17658:	bcc	1772c <ftello64@plt+0x60dc>
   1765c:	ldr	r3, [pc, #372]	; 177d8 <ftello64@plt+0x6188>
   17660:	lsl	r8, r6, #1
   17664:	cmp	r8, r3
   17668:	bls	17678 <ftello64@plt+0x6028>
   1766c:	mvn	r0, #0
   17670:	add	sp, sp, #12
   17674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17678:	lsl	r1, r6, #4
   1767c:	ldr	r0, [r0]
   17680:	bl	22168 <ftello64@plt+0x10b18>
   17684:	cmp	r0, #0
   17688:	beq	1766c <ftello64@plt+0x601c>
   1768c:	lsl	r9, r6, #3
   17690:	str	r0, [r4]
   17694:	ldr	r0, [r4, #12]
   17698:	mov	r1, r9
   1769c:	bl	22168 <ftello64@plt+0x10b18>
   176a0:	mov	sl, r0
   176a4:	mov	r1, r9
   176a8:	ldr	r0, [r4, #16]
   176ac:	bl	22168 <ftello64@plt+0x10b18>
   176b0:	mov	r3, #24
   176b4:	mov	r9, r0
   176b8:	ldr	r0, [r4, #20]
   176bc:	mul	r6, r3, r6
   176c0:	mov	r1, r6
   176c4:	bl	22168 <ftello64@plt+0x10b18>
   176c8:	mov	fp, r0
   176cc:	mov	r1, r6
   176d0:	ldr	r0, [r4, #24]
   176d4:	bl	22168 <ftello64@plt+0x10b18>
   176d8:	cmp	r9, #0
   176dc:	cmpne	sl, #0
   176e0:	mov	r6, r0
   176e4:	beq	176f4 <ftello64@plt+0x60a4>
   176e8:	cmp	r0, #0
   176ec:	cmpne	fp, #0
   176f0:	bne	17718 <ftello64@plt+0x60c8>
   176f4:	mov	r0, sl
   176f8:	bl	142a8 <ftello64@plt+0x2c58>
   176fc:	mov	r0, r9
   17700:	bl	142a8 <ftello64@plt+0x2c58>
   17704:	mov	r0, fp
   17708:	bl	142a8 <ftello64@plt+0x2c58>
   1770c:	mov	r0, r6
   17710:	bl	142a8 <ftello64@plt+0x2c58>
   17714:	b	1766c <ftello64@plt+0x601c>
   17718:	str	r8, [r4, #4]
   1771c:	str	sl, [r4, #12]
   17720:	str	r9, [r4, #16]
   17724:	str	fp, [r4, #20]
   17728:	str	r0, [r4, #24]
   1772c:	ldr	r3, [r4]
   17730:	cmp	r5, #5
   17734:	ldr	r2, [r4, #8]
   17738:	ldm	r7, {r0, r1}
   1773c:	add	r3, r3, r2, lsl #3
   17740:	stm	r3, {r0, r1}
   17744:	bfc	r1, #8, #10
   17748:	str	r1, [r3, #4]
   1774c:	bne	177c8 <ftello64@plt+0x6178>
   17750:	ldr	r5, [r4, #92]	; 0x5c
   17754:	cmp	r5, #1
   17758:	movle	r5, #0
   1775c:	movgt	r5, #1
   17760:	ldrb	r1, [r3, #6]
   17764:	bfi	r1, r5, #4, #1
   17768:	strb	r1, [r3, #6]
   1776c:	mvn	r1, #0
   17770:	ldr	r3, [r4, #12]
   17774:	ldr	ip, [r4, #20]
   17778:	str	r1, [r3, r2, lsl #2]
   1777c:	mov	r2, #12
   17780:	mov	r3, #0
   17784:	ldr	r1, [r4, #8]
   17788:	mul	r1, r2, r1
   1778c:	add	r0, ip, r1
   17790:	str	r3, [ip, r1]
   17794:	str	r3, [r0, #4]
   17798:	str	r3, [r0, #8]
   1779c:	ldr	r1, [r4, #8]
   177a0:	ldr	r0, [r4, #24]
   177a4:	mul	r2, r2, r1
   177a8:	add	r1, r0, r2
   177ac:	str	r3, [r0, r2]
   177b0:	str	r3, [r1, #4]
   177b4:	str	r3, [r1, #8]
   177b8:	ldr	r0, [r4, #8]
   177bc:	add	r3, r0, #1
   177c0:	str	r3, [r4, #8]
   177c4:	b	17670 <ftello64@plt+0x6020>
   177c8:	sub	r5, r5, #6
   177cc:	clz	r5, r5
   177d0:	lsr	r5, r5, #5
   177d4:	b	17760 <ftello64@plt+0x6110>
   177d8:	ldrbne	r5, [r5, #-1365]	; 0xfffffaab
   177dc:	ldr	r3, [r0]
   177e0:	push	{r4, r5, r6, r7, r8, lr}
   177e4:	lsl	r7, r1, #3
   177e8:	mov	r6, r1
   177ec:	mov	r4, r2
   177f0:	mov	r5, r0
   177f4:	add	r3, r3, r7
   177f8:	ldm	r3, {r1, r2}
   177fc:	bl	17638 <ftello64@plt+0x5fe8>
   17800:	cmn	r0, #1
   17804:	popeq	{r4, r5, r6, r7, r8, pc}
   17808:	ubfx	r2, r4, #0, #10
   1780c:	ldr	ip, [r5]
   17810:	add	r1, ip, r0, lsl #3
   17814:	add	ip, ip, r7
   17818:	ldr	r3, [r1, #4]
   1781c:	bfi	r3, r2, #8, #10
   17820:	str	r3, [r1, #4]
   17824:	ldr	ip, [ip, #4]
   17828:	ubfx	ip, ip, #8, #10
   1782c:	orr	r2, r2, ip
   17830:	bfi	r3, r2, #8, #10
   17834:	str	r3, [r1, #4]
   17838:	ubfx	r3, r3, #16, #8
   1783c:	orr	r3, r3, #4
   17840:	strb	r3, [r1, #6]
   17844:	ldr	r3, [r5, #16]
   17848:	str	r6, [r3, r0, lsl #2]
   1784c:	pop	{r4, r5, r6, r7, r8, pc}
   17850:	push	{r4, lr}
   17854:	mov	r4, r0
   17858:	ldr	r0, [r0, #24]
   1785c:	bl	142a8 <ftello64@plt+0x2c58>
   17860:	ldr	r0, [r4, #36]	; 0x24
   17864:	bl	142a8 <ftello64@plt+0x2c58>
   17868:	ldr	r3, [r4, #40]	; 0x28
   1786c:	add	r2, r4, #4
   17870:	cmp	r3, r2
   17874:	beq	17888 <ftello64@plt+0x6238>
   17878:	ldr	r0, [r3, #8]
   1787c:	bl	142a8 <ftello64@plt+0x2c58>
   17880:	ldr	r0, [r4, #40]	; 0x28
   17884:	bl	142a8 <ftello64@plt+0x2c58>
   17888:	ldr	r0, [r4, #12]
   1788c:	bl	142a8 <ftello64@plt+0x2c58>
   17890:	ldr	r0, [r4, #48]	; 0x30
   17894:	bl	142a8 <ftello64@plt+0x2c58>
   17898:	ldr	r0, [r4, #44]	; 0x2c
   1789c:	bl	142a8 <ftello64@plt+0x2c58>
   178a0:	mov	r0, r4
   178a4:	pop	{r4, lr}
   178a8:	b	142a8 <ftello64@plt+0x2c58>
   178ac:	push	{r4, lr}
   178b0:	mov	r4, r0
   178b4:	ldr	r0, [r0, #8]
   178b8:	bl	142a8 <ftello64@plt+0x2c58>
   178bc:	ldr	r0, [r4, #12]
   178c0:	bl	142a8 <ftello64@plt+0x2c58>
   178c4:	ldrb	r3, [r4, #75]	; 0x4b
   178c8:	cmp	r3, #0
   178cc:	popeq	{r4, pc}
   178d0:	ldr	r0, [r4, #4]
   178d4:	pop	{r4, lr}
   178d8:	b	142a8 <ftello64@plt+0x2c58>
   178dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   178e0:	mov	r4, #0
   178e4:	mov	r6, r0
   178e8:	mov	r8, r4
   178ec:	ldr	r3, [r6, #124]	; 0x7c
   178f0:	cmp	r3, r4
   178f4:	bgt	17904 <ftello64@plt+0x62b4>
   178f8:	str	r8, [r6, #108]	; 0x6c
   178fc:	str	r8, [r6, #124]	; 0x7c
   17900:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17904:	ldr	r3, [r6, #132]	; 0x84
   17908:	mov	r7, #0
   1790c:	ldr	r5, [r3, r4, lsl #2]
   17910:	ldr	r3, [r5, #16]
   17914:	ldr	r0, [r5, #20]
   17918:	cmp	r3, r7
   1791c:	bgt	17950 <ftello64@plt+0x6300>
   17920:	bl	142a8 <ftello64@plt+0x2c58>
   17924:	ldr	r3, [r5, #8]
   17928:	cmp	r3, #0
   1792c:	beq	17940 <ftello64@plt+0x62f0>
   17930:	ldr	r0, [r3, #8]
   17934:	bl	142a8 <ftello64@plt+0x2c58>
   17938:	ldr	r0, [r5, #8]
   1793c:	bl	142a8 <ftello64@plt+0x2c58>
   17940:	mov	r0, r5
   17944:	add	r4, r4, #1
   17948:	bl	142a8 <ftello64@plt+0x2c58>
   1794c:	b	178ec <ftello64@plt+0x629c>
   17950:	ldr	r9, [r0, r7, lsl #2]
   17954:	add	r7, r7, #1
   17958:	ldr	r0, [r9, #16]
   1795c:	bl	142a8 <ftello64@plt+0x2c58>
   17960:	mov	r0, r9
   17964:	bl	142a8 <ftello64@plt+0x2c58>
   17968:	b	17910 <ftello64@plt+0x62c0>
   1796c:	push	{r4, r5, r6, lr}
   17970:	add	r5, r0, #12
   17974:	mov	r4, r0
   17978:	ldr	r0, [r0, #8]
   1797c:	cmp	r0, r5
   17980:	beq	17988 <ftello64@plt+0x6338>
   17984:	bl	142a8 <ftello64@plt+0x2c58>
   17988:	mov	r3, #0
   1798c:	str	r3, [r4]
   17990:	mov	r3, #16
   17994:	str	r5, [r4, #8]
   17998:	str	r3, [r4, #4]
   1799c:	pop	{r4, r5, r6, pc}
   179a0:	mov	r3, r1
   179a4:	ldr	r2, [r1, #28]
   179a8:	ldrb	r1, [r1, #24]
   179ac:	sub	r1, r1, #2
   179b0:	cmp	r1, #14
   179b4:	ldrls	pc, [pc, r1, lsl #2]
   179b8:	b	17acc <ftello64@plt+0x647c>
   179bc:	ldrdeq	r7, [r1], -ip
   179c0:	andeq	r7, r1, ip, asr #21
   179c4:	andeq	r7, r1, r8, lsr #21
   179c8:	andeq	r7, r1, ip, asr #21
   179cc:	andeq	r7, r1, ip, asr #21
   179d0:	andeq	r7, r1, ip, asr #21
   179d4:	muleq	r1, r0, sl
   179d8:	muleq	r1, r0, sl
   179dc:	strdeq	r7, [r1], -r8
   179e0:	strdeq	r7, [r1], -r8
   179e4:	muleq	r1, r0, sl
   179e8:	andeq	r7, r1, ip, asr #21
   179ec:	andeq	r7, r1, ip, asr #21
   179f0:	andeq	r7, r1, ip, asr #21
   179f4:	ldrdeq	r7, [r1], -ip
   179f8:	ldrb	r1, [r0, #88]	; 0x58
   179fc:	push	{r4, r5, r6, r7, r8, lr}
   17a00:	mov	r4, #12
   17a04:	mov	r8, #2
   17a08:	mul	r2, r4, r2
   17a0c:	orr	r1, r1, #1
   17a10:	strb	r1, [r0, #88]	; 0x58
   17a14:	ldr	r1, [r3, #4]
   17a18:	cmp	r1, #0
   17a1c:	ldreq	r1, [r3, #16]
   17a20:	ldrne	r1, [r1, #12]
   17a24:	ldr	r5, [r1, #28]
   17a28:	ldr	r1, [r3, #8]
   17a2c:	cmp	r1, #0
   17a30:	ldrne	r3, [r1, #12]
   17a34:	ldreq	r3, [r3, #16]
   17a38:	ldr	r6, [r3, #28]
   17a3c:	ldr	r3, [r0, #20]
   17a40:	mov	r0, #8
   17a44:	str	r8, [r3, r2]
   17a48:	add	r7, r3, r2
   17a4c:	bl	2213c <ftello64@plt+0x10aec>
   17a50:	cmp	r0, #0
   17a54:	str	r0, [r7, #8]
   17a58:	bne	17a64 <ftello64@plt+0x6414>
   17a5c:	mov	r0, r4
   17a60:	pop	{r4, r5, r6, r7, r8, pc}
   17a64:	cmp	r5, r6
   17a68:	moveq	r3, #1
   17a6c:	streq	r3, [r7, #4]
   17a70:	streq	r5, [r0]
   17a74:	beq	17a88 <ftello64@plt+0x6438>
   17a78:	str	r8, [r7, #4]
   17a7c:	stmlt	r0, {r5, r6}
   17a80:	strge	r6, [r0]
   17a84:	strge	r5, [r0, #4]
   17a88:	mov	r0, #0
   17a8c:	pop	{r4, r5, r6, r7, r8, pc}
   17a90:	ldr	r1, [r3, #16]
   17a94:	ldr	r3, [r0, #20]
   17a98:	ldr	r1, [r1, #28]
   17a9c:	mov	r0, #12
   17aa0:	mla	r0, r0, r2, r3
   17aa4:	b	16e00 <ftello64@plt+0x57b0>
   17aa8:	ldr	r1, [r3, #16]
   17aac:	ldr	ip, [r0, #12]
   17ab0:	ldr	r1, [r1, #28]
   17ab4:	str	r1, [ip, r2, lsl #2]
   17ab8:	ldrb	r3, [r3, #24]
   17abc:	cmp	r3, #4
   17ac0:	bne	17adc <ftello64@plt+0x648c>
   17ac4:	ldr	r3, [r0, #20]
   17ac8:	b	17a9c <ftello64@plt+0x644c>
   17acc:	ldr	r3, [r3, #16]
   17ad0:	ldr	r1, [r3, #28]
   17ad4:	ldr	r3, [r0, #12]
   17ad8:	str	r1, [r3, r2, lsl #2]
   17adc:	mov	r0, #0
   17ae0:	bx	lr
   17ae4:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ae8:	mov	r4, r0
   17aec:	mov	r8, r1
   17af0:	mov	r7, r2
   17af4:	mov	r5, #0
   17af8:	ldr	r9, [r0, #84]	; 0x54
   17afc:	ldr	r3, [r8, #4]
   17b00:	cmp	r3, r5
   17b04:	movle	r0, #0
   17b08:	ble	17b70 <ftello64@plt+0x6520>
   17b0c:	ldr	r3, [r8, #8]
   17b10:	ldr	r6, [r3, r5, lsl #2]
   17b14:	ldr	r3, [r9]
   17b18:	add	r2, r3, r6, lsl #3
   17b1c:	ldrb	r2, [r2, #4]
   17b20:	cmp	r2, #8
   17b24:	bne	17bbc <ftello64@plt+0x656c>
   17b28:	ldr	r2, [r3, r6, lsl #3]
   17b2c:	cmp	r2, #31
   17b30:	bgt	17bbc <ftello64@plt+0x656c>
   17b34:	ldr	r3, [r9, #80]	; 0x50
   17b38:	lsr	r3, r3, r2
   17b3c:	tst	r3, #1
   17b40:	beq	17bbc <ftello64@plt+0x656c>
   17b44:	ldr	r3, [r4, #124]	; 0x7c
   17b48:	ldr	r1, [r4, #128]	; 0x80
   17b4c:	ldr	r0, [r4, #132]	; 0x84
   17b50:	cmp	r1, r3
   17b54:	bne	17b80 <ftello64@plt+0x6530>
   17b58:	lsl	sl, r1, #1
   17b5c:	lsl	r1, r1, #3
   17b60:	bl	22168 <ftello64@plt+0x10b18>
   17b64:	cmp	r0, #0
   17b68:	bne	17b78 <ftello64@plt+0x6528>
   17b6c:	mov	r0, #12
   17b70:	add	sp, sp, #4
   17b74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b78:	str	sl, [r4, #128]	; 0x80
   17b7c:	str	r0, [r4, #132]	; 0x84
   17b80:	mov	r1, #24
   17b84:	mov	r0, #1
   17b88:	ldr	fp, [r4, #124]	; 0x7c
   17b8c:	ldr	sl, [r4, #132]	; 0x84
   17b90:	bl	220e8 <ftello64@plt+0x10a98>
   17b94:	ldr	r3, [r4, #124]	; 0x7c
   17b98:	ldr	r2, [r4, #132]	; 0x84
   17b9c:	str	r0, [sl, fp, lsl #2]
   17ba0:	ldr	r2, [r2, r3, lsl #2]
   17ba4:	cmp	r2, #0
   17ba8:	beq	17b6c <ftello64@plt+0x651c>
   17bac:	add	r3, r3, #1
   17bb0:	str	r6, [r2, #4]
   17bb4:	str	r3, [r4, #124]	; 0x7c
   17bb8:	str	r7, [r2]
   17bbc:	add	r5, r5, #1
   17bc0:	b	17afc <ftello64@plt+0x64ac>
   17bc4:	ldr	r3, [r0, #36]	; 0x24
   17bc8:	push	{r4, r5, r6, lr}
   17bcc:	mov	r4, r0
   17bd0:	mov	r5, r1
   17bd4:	ldr	r6, [r0, #104]	; 0x68
   17bd8:	cmp	r3, r1
   17bdc:	bgt	17bec <ftello64@plt+0x659c>
   17be0:	ldr	r2, [r0, #48]	; 0x30
   17be4:	cmp	r3, r2
   17be8:	blt	17c14 <ftello64@plt+0x65c4>
   17bec:	ldr	r3, [r4, #28]
   17bf0:	cmp	r3, r5
   17bf4:	ble	17c08 <ftello64@plt+0x65b8>
   17bf8:	cmp	r6, r5
   17bfc:	blt	17c2c <ftello64@plt+0x65dc>
   17c00:	mov	r0, #0
   17c04:	pop	{r4, r5, r6, pc}
   17c08:	ldr	r2, [r4, #48]	; 0x30
   17c0c:	cmp	r3, r2
   17c10:	bge	17bf8 <ftello64@plt+0x65a8>
   17c14:	add	r1, r5, #1
   17c18:	mov	r0, r4
   17c1c:	bl	174fc <ftello64@plt+0x5eac>
   17c20:	cmp	r0, #0
   17c24:	beq	17bf8 <ftello64@plt+0x65a8>
   17c28:	pop	{r4, r5, r6, pc}
   17c2c:	ldr	r0, [r4, #100]	; 0x64
   17c30:	sub	r2, r5, r6
   17c34:	add	r6, r6, #1
   17c38:	lsl	r2, r2, #2
   17c3c:	mov	r1, #0
   17c40:	add	r0, r0, r6, lsl #2
   17c44:	bl	1150c <memset@plt>
   17c48:	str	r5, [r4, #104]	; 0x68
   17c4c:	b	17c00 <ftello64@plt+0x65b0>
   17c50:	push	{r4, r5, r6, r7, r8, lr}
   17c54:	subs	r4, r0, #0
   17c58:	ldr	r7, [sp, #28]
   17c5c:	beq	17cf0 <ftello64@plt+0x66a0>
   17c60:	ldr	r5, [r4]
   17c64:	cmp	r5, #0
   17c68:	beq	17cf0 <ftello64@plt+0x66a0>
   17c6c:	mov	r0, r3
   17c70:	sub	r5, r5, #1
   17c74:	lsl	r6, r2, #3
   17c78:	mov	r3, #24
   17c7c:	str	r5, [r4]
   17c80:	mov	r2, r6
   17c84:	mul	r5, r3, r5
   17c88:	ldr	r3, [r4, #8]
   17c8c:	add	ip, r3, r5
   17c90:	ldr	r3, [r3, r5]
   17c94:	str	r3, [r1]
   17c98:	ldr	r1, [ip, #8]
   17c9c:	bl	11320 <memcpy@plt>
   17ca0:	ldr	r3, [r4, #8]
   17ca4:	mov	r2, r6
   17ca8:	ldr	r0, [sp, #24]
   17cac:	add	r3, r3, r5
   17cb0:	ldr	r1, [r3, #8]
   17cb4:	add	r1, r1, r6
   17cb8:	bl	11320 <memcpy@plt>
   17cbc:	ldr	r0, [r7, #8]
   17cc0:	bl	142a8 <ftello64@plt+0x2c58>
   17cc4:	ldr	r3, [r4, #8]
   17cc8:	add	r3, r3, r5
   17ccc:	ldr	r0, [r3, #8]
   17cd0:	bl	142a8 <ftello64@plt+0x2c58>
   17cd4:	ldr	r3, [r4, #8]
   17cd8:	add	r5, r3, r5
   17cdc:	add	r3, r5, #12
   17ce0:	ldm	r3, {r0, r1, r2}
   17ce4:	stm	r7, {r0, r1, r2}
   17ce8:	ldr	r0, [r5, #4]
   17cec:	pop	{r4, r5, r6, r7, r8, pc}
   17cf0:	mvn	r0, #0
   17cf4:	pop	{r4, r5, r6, r7, r8, pc}
   17cf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17cfc:	mov	r9, r3
   17d00:	mov	r5, r0
   17d04:	mov	r4, r1
   17d08:	mov	r8, r2
   17d0c:	ldr	r6, [sp, #32]
   17d10:	ldr	r3, [sp, #36]	; 0x24
   17d14:	tst	r3, #4194304	; 0x400000
   17d18:	beq	17d4c <ftello64@plt+0x66fc>
   17d1c:	mov	r0, r6
   17d20:	ldr	r1, [pc, #1720]	; 183e0 <ftello64@plt+0x6d90>
   17d24:	bl	112b4 <strcmp@plt>
   17d28:	cmp	r0, #0
   17d2c:	ldreq	r6, [pc, #1712]	; 183e4 <ftello64@plt+0x6d94>
   17d30:	beq	17d4c <ftello64@plt+0x66fc>
   17d34:	mov	r0, r6
   17d38:	ldr	r1, [pc, #1704]	; 183e8 <ftello64@plt+0x6d98>
   17d3c:	bl	112b4 <strcmp@plt>
   17d40:	ldr	r3, [pc, #1692]	; 183e4 <ftello64@plt+0x6d94>
   17d44:	cmp	r0, #0
   17d48:	moveq	r6, r3
   17d4c:	ldr	r7, [r9]
   17d50:	ldr	r3, [r8, #36]	; 0x24
   17d54:	cmp	r7, r3
   17d58:	bne	17d80 <ftello64@plt+0x6730>
   17d5c:	lsl	r7, r7, #1
   17d60:	ldr	r0, [r8, #12]
   17d64:	add	r7, r7, #1
   17d68:	lsl	r1, r7, #2
   17d6c:	bl	22168 <ftello64@plt+0x10b18>
   17d70:	cmp	r0, #0
   17d74:	beq	183d0 <ftello64@plt+0x6d80>
   17d78:	str	r0, [r8, #12]
   17d7c:	str	r7, [r9]
   17d80:	ldr	r9, [r8, #12]
   17d84:	mov	r0, r6
   17d88:	ldr	r7, [r8, #36]	; 0x24
   17d8c:	add	r3, r7, #1
   17d90:	str	r3, [r8, #36]	; 0x24
   17d94:	bl	11278 <wctype@plt>
   17d98:	ldr	r1, [pc, #1612]	; 183ec <ftello64@plt+0x6d9c>
   17d9c:	str	r0, [r9, r7, lsl #2]
   17da0:	mov	r0, r6
   17da4:	bl	112b4 <strcmp@plt>
   17da8:	subs	r7, r0, #0
   17dac:	bne	17e24 <ftello64@plt+0x67d4>
   17db0:	bl	11494 <__ctype_b_loc@plt>
   17db4:	cmp	r5, #0
   17db8:	mov	r6, r0
   17dbc:	beq	17df4 <ftello64@plt+0x67a4>
   17dc0:	ldr	r2, [r6]
   17dc4:	lsl	r3, r7, #1
   17dc8:	ldrh	r3, [r2, r3]
   17dcc:	tst	r3, #8
   17dd0:	beq	17de0 <ftello64@plt+0x6790>
   17dd4:	ldrb	r1, [r5, r7]
   17dd8:	mov	r0, r4
   17ddc:	bl	162c8 <ftello64@plt+0x4c78>
   17de0:	add	r7, r7, #1
   17de4:	cmp	r7, #256	; 0x100
   17de8:	bne	17dc0 <ftello64@plt+0x6770>
   17dec:	mov	r0, #0
   17df0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17df4:	ldr	r2, [r6]
   17df8:	lsl	r3, r7, #1
   17dfc:	ldrh	r3, [r2, r3]
   17e00:	tst	r3, #8
   17e04:	beq	17e14 <ftello64@plt+0x67c4>
   17e08:	mov	r1, r7
   17e0c:	mov	r0, r4
   17e10:	bl	162c8 <ftello64@plt+0x4c78>
   17e14:	add	r7, r7, #1
   17e18:	cmp	r7, #256	; 0x100
   17e1c:	bne	17df4 <ftello64@plt+0x67a4>
   17e20:	b	17dec <ftello64@plt+0x679c>
   17e24:	ldr	r1, [pc, #1476]	; 183f0 <ftello64@plt+0x6da0>
   17e28:	mov	r0, r6
   17e2c:	bl	112b4 <strcmp@plt>
   17e30:	subs	r7, r0, #0
   17e34:	bne	17ea8 <ftello64@plt+0x6858>
   17e38:	bl	11494 <__ctype_b_loc@plt>
   17e3c:	cmp	r5, #0
   17e40:	mov	r6, r0
   17e44:	beq	17e78 <ftello64@plt+0x6828>
   17e48:	ldr	r2, [r6]
   17e4c:	lsl	r3, r7, #1
   17e50:	ldrh	r3, [r2, r3]
   17e54:	tst	r3, #2
   17e58:	beq	17e68 <ftello64@plt+0x6818>
   17e5c:	ldrb	r1, [r5, r7]
   17e60:	mov	r0, r4
   17e64:	bl	162c8 <ftello64@plt+0x4c78>
   17e68:	add	r7, r7, #1
   17e6c:	cmp	r7, #256	; 0x100
   17e70:	bne	17e48 <ftello64@plt+0x67f8>
   17e74:	b	17dec <ftello64@plt+0x679c>
   17e78:	ldr	r2, [r6]
   17e7c:	lsl	r3, r7, #1
   17e80:	ldrh	r3, [r2, r3]
   17e84:	tst	r3, #2
   17e88:	beq	17e98 <ftello64@plt+0x6848>
   17e8c:	mov	r1, r7
   17e90:	mov	r0, r4
   17e94:	bl	162c8 <ftello64@plt+0x4c78>
   17e98:	add	r7, r7, #1
   17e9c:	cmp	r7, #256	; 0x100
   17ea0:	bne	17e78 <ftello64@plt+0x6828>
   17ea4:	b	17dec <ftello64@plt+0x679c>
   17ea8:	ldr	r1, [pc, #1336]	; 183e8 <ftello64@plt+0x6d98>
   17eac:	mov	r0, r6
   17eb0:	bl	112b4 <strcmp@plt>
   17eb4:	subs	r7, r0, #0
   17eb8:	bne	17f2c <ftello64@plt+0x68dc>
   17ebc:	bl	11494 <__ctype_b_loc@plt>
   17ec0:	cmp	r5, #0
   17ec4:	mov	r6, r0
   17ec8:	beq	17efc <ftello64@plt+0x68ac>
   17ecc:	ldr	r2, [r6]
   17ed0:	lsl	r3, r7, #1
   17ed4:	ldrh	r3, [r2, r3]
   17ed8:	tst	r3, #512	; 0x200
   17edc:	beq	17eec <ftello64@plt+0x689c>
   17ee0:	ldrb	r1, [r5, r7]
   17ee4:	mov	r0, r4
   17ee8:	bl	162c8 <ftello64@plt+0x4c78>
   17eec:	add	r7, r7, #1
   17ef0:	cmp	r7, #256	; 0x100
   17ef4:	bne	17ecc <ftello64@plt+0x687c>
   17ef8:	b	17dec <ftello64@plt+0x679c>
   17efc:	ldr	r2, [r6]
   17f00:	lsl	r3, r7, #1
   17f04:	ldrh	r3, [r2, r3]
   17f08:	tst	r3, #512	; 0x200
   17f0c:	beq	17f1c <ftello64@plt+0x68cc>
   17f10:	mov	r1, r7
   17f14:	mov	r0, r4
   17f18:	bl	162c8 <ftello64@plt+0x4c78>
   17f1c:	add	r7, r7, #1
   17f20:	cmp	r7, #256	; 0x100
   17f24:	bne	17efc <ftello64@plt+0x68ac>
   17f28:	b	17dec <ftello64@plt+0x679c>
   17f2c:	ldr	r1, [pc, #1216]	; 183f4 <ftello64@plt+0x6da4>
   17f30:	mov	r0, r6
   17f34:	bl	112b4 <strcmp@plt>
   17f38:	subs	r7, r0, #0
   17f3c:	bne	17fb0 <ftello64@plt+0x6960>
   17f40:	bl	11494 <__ctype_b_loc@plt>
   17f44:	cmp	r5, #0
   17f48:	mov	r6, r0
   17f4c:	beq	17f80 <ftello64@plt+0x6930>
   17f50:	ldr	r2, [r6]
   17f54:	lsl	r3, r7, #1
   17f58:	ldrh	r3, [r2, r3]
   17f5c:	tst	r3, #8192	; 0x2000
   17f60:	beq	17f70 <ftello64@plt+0x6920>
   17f64:	ldrb	r1, [r5, r7]
   17f68:	mov	r0, r4
   17f6c:	bl	162c8 <ftello64@plt+0x4c78>
   17f70:	add	r7, r7, #1
   17f74:	cmp	r7, #256	; 0x100
   17f78:	bne	17f50 <ftello64@plt+0x6900>
   17f7c:	b	17dec <ftello64@plt+0x679c>
   17f80:	ldr	r2, [r6]
   17f84:	lsl	r3, r7, #1
   17f88:	ldrh	r3, [r2, r3]
   17f8c:	tst	r3, #8192	; 0x2000
   17f90:	beq	17fa0 <ftello64@plt+0x6950>
   17f94:	mov	r1, r7
   17f98:	mov	r0, r4
   17f9c:	bl	162c8 <ftello64@plt+0x4c78>
   17fa0:	add	r7, r7, #1
   17fa4:	cmp	r7, #256	; 0x100
   17fa8:	bne	17f80 <ftello64@plt+0x6930>
   17fac:	b	17dec <ftello64@plt+0x679c>
   17fb0:	ldr	r1, [pc, #1068]	; 183e4 <ftello64@plt+0x6d94>
   17fb4:	mov	r0, r6
   17fb8:	bl	112b4 <strcmp@plt>
   17fbc:	subs	r7, r0, #0
   17fc0:	bne	18034 <ftello64@plt+0x69e4>
   17fc4:	bl	11494 <__ctype_b_loc@plt>
   17fc8:	cmp	r5, #0
   17fcc:	mov	r6, r0
   17fd0:	beq	18004 <ftello64@plt+0x69b4>
   17fd4:	ldr	r2, [r6]
   17fd8:	lsl	r3, r7, #1
   17fdc:	ldrh	r3, [r2, r3]
   17fe0:	tst	r3, #1024	; 0x400
   17fe4:	beq	17ff4 <ftello64@plt+0x69a4>
   17fe8:	ldrb	r1, [r5, r7]
   17fec:	mov	r0, r4
   17ff0:	bl	162c8 <ftello64@plt+0x4c78>
   17ff4:	add	r7, r7, #1
   17ff8:	cmp	r7, #256	; 0x100
   17ffc:	bne	17fd4 <ftello64@plt+0x6984>
   18000:	b	17dec <ftello64@plt+0x679c>
   18004:	ldr	r2, [r6]
   18008:	lsl	r3, r7, #1
   1800c:	ldrh	r3, [r2, r3]
   18010:	tst	r3, #1024	; 0x400
   18014:	beq	18024 <ftello64@plt+0x69d4>
   18018:	mov	r1, r7
   1801c:	mov	r0, r4
   18020:	bl	162c8 <ftello64@plt+0x4c78>
   18024:	add	r7, r7, #1
   18028:	cmp	r7, #256	; 0x100
   1802c:	bne	18004 <ftello64@plt+0x69b4>
   18030:	b	17dec <ftello64@plt+0x679c>
   18034:	ldr	r1, [pc, #956]	; 183f8 <ftello64@plt+0x6da8>
   18038:	mov	r0, r6
   1803c:	bl	112b4 <strcmp@plt>
   18040:	subs	r7, r0, #0
   18044:	bne	180b8 <ftello64@plt+0x6a68>
   18048:	bl	11494 <__ctype_b_loc@plt>
   1804c:	cmp	r5, #0
   18050:	mov	r6, r0
   18054:	beq	18088 <ftello64@plt+0x6a38>
   18058:	ldr	r2, [r6]
   1805c:	lsl	r3, r7, #1
   18060:	ldrh	r3, [r2, r3]
   18064:	tst	r3, #2048	; 0x800
   18068:	beq	18078 <ftello64@plt+0x6a28>
   1806c:	ldrb	r1, [r5, r7]
   18070:	mov	r0, r4
   18074:	bl	162c8 <ftello64@plt+0x4c78>
   18078:	add	r7, r7, #1
   1807c:	cmp	r7, #256	; 0x100
   18080:	bne	18058 <ftello64@plt+0x6a08>
   18084:	b	17dec <ftello64@plt+0x679c>
   18088:	ldr	r2, [r6]
   1808c:	lsl	r3, r7, #1
   18090:	ldrh	r3, [r2, r3]
   18094:	tst	r3, #2048	; 0x800
   18098:	beq	180a8 <ftello64@plt+0x6a58>
   1809c:	mov	r1, r7
   180a0:	mov	r0, r4
   180a4:	bl	162c8 <ftello64@plt+0x4c78>
   180a8:	add	r7, r7, #1
   180ac:	cmp	r7, #256	; 0x100
   180b0:	bne	18088 <ftello64@plt+0x6a38>
   180b4:	b	17dec <ftello64@plt+0x679c>
   180b8:	ldr	r1, [pc, #828]	; 183fc <ftello64@plt+0x6dac>
   180bc:	mov	r0, r6
   180c0:	bl	112b4 <strcmp@plt>
   180c4:	subs	r7, r0, #0
   180c8:	bne	1813c <ftello64@plt+0x6aec>
   180cc:	bl	11494 <__ctype_b_loc@plt>
   180d0:	cmp	r5, #0
   180d4:	mov	r6, r0
   180d8:	beq	1810c <ftello64@plt+0x6abc>
   180dc:	ldr	r2, [r6]
   180e0:	lsl	r3, r7, #1
   180e4:	ldrh	r3, [r2, r3]
   180e8:	tst	r3, #16384	; 0x4000
   180ec:	beq	180fc <ftello64@plt+0x6aac>
   180f0:	ldrb	r1, [r5, r7]
   180f4:	mov	r0, r4
   180f8:	bl	162c8 <ftello64@plt+0x4c78>
   180fc:	add	r7, r7, #1
   18100:	cmp	r7, #256	; 0x100
   18104:	bne	180dc <ftello64@plt+0x6a8c>
   18108:	b	17dec <ftello64@plt+0x679c>
   1810c:	ldr	r2, [r6]
   18110:	lsl	r3, r7, #1
   18114:	ldrh	r3, [r2, r3]
   18118:	tst	r3, #16384	; 0x4000
   1811c:	beq	1812c <ftello64@plt+0x6adc>
   18120:	mov	r1, r7
   18124:	mov	r0, r4
   18128:	bl	162c8 <ftello64@plt+0x4c78>
   1812c:	add	r7, r7, #1
   18130:	cmp	r7, #256	; 0x100
   18134:	bne	1810c <ftello64@plt+0x6abc>
   18138:	b	17dec <ftello64@plt+0x679c>
   1813c:	ldr	r1, [pc, #668]	; 183e0 <ftello64@plt+0x6d90>
   18140:	mov	r0, r6
   18144:	bl	112b4 <strcmp@plt>
   18148:	subs	r7, r0, #0
   1814c:	bne	181c0 <ftello64@plt+0x6b70>
   18150:	bl	11494 <__ctype_b_loc@plt>
   18154:	cmp	r5, #0
   18158:	mov	r6, r0
   1815c:	beq	18190 <ftello64@plt+0x6b40>
   18160:	ldr	r2, [r6]
   18164:	lsl	r3, r7, #1
   18168:	ldrh	r3, [r2, r3]
   1816c:	tst	r3, #256	; 0x100
   18170:	beq	18180 <ftello64@plt+0x6b30>
   18174:	ldrb	r1, [r5, r7]
   18178:	mov	r0, r4
   1817c:	bl	162c8 <ftello64@plt+0x4c78>
   18180:	add	r7, r7, #1
   18184:	cmp	r7, #256	; 0x100
   18188:	bne	18160 <ftello64@plt+0x6b10>
   1818c:	b	17dec <ftello64@plt+0x679c>
   18190:	ldr	r2, [r6]
   18194:	lsl	r3, r7, #1
   18198:	ldrh	r3, [r2, r3]
   1819c:	tst	r3, #256	; 0x100
   181a0:	beq	181b0 <ftello64@plt+0x6b60>
   181a4:	mov	r1, r7
   181a8:	mov	r0, r4
   181ac:	bl	162c8 <ftello64@plt+0x4c78>
   181b0:	add	r7, r7, #1
   181b4:	cmp	r7, #256	; 0x100
   181b8:	bne	18190 <ftello64@plt+0x6b40>
   181bc:	b	17dec <ftello64@plt+0x679c>
   181c0:	ldr	r1, [pc, #568]	; 18400 <ftello64@plt+0x6db0>
   181c4:	mov	r0, r6
   181c8:	bl	112b4 <strcmp@plt>
   181cc:	subs	r7, r0, #0
   181d0:	bne	18244 <ftello64@plt+0x6bf4>
   181d4:	bl	11494 <__ctype_b_loc@plt>
   181d8:	cmp	r5, #0
   181dc:	mov	r6, r0
   181e0:	beq	18214 <ftello64@plt+0x6bc4>
   181e4:	ldr	r2, [r6]
   181e8:	lsl	r3, r7, #1
   181ec:	ldrh	r3, [r2, r3]
   181f0:	tst	r3, #1
   181f4:	beq	18204 <ftello64@plt+0x6bb4>
   181f8:	ldrb	r1, [r5, r7]
   181fc:	mov	r0, r4
   18200:	bl	162c8 <ftello64@plt+0x4c78>
   18204:	add	r7, r7, #1
   18208:	cmp	r7, #256	; 0x100
   1820c:	bne	181e4 <ftello64@plt+0x6b94>
   18210:	b	17dec <ftello64@plt+0x679c>
   18214:	ldr	r2, [r6]
   18218:	lsl	r3, r7, #1
   1821c:	ldrh	r3, [r2, r3]
   18220:	tst	r3, #1
   18224:	beq	18234 <ftello64@plt+0x6be4>
   18228:	mov	r1, r7
   1822c:	mov	r0, r4
   18230:	bl	162c8 <ftello64@plt+0x4c78>
   18234:	add	r7, r7, #1
   18238:	cmp	r7, #256	; 0x100
   1823c:	bne	18214 <ftello64@plt+0x6bc4>
   18240:	b	17dec <ftello64@plt+0x679c>
   18244:	ldr	r1, [pc, #440]	; 18404 <ftello64@plt+0x6db4>
   18248:	mov	r0, r6
   1824c:	bl	112b4 <strcmp@plt>
   18250:	subs	r7, r0, #0
   18254:	bne	182c8 <ftello64@plt+0x6c78>
   18258:	bl	11494 <__ctype_b_loc@plt>
   1825c:	cmp	r5, #0
   18260:	mov	r6, r0
   18264:	beq	18298 <ftello64@plt+0x6c48>
   18268:	ldr	r2, [r6]
   1826c:	lsl	r3, r7, #1
   18270:	ldrsh	r3, [r2, r3]
   18274:	cmp	r3, #0
   18278:	bge	18288 <ftello64@plt+0x6c38>
   1827c:	ldrb	r1, [r5, r7]
   18280:	mov	r0, r4
   18284:	bl	162c8 <ftello64@plt+0x4c78>
   18288:	add	r7, r7, #1
   1828c:	cmp	r7, #256	; 0x100
   18290:	bne	18268 <ftello64@plt+0x6c18>
   18294:	b	17dec <ftello64@plt+0x679c>
   18298:	ldr	r2, [r6]
   1829c:	lsl	r3, r7, #1
   182a0:	ldrsh	r3, [r2, r3]
   182a4:	cmp	r3, #0
   182a8:	bge	182b8 <ftello64@plt+0x6c68>
   182ac:	mov	r1, r7
   182b0:	mov	r0, r4
   182b4:	bl	162c8 <ftello64@plt+0x4c78>
   182b8:	add	r7, r7, #1
   182bc:	cmp	r7, #256	; 0x100
   182c0:	bne	18298 <ftello64@plt+0x6c48>
   182c4:	b	17dec <ftello64@plt+0x679c>
   182c8:	ldr	r1, [pc, #312]	; 18408 <ftello64@plt+0x6db8>
   182cc:	mov	r0, r6
   182d0:	bl	112b4 <strcmp@plt>
   182d4:	subs	r7, r0, #0
   182d8:	bne	1834c <ftello64@plt+0x6cfc>
   182dc:	bl	11494 <__ctype_b_loc@plt>
   182e0:	cmp	r5, #0
   182e4:	mov	r6, r0
   182e8:	beq	1831c <ftello64@plt+0x6ccc>
   182ec:	ldr	r2, [r6]
   182f0:	lsl	r3, r7, #1
   182f4:	ldrh	r3, [r2, r3]
   182f8:	tst	r3, #4
   182fc:	beq	1830c <ftello64@plt+0x6cbc>
   18300:	ldrb	r1, [r5, r7]
   18304:	mov	r0, r4
   18308:	bl	162c8 <ftello64@plt+0x4c78>
   1830c:	add	r7, r7, #1
   18310:	cmp	r7, #256	; 0x100
   18314:	bne	182ec <ftello64@plt+0x6c9c>
   18318:	b	17dec <ftello64@plt+0x679c>
   1831c:	ldr	r2, [r6]
   18320:	lsl	r3, r7, #1
   18324:	ldrh	r3, [r2, r3]
   18328:	tst	r3, #4
   1832c:	beq	1833c <ftello64@plt+0x6cec>
   18330:	mov	r1, r7
   18334:	mov	r0, r4
   18338:	bl	162c8 <ftello64@plt+0x4c78>
   1833c:	add	r7, r7, #1
   18340:	cmp	r7, #256	; 0x100
   18344:	bne	1831c <ftello64@plt+0x6ccc>
   18348:	b	17dec <ftello64@plt+0x679c>
   1834c:	mov	r0, r6
   18350:	ldr	r1, [pc, #180]	; 1840c <ftello64@plt+0x6dbc>
   18354:	bl	112b4 <strcmp@plt>
   18358:	subs	r6, r0, #0
   1835c:	bne	183d8 <ftello64@plt+0x6d88>
   18360:	bl	11494 <__ctype_b_loc@plt>
   18364:	cmp	r5, #0
   18368:	mov	r7, r0
   1836c:	beq	183a0 <ftello64@plt+0x6d50>
   18370:	ldr	r2, [r7]
   18374:	lsl	r3, r6, #1
   18378:	ldrh	r3, [r2, r3]
   1837c:	tst	r3, #4096	; 0x1000
   18380:	beq	18390 <ftello64@plt+0x6d40>
   18384:	ldrb	r1, [r5, r6]
   18388:	mov	r0, r4
   1838c:	bl	162c8 <ftello64@plt+0x4c78>
   18390:	add	r6, r6, #1
   18394:	cmp	r6, #256	; 0x100
   18398:	bne	18370 <ftello64@plt+0x6d20>
   1839c:	b	17dec <ftello64@plt+0x679c>
   183a0:	ldr	r2, [r7]
   183a4:	lsl	r3, r6, #1
   183a8:	ldrh	r3, [r2, r3]
   183ac:	tst	r3, #4096	; 0x1000
   183b0:	beq	183c0 <ftello64@plt+0x6d70>
   183b4:	mov	r1, r6
   183b8:	mov	r0, r4
   183bc:	bl	162c8 <ftello64@plt+0x4c78>
   183c0:	add	r6, r6, #1
   183c4:	cmp	r6, #256	; 0x100
   183c8:	bne	183a0 <ftello64@plt+0x6d50>
   183cc:	b	17dec <ftello64@plt+0x679c>
   183d0:	mov	r0, #12
   183d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   183d8:	mov	r0, #4
   183dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   183e0:	andeq	r4, r2, sl, ror #20
   183e4:	andeq	r4, r2, r4, ror #20
   183e8:	andeq	r4, r2, r0, ror sl
   183ec:	andeq	r4, r2, r6, ror sl
   183f0:	andeq	r4, r2, ip, ror sl
   183f4:	andeq	r4, r2, r2, lsl #21
   183f8:	andeq	r4, r2, r1, lsr #21
   183fc:	andeq	r4, r2, r8, lsl #21
   18400:	andeq	r4, r2, lr, lsl #21
   18404:	muleq	r2, r4, sl
   18408:	muleq	r2, sl, sl
   1840c:	andeq	r4, r2, r0, lsr #21
   18410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18414:	mov	r9, #0
   18418:	sub	sp, sp, #36	; 0x24
   1841c:	mov	r6, r0
   18420:	mov	fp, r1
   18424:	mov	r0, #32
   18428:	mov	r1, #1
   1842c:	ldr	r7, [sp, #76]	; 0x4c
   18430:	mov	r8, r3
   18434:	str	r2, [sp, #12]
   18438:	ldrb	sl, [sp, #72]	; 0x48
   1843c:	str	r9, [sp, #20]
   18440:	bl	220e8 <ftello64@plt+0x10a98>
   18444:	subs	r4, r0, #0
   18448:	moveq	r3, #12
   1844c:	streq	r3, [r7]
   18450:	beq	18590 <ftello64@plt+0x6f40>
   18454:	mov	r1, #1
   18458:	mov	r0, #40	; 0x28
   1845c:	bl	220e8 <ftello64@plt+0x10a98>
   18460:	subs	r5, r0, #0
   18464:	bne	1847c <ftello64@plt+0x6e2c>
   18468:	mov	r0, r4
   1846c:	bl	142a8 <ftello64@plt+0x2c58>
   18470:	mov	r3, #12
   18474:	str	r3, [r7]
   18478:	b	184c8 <ftello64@plt+0x6e78>
   1847c:	ldrb	r3, [r5, #16]
   18480:	mov	r0, fp
   18484:	mov	r2, r5
   18488:	mov	r1, r4
   1848c:	bfi	r3, sl, #0, #1
   18490:	strb	r3, [r5, #16]
   18494:	ldr	r3, [sp, #12]
   18498:	str	r3, [sp]
   1849c:	add	r3, sp, #20
   184a0:	str	r9, [sp, #4]
   184a4:	bl	17cf8 <ftello64@plt+0x66a8>
   184a8:	subs	fp, r0, #0
   184ac:	subeq	r8, r8, #1
   184b0:	beq	184d8 <ftello64@plt+0x6e88>
   184b4:	mov	r0, r4
   184b8:	bl	142a8 <ftello64@plt+0x2c58>
   184bc:	mov	r0, r5
   184c0:	bl	175c0 <ftello64@plt+0x5f70>
   184c4:	str	fp, [r7]
   184c8:	mov	r4, #0
   184cc:	b	18590 <ftello64@plt+0x6f40>
   184d0:	mov	r0, r4
   184d4:	bl	162c8 <ftello64@plt+0x4c78>
   184d8:	ldrb	r1, [r8, #1]!
   184dc:	cmp	r1, #0
   184e0:	bne	184d0 <ftello64@plt+0x6e80>
   184e4:	cmp	sl, #0
   184e8:	beq	184f4 <ftello64@plt+0x6ea4>
   184ec:	mov	r0, r4
   184f0:	bl	16314 <ftello64@plt+0x4cc4>
   184f4:	ldr	r3, [r6, #92]	; 0x5c
   184f8:	cmp	r3, #1
   184fc:	ble	1850c <ftello64@plt+0x6ebc>
   18500:	mov	r0, r4
   18504:	ldr	r1, [r6, #60]	; 0x3c
   18508:	bl	1635c <ftello64@plt+0x4d0c>
   1850c:	mov	r8, #0
   18510:	mov	r3, #3
   18514:	str	r4, [sp, #24]
   18518:	mov	r2, r8
   1851c:	mov	r1, r8
   18520:	mov	r0, r6
   18524:	str	r8, [sp, #28]
   18528:	strb	r3, [sp, #28]
   1852c:	add	r3, sp, #24
   18530:	bl	16afc <ftello64@plt+0x54ac>
   18534:	subs	r9, r0, #0
   18538:	beq	185ac <ftello64@plt+0x6f5c>
   1853c:	ldr	r3, [r6, #92]	; 0x5c
   18540:	cmp	r3, #1
   18544:	ble	1859c <ftello64@plt+0x6f4c>
   18548:	mov	r3, #6
   1854c:	mov	r2, r8
   18550:	str	r5, [sp, #24]
   18554:	mov	r1, r8
   18558:	mov	r0, r6
   1855c:	strb	r3, [sp, #28]
   18560:	ldrb	r3, [r6, #88]	; 0x58
   18564:	orr	r3, r3, #2
   18568:	strb	r3, [r6, #88]	; 0x58
   1856c:	add	r3, sp, #24
   18570:	bl	16afc <ftello64@plt+0x54ac>
   18574:	subs	r2, r0, #0
   18578:	beq	185ac <ftello64@plt+0x6f5c>
   1857c:	mov	r3, #10
   18580:	mov	r1, r9
   18584:	mov	r0, r6
   18588:	bl	16c50 <ftello64@plt+0x5600>
   1858c:	mov	r4, r0
   18590:	mov	r0, r4
   18594:	add	sp, sp, #36	; 0x24
   18598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1859c:	mov	r0, r5
   185a0:	mov	r4, r9
   185a4:	bl	175c0 <ftello64@plt+0x5f70>
   185a8:	b	18590 <ftello64@plt+0x6f40>
   185ac:	mov	r0, r4
   185b0:	bl	142a8 <ftello64@plt+0x2c58>
   185b4:	mov	r0, r5
   185b8:	bl	175c0 <ftello64@plt+0x5f70>
   185bc:	b	18470 <ftello64@plt+0x6e20>
   185c0:	ldr	r2, [r0, #80]	; 0x50
   185c4:	cmp	r2, #1
   185c8:	beq	185e0 <ftello64@plt+0x6f90>
   185cc:	ldr	ip, [r0, #28]
   185d0:	add	r3, r1, #1
   185d4:	sub	r2, r3, r1
   185d8:	cmp	ip, r3
   185dc:	bgt	185e8 <ftello64@plt+0x6f98>
   185e0:	mov	r0, r2
   185e4:	bx	lr
   185e8:	push	{lr}		; (str lr, [sp, #-4]!)
   185ec:	ldr	lr, [r0, #8]
   185f0:	ldr	lr, [lr, r3, lsl #2]
   185f4:	add	r3, r3, #1
   185f8:	cmn	lr, #1
   185fc:	bne	1860c <ftello64@plt+0x6fbc>
   18600:	cmp	ip, r3
   18604:	sub	r2, r3, r1
   18608:	bgt	185ec <ftello64@plt+0x6f9c>
   1860c:	mov	r0, r2
   18610:	pop	{pc}		; (ldr pc, [sp], #4)
   18614:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18618:	ldr	r9, [r0]
   1861c:	add	ip, r9, r1, lsl #3
   18620:	ldrb	r5, [ip, #4]
   18624:	cmp	r5, #7
   18628:	bne	18714 <ftello64@plt+0x70c4>
   1862c:	ldr	r0, [r2, #4]
   18630:	ldrb	ip, [r0, r3]
   18634:	add	r1, r0, r3
   18638:	cmp	ip, #193	; 0xc1
   1863c:	bls	1866c <ftello64@plt+0x701c>
   18640:	ldr	r0, [r2, #48]	; 0x30
   18644:	add	r2, r3, #1
   18648:	cmp	r2, r0
   1864c:	bge	1866c <ftello64@plt+0x701c>
   18650:	cmp	ip, #223	; 0xdf
   18654:	ldrb	r2, [r1, #1]
   18658:	bhi	18678 <ftello64@plt+0x7028>
   1865c:	eor	r2, r2, #128	; 0x80
   18660:	cmp	r2, #63	; 0x3f
   18664:	movls	r4, #2
   18668:	bls	18670 <ftello64@plt+0x7020>
   1866c:	mov	r4, #0
   18670:	mov	r0, r4
   18674:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18678:	cmp	ip, #239	; 0xef
   1867c:	bhi	186c0 <ftello64@plt+0x7070>
   18680:	cmp	r2, #159	; 0x9f
   18684:	cmpls	ip, #224	; 0xe0
   18688:	movne	r4, #3
   1868c:	beq	1866c <ftello64@plt+0x701c>
   18690:	add	r3, r4, r3
   18694:	cmp	r0, r3
   18698:	blt	1866c <ftello64@plt+0x701c>
   1869c:	mov	r3, #1
   186a0:	ldrb	r2, [r1, #1]!
   186a4:	eor	r2, r2, #128	; 0x80
   186a8:	cmp	r2, #63	; 0x3f
   186ac:	bhi	1866c <ftello64@plt+0x701c>
   186b0:	add	r3, r3, #1
   186b4:	cmp	r4, r3
   186b8:	bne	186a0 <ftello64@plt+0x7050>
   186bc:	b	18670 <ftello64@plt+0x7020>
   186c0:	cmp	ip, #247	; 0xf7
   186c4:	bhi	186dc <ftello64@plt+0x708c>
   186c8:	cmp	r2, #143	; 0x8f
   186cc:	cmpls	ip, #240	; 0xf0
   186d0:	movne	r4, #4
   186d4:	bne	18690 <ftello64@plt+0x7040>
   186d8:	b	1866c <ftello64@plt+0x701c>
   186dc:	cmp	ip, #251	; 0xfb
   186e0:	bhi	186f8 <ftello64@plt+0x70a8>
   186e4:	cmp	r2, #135	; 0x87
   186e8:	cmpls	ip, #248	; 0xf8
   186ec:	movne	r4, #5
   186f0:	bne	18690 <ftello64@plt+0x7040>
   186f4:	b	1866c <ftello64@plt+0x701c>
   186f8:	cmp	ip, #253	; 0xfd
   186fc:	bhi	1866c <ftello64@plt+0x701c>
   18700:	cmp	r2, #131	; 0x83
   18704:	cmpls	ip, #252	; 0xfc
   18708:	beq	1866c <ftello64@plt+0x701c>
   1870c:	mov	r4, #6
   18710:	b	18690 <ftello64@plt+0x7040>
   18714:	mov	r7, r1
   18718:	mov	sl, r0
   1871c:	mov	r1, r3
   18720:	mov	r0, r2
   18724:	mov	r6, r3
   18728:	mov	r8, r2
   1872c:	bl	185c0 <ftello64@plt+0x6f70>
   18730:	cmp	r5, #5
   18734:	mov	r4, r0
   18738:	bne	1877c <ftello64@plt+0x712c>
   1873c:	cmp	r0, #1
   18740:	ble	1866c <ftello64@plt+0x701c>
   18744:	ldr	r3, [sl, #128]	; 0x80
   18748:	tst	r3, #64	; 0x40
   1874c:	bne	18760 <ftello64@plt+0x7110>
   18750:	ldr	r2, [r8, #4]
   18754:	ldrb	r2, [r2, r6]
   18758:	cmp	r2, #10
   1875c:	beq	1866c <ftello64@plt+0x701c>
   18760:	tst	r3, #128	; 0x80
   18764:	beq	18670 <ftello64@plt+0x7020>
   18768:	ldr	r3, [r8, #4]
   1876c:	ldrb	r3, [r3, r6]
   18770:	cmp	r3, #0
   18774:	beq	1866c <ftello64@plt+0x701c>
   18778:	b	18670 <ftello64@plt+0x7020>
   1877c:	sub	r3, r5, #6
   18780:	cmp	r0, #1
   18784:	clz	r3, r3
   18788:	lsr	r3, r3, #5
   1878c:	movle	r3, #0
   18790:	cmp	r3, #0
   18794:	beq	1866c <ftello64@plt+0x701c>
   18798:	ldr	r7, [r9, r7, lsl #3]
   1879c:	ldr	r2, [r7, #20]
   187a0:	ldr	r3, [r7, #32]
   187a4:	cmp	r3, #0
   187a8:	bne	187b8 <ftello64@plt+0x7168>
   187ac:	ldr	r5, [r7, #36]	; 0x24
   187b0:	orrs	r5, r2, r5
   187b4:	beq	187e4 <ftello64@plt+0x7194>
   187b8:	mov	r1, r6
   187bc:	mov	r0, r8
   187c0:	bl	16384 <ftello64@plt+0x4d34>
   187c4:	mov	r5, r0
   187c8:	mov	r3, #0
   187cc:	cmp	r3, r2
   187d0:	blt	18814 <ftello64@plt+0x71c4>
   187d4:	mov	r6, #0
   187d8:	ldr	r3, [r7, #36]	; 0x24
   187dc:	cmp	r3, r6
   187e0:	bgt	1882c <ftello64@plt+0x71dc>
   187e4:	ldr	r2, [r7, #32]
   187e8:	mov	r3, #0
   187ec:	cmp	r2, r3
   187f0:	bgt	1884c <ftello64@plt+0x71fc>
   187f4:	mov	r3, #0
   187f8:	ldrb	r2, [r7, #16]
   187fc:	tst	r2, #1
   18800:	moveq	r4, r3
   18804:	beq	18670 <ftello64@plt+0x7020>
   18808:	cmp	r3, #0
   1880c:	bne	1866c <ftello64@plt+0x701c>
   18810:	b	18670 <ftello64@plt+0x7020>
   18814:	ldr	r1, [r7]
   18818:	ldr	r1, [r1, r3, lsl #2]
   1881c:	cmp	r1, r5
   18820:	beq	18874 <ftello64@plt+0x7224>
   18824:	add	r3, r3, #1
   18828:	b	187cc <ftello64@plt+0x717c>
   1882c:	ldr	r3, [r7, #12]
   18830:	mov	r0, r5
   18834:	ldr	r1, [r3, r6, lsl #2]
   18838:	bl	1129c <iswctype@plt>
   1883c:	cmp	r0, #0
   18840:	bne	18874 <ftello64@plt+0x7224>
   18844:	add	r6, r6, #1
   18848:	b	187d8 <ftello64@plt+0x7188>
   1884c:	ldr	r1, [r7, #4]
   18850:	ldr	r1, [r1, r3, lsl #2]
   18854:	cmp	r1, r5
   18858:	bhi	1886c <ftello64@plt+0x721c>
   1885c:	ldr	r1, [r7, #8]
   18860:	ldr	r1, [r1, r3, lsl #2]
   18864:	cmp	r1, r5
   18868:	bcs	18874 <ftello64@plt+0x7224>
   1886c:	add	r3, r3, #1
   18870:	b	187ec <ftello64@plt+0x719c>
   18874:	mov	r3, r4
   18878:	b	187f8 <ftello64@plt+0x71a8>
   1887c:	cmp	r1, #0
   18880:	bxlt	lr
   18884:	ldr	r3, [r0, #4]
   18888:	cmp	r3, r1
   1888c:	subgt	r3, r3, #1
   18890:	strgt	r3, [r0, #4]
   18894:	bxle	lr
   18898:	ldr	r3, [r0, #4]
   1889c:	cmp	r1, r3
   188a0:	bxge	lr
   188a4:	add	r1, r1, #1
   188a8:	ldr	r3, [r0, #8]
   188ac:	ldr	r2, [r3, r1, lsl #2]
   188b0:	add	r3, r3, r1, lsl #2
   188b4:	str	r2, [r3, #-4]
   188b8:	b	18898 <ftello64@plt+0x7248>
   188bc:	ldrb	r3, [r1, #24]
   188c0:	cmp	r3, #4
   188c4:	bne	188f8 <ftello64@plt+0x72a8>
   188c8:	ldr	r3, [r0, #132]	; 0x84
   188cc:	cmp	r3, #0
   188d0:	beq	188f0 <ftello64@plt+0x72a0>
   188d4:	ldr	r2, [r1, #20]
   188d8:	ldr	r2, [r3, r2, lsl #2]
   188dc:	ldr	r3, [r0, #80]	; 0x50
   188e0:	str	r2, [r1, #20]
   188e4:	mov	r1, #1
   188e8:	orr	r3, r3, r1, lsl r2
   188ec:	str	r3, [r0, #80]	; 0x50
   188f0:	mov	r0, #0
   188f4:	bx	lr
   188f8:	cmp	r3, #17
   188fc:	bne	188f0 <ftello64@plt+0x72a0>
   18900:	ldr	r3, [r1, #4]
   18904:	cmp	r3, #0
   18908:	beq	188f0 <ftello64@plt+0x72a0>
   1890c:	ldrb	r2, [r3, #24]
   18910:	cmp	r2, #17
   18914:	bne	188f0 <ftello64@plt+0x72a0>
   18918:	ldr	r2, [r3, #20]
   1891c:	ldr	r3, [r3, #4]
   18920:	cmp	r3, #0
   18924:	str	r3, [r1, #4]
   18928:	strne	r1, [r3]
   1892c:	cmp	r2, #31
   18930:	ldr	r1, [r1, #20]
   18934:	ldr	r3, [r0, #132]	; 0x84
   18938:	ldr	r1, [r3, r1, lsl #2]
   1893c:	str	r1, [r3, r2, lsl #2]
   18940:	bgt	188f0 <ftello64@plt+0x72a0>
   18944:	ldr	r3, [r0, #80]	; 0x50
   18948:	mov	r1, #1
   1894c:	bic	r3, r3, r1, lsl r2
   18950:	b	188ec <ftello64@plt+0x729c>
   18954:	ldrb	r3, [r1, #24]
   18958:	ldr	r2, [r1, #4]
   1895c:	cmp	r3, #11
   18960:	streq	r1, [r2, #16]
   18964:	beq	18988 <ftello64@plt+0x7338>
   18968:	cmp	r3, #16
   1896c:	ldr	r3, [r1, #8]
   18970:	beq	18990 <ftello64@plt+0x7340>
   18974:	cmp	r2, #0
   18978:	ldrne	r0, [r1, #16]
   1897c:	strne	r0, [r2, #16]
   18980:	cmp	r3, #0
   18984:	bne	18998 <ftello64@plt+0x7348>
   18988:	mov	r0, #0
   1898c:	bx	lr
   18990:	ldr	r0, [r3, #12]
   18994:	str	r0, [r2, #16]
   18998:	ldr	r2, [r1, #16]
   1899c:	str	r2, [r3, #16]
   189a0:	b	18988 <ftello64@plt+0x7338>
   189a4:	push	{r4, r5, r6, lr}
   189a8:	mov	r4, r0
   189ac:	mov	r5, r1
   189b0:	mov	r6, r2
   189b4:	mov	r1, r4
   189b8:	mov	r0, r6
   189bc:	blx	r5
   189c0:	cmp	r0, #0
   189c4:	popne	{r4, r5, r6, pc}
   189c8:	ldr	r3, [r4, #4]
   189cc:	cmp	r3, #0
   189d0:	moveq	r1, r0
   189d4:	beq	189f4 <ftello64@plt+0x73a4>
   189d8:	mov	r4, r3
   189dc:	b	189b4 <ftello64@plt+0x7364>
   189e0:	ldr	r3, [r4]
   189e4:	mov	r1, r4
   189e8:	cmp	r3, #0
   189ec:	popeq	{r4, r5, r6, pc}
   189f0:	mov	r4, r3
   189f4:	ldr	r3, [r4, #8]
   189f8:	cmp	r3, #0
   189fc:	cmpne	r3, r1
   18a00:	beq	189e0 <ftello64@plt+0x7390>
   18a04:	b	189d8 <ftello64@plt+0x7388>
   18a08:	ldr	r3, [r1, #4]
   18a0c:	cmp	r3, #0
   18a10:	beq	18b64 <ftello64@plt+0x7514>
   18a14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18a18:	ldr	r4, [r2, #4]
   18a1c:	cmp	r4, #0
   18a20:	beq	18b48 <ftello64@plt+0x74f8>
   18a24:	mov	r6, r2
   18a28:	ldr	r2, [r0, #4]
   18a2c:	add	r3, r3, r4
   18a30:	mov	r7, r1
   18a34:	mov	r5, r0
   18a38:	ldr	r4, [r0]
   18a3c:	add	r2, r3, r2
   18a40:	cmp	r2, r4
   18a44:	ble	18a6c <ftello64@plt+0x741c>
   18a48:	add	r4, r3, r4
   18a4c:	ldr	r0, [r0, #8]
   18a50:	lsl	r1, r4, #2
   18a54:	bl	22168 <ftello64@plt+0x10b18>
   18a58:	cmp	r0, #0
   18a5c:	moveq	r3, #12
   18a60:	beq	18b4c <ftello64@plt+0x74fc>
   18a64:	str	r4, [r5]
   18a68:	str	r0, [r5, #8]
   18a6c:	ldr	r2, [r5, #4]
   18a70:	ldmib	r7, {r3, r4}
   18a74:	ldmib	r6, {r0, r8}
   18a78:	add	ip, r2, r3
   18a7c:	sub	r3, r3, #1
   18a80:	sub	r2, r2, #1
   18a84:	add	ip, ip, r0
   18a88:	sub	r0, r0, #1
   18a8c:	ldr	lr, [r8, r0, lsl #2]
   18a90:	ldr	r1, [r4, r3, lsl #2]
   18a94:	cmp	r1, lr
   18a98:	ldreq	lr, [r5, #8]
   18a9c:	beq	18ab0 <ftello64@plt+0x7460>
   18aa0:	blt	18ad8 <ftello64@plt+0x7488>
   18aa4:	subs	r3, r3, #1
   18aa8:	b	18adc <ftello64@plt+0x748c>
   18aac:	sub	r2, r2, #1
   18ab0:	cmp	r2, #0
   18ab4:	blt	18ac8 <ftello64@plt+0x7478>
   18ab8:	ldr	r9, [lr, r2, lsl #2]
   18abc:	cmp	r1, r9
   18ac0:	blt	18aac <ftello64@plt+0x745c>
   18ac4:	beq	18ad0 <ftello64@plt+0x7480>
   18ac8:	sub	ip, ip, #1
   18acc:	str	r1, [lr, ip, lsl #2]
   18ad0:	subs	r3, r3, #1
   18ad4:	bmi	18ae0 <ftello64@plt+0x7490>
   18ad8:	subs	r0, r0, #1
   18adc:	bpl	18a8c <ftello64@plt+0x743c>
   18ae0:	ldr	r1, [r5, #4]
   18ae4:	ldr	r2, [r7, #4]
   18ae8:	ldr	r0, [r6, #4]
   18aec:	sub	r3, r1, #1
   18af0:	add	r2, r1, r2
   18af4:	add	r2, r2, r0
   18af8:	ldr	r0, [r5, #8]
   18afc:	sub	lr, r2, #1
   18b00:	sub	r2, r2, ip
   18b04:	add	r1, r1, r2
   18b08:	cmp	r3, #0
   18b0c:	cmpge	r2, #0
   18b10:	str	r1, [r5, #4]
   18b14:	ble	18b3c <ftello64@plt+0x74ec>
   18b18:	ldr	r5, [r0, lr, lsl #2]
   18b1c:	add	r1, r3, r2
   18b20:	ldr	r4, [r0, r3, lsl #2]
   18b24:	cmp	r5, r4
   18b28:	ble	18b54 <ftello64@plt+0x7504>
   18b2c:	subs	r2, r2, #1
   18b30:	sub	lr, lr, #1
   18b34:	str	r5, [r0, r1, lsl #2]
   18b38:	bne	18b18 <ftello64@plt+0x74c8>
   18b3c:	lsl	r2, r2, #2
   18b40:	add	r1, r0, ip, lsl #2
   18b44:	bl	11320 <memcpy@plt>
   18b48:	mov	r3, #0
   18b4c:	mov	r0, r3
   18b50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18b54:	subs	r3, r3, #1
   18b58:	str	r4, [r0, r1, lsl #2]
   18b5c:	bcs	18b18 <ftello64@plt+0x74c8>
   18b60:	b	18b3c <ftello64@plt+0x74ec>
   18b64:	mov	r0, r3
   18b68:	bx	lr
   18b6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18b70:	mov	r7, r1
   18b74:	mov	r9, r0
   18b78:	mov	r5, r1
   18b7c:	mov	r4, r2
   18b80:	str	r2, [r7], #16
   18b84:	mov	r0, r7
   18b88:	ldr	r1, [r1, #8]
   18b8c:	bl	16e40 <ftello64@plt+0x57f0>
   18b90:	subs	r8, r0, #0
   18b94:	moveq	r6, r8
   18b98:	beq	18bc8 <ftello64@plt+0x7578>
   18b9c:	mov	r8, #12
   18ba0:	mov	r0, r8
   18ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18ba8:	ldr	r3, [r5, #12]
   18bac:	ldr	r1, [r3, r6, lsl #2]
   18bb0:	ldr	r3, [r9]
   18bb4:	add	r3, r3, r1, lsl #3
   18bb8:	ldrb	r3, [r3, #4]
   18bbc:	tst	r3, #8
   18bc0:	beq	18c38 <ftello64@plt+0x75e8>
   18bc4:	add	r6, r6, #1
   18bc8:	ldr	r3, [r5, #8]
   18bcc:	cmp	r3, r6
   18bd0:	bgt	18ba8 <ftello64@plt+0x7558>
   18bd4:	ldr	r7, [r9, #32]
   18bd8:	ldr	r3, [r9, #68]	; 0x44
   18bdc:	and	r4, r4, r3
   18be0:	mov	r3, #12
   18be4:	mul	r4, r3, r4
   18be8:	add	r6, r7, r4
   18bec:	ldr	r1, [r7, r4]
   18bf0:	ldr	r3, [r6, #4]
   18bf4:	cmp	r3, r1
   18bf8:	bgt	18c20 <ftello64@plt+0x75d0>
   18bfc:	add	r1, r1, #1
   18c00:	ldr	r0, [r6, #8]
   18c04:	lsl	r9, r1, #1
   18c08:	lsl	r1, r1, #3
   18c0c:	bl	22168 <ftello64@plt+0x10b18>
   18c10:	cmp	r0, #0
   18c14:	beq	18b9c <ftello64@plt+0x754c>
   18c18:	str	r9, [r6, #4]
   18c1c:	str	r0, [r6, #8]
   18c20:	ldr	r3, [r7, r4]
   18c24:	ldr	r2, [r6, #8]
   18c28:	add	r1, r3, #1
   18c2c:	str	r1, [r7, r4]
   18c30:	str	r5, [r2, r3, lsl #2]
   18c34:	b	18ba0 <ftello64@plt+0x7550>
   18c38:	mov	r0, r7
   18c3c:	bl	16aa4 <ftello64@plt+0x5454>
   18c40:	cmp	r0, #0
   18c44:	bne	18bc4 <ftello64@plt+0x7574>
   18c48:	b	18b9c <ftello64@plt+0x754c>
   18c4c:	ldr	r3, [r1, #4]
   18c50:	cmp	r3, #0
   18c54:	str	r3, [r0, #4]
   18c58:	ble	18cac <ftello64@plt+0x765c>
   18c5c:	push	{r4, r5, r6, lr}
   18c60:	mov	r4, r0
   18c64:	lsl	r0, r3, #2
   18c68:	mov	r5, r1
   18c6c:	str	r3, [r4]
   18c70:	bl	2213c <ftello64@plt+0x10aec>
   18c74:	cmp	r0, #0
   18c78:	mov	r3, r0
   18c7c:	str	r0, [r4, #8]
   18c80:	bne	18c94 <ftello64@plt+0x7644>
   18c84:	mov	r0, #12
   18c88:	str	r3, [r4]
   18c8c:	str	r3, [r4, #4]
   18c90:	pop	{r4, r5, r6, pc}
   18c94:	ldr	r2, [r5, #4]
   18c98:	ldr	r1, [r5, #8]
   18c9c:	lsl	r2, r2, #2
   18ca0:	bl	11320 <memcpy@plt>
   18ca4:	mov	r0, #0
   18ca8:	pop	{r4, r5, r6, pc}
   18cac:	mov	r3, #0
   18cb0:	str	r3, [r0]
   18cb4:	str	r3, [r0, #4]
   18cb8:	str	r3, [r0, #8]
   18cbc:	mov	r0, r3
   18cc0:	bx	lr
   18cc4:	cmp	r1, #0
   18cc8:	beq	18d6c <ftello64@plt+0x771c>
   18ccc:	ldr	r3, [r1, #4]
   18cd0:	cmp	r2, #0
   18cd4:	cmpne	r3, #0
   18cd8:	ble	18d60 <ftello64@plt+0x7710>
   18cdc:	ldr	ip, [r2, #4]
   18ce0:	cmp	ip, #0
   18ce4:	ble	18d68 <ftello64@plt+0x7718>
   18ce8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18cec:	mov	r7, r0
   18cf0:	add	r0, r3, ip
   18cf4:	mov	r9, r1
   18cf8:	mov	r8, r2
   18cfc:	str	r0, [r7]
   18d00:	lsl	r0, r0, #2
   18d04:	bl	2213c <ftello64@plt+0x10aec>
   18d08:	cmp	r0, #0
   18d0c:	mov	lr, r0
   18d10:	str	r0, [r7, #8]
   18d14:	beq	18dcc <ftello64@plt+0x777c>
   18d18:	ldr	r5, [r8, #4]
   18d1c:	mov	ip, #0
   18d20:	mov	r3, ip
   18d24:	mov	r6, ip
   18d28:	ldr	r2, [r9, #4]
   18d2c:	cmp	r2, r6
   18d30:	mov	r4, ip
   18d34:	ble	18dd4 <ftello64@plt+0x7784>
   18d38:	ldr	sl, [r9, #8]
   18d3c:	cmp	r5, r3
   18d40:	add	r0, lr, ip, lsl #2
   18d44:	add	r1, sl, r6, lsl #2
   18d48:	bgt	18d9c <ftello64@plt+0x774c>
   18d4c:	sub	r6, r2, r6
   18d50:	lsl	r2, r6, #2
   18d54:	add	r4, r4, r6
   18d58:	bl	11320 <memcpy@plt>
   18d5c:	b	18df8 <ftello64@plt+0x77a8>
   18d60:	cmp	r3, #0
   18d64:	ble	18d6c <ftello64@plt+0x771c>
   18d68:	b	18c4c <ftello64@plt+0x75fc>
   18d6c:	cmp	r2, #0
   18d70:	beq	18d84 <ftello64@plt+0x7734>
   18d74:	ldr	r3, [r2, #4]
   18d78:	cmp	r3, #0
   18d7c:	movgt	r1, r2
   18d80:	bgt	18d68 <ftello64@plt+0x7718>
   18d84:	mov	r3, #0
   18d88:	str	r3, [r0]
   18d8c:	str	r3, [r0, #4]
   18d90:	str	r3, [r0, #8]
   18d94:	mov	r0, r3
   18d98:	bx	lr
   18d9c:	ldr	r0, [r8, #8]
   18da0:	ldr	r1, [sl, r6, lsl #2]
   18da4:	ldr	r0, [r0, r3, lsl #2]
   18da8:	cmp	r1, r0
   18dac:	addgt	r3, r3, #1
   18db0:	strgt	r0, [lr, ip, lsl #2]
   18db4:	bgt	18dc4 <ftello64@plt+0x7774>
   18db8:	addeq	r3, r3, #1
   18dbc:	add	r6, r6, #1
   18dc0:	str	r1, [lr, ip, lsl #2]
   18dc4:	add	ip, ip, #1
   18dc8:	b	18d2c <ftello64@plt+0x76dc>
   18dcc:	mov	r0, #12
   18dd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18dd4:	cmp	r5, r3
   18dd8:	ble	18df8 <ftello64@plt+0x77a8>
   18ddc:	ldr	r1, [r8, #8]
   18de0:	sub	r5, r5, r3
   18de4:	add	r0, lr, r4, lsl #2
   18de8:	lsl	r2, r5, #2
   18dec:	add	r4, r4, r5
   18df0:	add	r1, r1, r3, lsl #2
   18df4:	bl	11320 <memcpy@plt>
   18df8:	mov	r0, #0
   18dfc:	str	r4, [r7, #4]
   18e00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18e04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18e08:	mov	ip, #0
   18e0c:	sub	sp, sp, #20
   18e10:	ldr	r4, [r2, #4]
   18e14:	str	ip, [r0]
   18e18:	cmp	r4, ip
   18e1c:	addne	r9, r4, r3
   18e20:	bne	18e40 <ftello64@plt+0x77f0>
   18e24:	mov	r0, r4
   18e28:	add	sp, sp, #20
   18e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e30:	ldr	lr, [r2, #8]
   18e34:	ldr	lr, [lr, ip, lsl #2]
   18e38:	add	ip, ip, #1
   18e3c:	add	r9, r9, lr
   18e40:	cmp	r4, ip
   18e44:	bgt	18e30 <ftello64@plt+0x77e0>
   18e48:	mov	r5, r3
   18e4c:	ldr	r3, [r1, #68]	; 0x44
   18e50:	mov	r6, r2
   18e54:	mov	r8, r1
   18e58:	mov	r7, #0
   18e5c:	str	r0, [sp, #8]
   18e60:	and	r2, r9, r3
   18e64:	mov	r3, #12
   18e68:	mul	r3, r3, r2
   18e6c:	ldr	r2, [r1, #32]
   18e70:	ldr	fp, [r2, r3]
   18e74:	add	sl, r2, r3
   18e78:	cmp	fp, r7
   18e7c:	bgt	18ec8 <ftello64@plt+0x7878>
   18e80:	mov	r1, #1
   18e84:	mov	r0, #56	; 0x38
   18e88:	bl	220e8 <ftello64@plt+0x10a98>
   18e8c:	subs	r4, r0, #0
   18e90:	beq	18eb4 <ftello64@plt+0x7864>
   18e94:	add	sl, r4, #4
   18e98:	mov	r1, r6
   18e9c:	mov	r0, sl
   18ea0:	bl	18c4c <ftello64@plt+0x75fc>
   18ea4:	subs	r3, r0, #0
   18ea8:	beq	18f08 <ftello64@plt+0x78b8>
   18eac:	mov	r0, r4
   18eb0:	bl	142a8 <ftello64@plt+0x2c58>
   18eb4:	ldr	r2, [sp, #8]
   18eb8:	mov	r3, #12
   18ebc:	mov	r4, #0
   18ec0:	str	r3, [r2]
   18ec4:	b	18e24 <ftello64@plt+0x77d4>
   18ec8:	ldr	r3, [sl, #8]
   18ecc:	ldr	r4, [r3, r7, lsl #2]
   18ed0:	ldr	r3, [r4]
   18ed4:	cmp	r3, r9
   18ed8:	bne	18f00 <ftello64@plt+0x78b0>
   18edc:	ldrb	r3, [r4, #52]	; 0x34
   18ee0:	and	r3, r3, #15
   18ee4:	cmp	r3, r5
   18ee8:	bne	18f00 <ftello64@plt+0x78b0>
   18eec:	mov	r1, r6
   18ef0:	ldr	r0, [r4, #40]	; 0x28
   18ef4:	bl	163f0 <ftello64@plt+0x4da0>
   18ef8:	cmp	r0, #0
   18efc:	bne	18e24 <ftello64@plt+0x77d4>
   18f00:	add	r7, r7, #1
   18f04:	b	18e78 <ftello64@plt+0x7828>
   18f08:	ldrb	r2, [r4, #52]	; 0x34
   18f0c:	mov	fp, r3
   18f10:	str	sl, [r4, #40]	; 0x28
   18f14:	bfi	r2, r5, #0, #4
   18f18:	strb	r2, [r4, #52]	; 0x34
   18f1c:	and	r2, r5, #4
   18f20:	str	r2, [sp]
   18f24:	and	r2, r5, #2
   18f28:	and	r5, r5, #1
   18f2c:	str	r2, [sp, #4]
   18f30:	ldr	r1, [r6, #4]
   18f34:	cmp	fp, r1
   18f38:	blt	18f58 <ftello64@plt+0x7908>
   18f3c:	mov	r2, r9
   18f40:	mov	r1, r4
   18f44:	mov	r0, r8
   18f48:	bl	18b6c <ftello64@plt+0x751c>
   18f4c:	cmp	r0, #0
   18f50:	beq	18e24 <ftello64@plt+0x77d4>
   18f54:	b	18fe4 <ftello64@plt+0x7994>
   18f58:	ldr	r1, [r6, #8]
   18f5c:	ldr	r0, [r8]
   18f60:	ldr	r1, [r1, fp, lsl #2]
   18f64:	add	r0, r0, r1, lsl #3
   18f68:	ldr	r7, [r0, #4]
   18f6c:	ldrb	ip, [r0, #4]
   18f70:	ubfx	r7, r7, #8, #10
   18f74:	cmp	ip, #1
   18f78:	cmpeq	r7, #0
   18f7c:	beq	19070 <ftello64@plt+0x7a20>
   18f80:	ldrb	r1, [r4, #52]	; 0x34
   18f84:	cmp	ip, #2
   18f88:	ldrb	r0, [r0, #6]
   18f8c:	ubfx	lr, r1, #5, #1
   18f90:	ubfx	r0, r0, #4, #1
   18f94:	orr	r0, lr, r0
   18f98:	bfi	r1, r0, #5, #1
   18f9c:	strb	r1, [r4, #52]	; 0x34
   18fa0:	uxtbeq	r1, r1
   18fa4:	orreq	r1, r1, #16
   18fa8:	beq	18fbc <ftello64@plt+0x796c>
   18fac:	cmp	ip, #4
   18fb0:	bne	18fc0 <ftello64@plt+0x7970>
   18fb4:	ldrb	r1, [r4, #52]	; 0x34
   18fb8:	orr	r1, r1, #64	; 0x40
   18fbc:	strb	r1, [r4, #52]	; 0x34
   18fc0:	cmp	r7, #0
   18fc4:	beq	19070 <ftello64@plt+0x7a20>
   18fc8:	ldr	r1, [r4, #40]	; 0x28
   18fcc:	cmp	sl, r1
   18fd0:	bne	19010 <ftello64@plt+0x79c0>
   18fd4:	mov	r0, #12
   18fd8:	bl	2213c <ftello64@plt+0x10aec>
   18fdc:	subs	r3, r0, #0
   18fe0:	bne	18ff0 <ftello64@plt+0x79a0>
   18fe4:	mov	r0, r4
   18fe8:	bl	17850 <ftello64@plt+0x6200>
   18fec:	b	18eb4 <ftello64@plt+0x7864>
   18ff0:	mov	r1, r6
   18ff4:	str	r3, [r4, #40]	; 0x28
   18ff8:	bl	18c4c <ftello64@plt+0x75fc>
   18ffc:	subs	r3, r0, #0
   19000:	bne	18fe4 <ftello64@plt+0x7994>
   19004:	ldrb	r1, [r4, #52]	; 0x34
   19008:	orr	r1, r1, #128	; 0x80
   1900c:	strb	r1, [r4, #52]	; 0x34
   19010:	tst	r7, #1
   19014:	beq	19020 <ftello64@plt+0x79d0>
   19018:	cmp	r5, #0
   1901c:	beq	19058 <ftello64@plt+0x7a08>
   19020:	tst	r7, #2
   19024:	beq	19030 <ftello64@plt+0x79e0>
   19028:	cmp	r5, #0
   1902c:	bne	19058 <ftello64@plt+0x7a08>
   19030:	tst	r7, #16
   19034:	beq	19044 <ftello64@plt+0x79f4>
   19038:	ldr	r2, [sp, #4]
   1903c:	cmp	r2, #0
   19040:	beq	19058 <ftello64@plt+0x7a08>
   19044:	tst	r7, #64	; 0x40
   19048:	beq	19070 <ftello64@plt+0x7a20>
   1904c:	ldr	r2, [sp]
   19050:	cmp	r2, #0
   19054:	bne	19070 <ftello64@plt+0x7a20>
   19058:	sub	r1, fp, r3
   1905c:	mov	r0, sl
   19060:	str	r3, [sp, #12]
   19064:	bl	1887c <ftello64@plt+0x722c>
   19068:	ldr	r3, [sp, #12]
   1906c:	add	r3, r3, #1
   19070:	add	fp, fp, #1
   19074:	b	18f30 <ftello64@plt+0x78e0>
   19078:	ldrb	r3, [r1, #24]
   1907c:	cmp	r3, #16
   19080:	bne	190a0 <ftello64@plt+0x7a50>
   19084:	ldr	r3, [r1, #4]
   19088:	mov	r0, #0
   1908c:	ldr	r2, [r3, #12]
   19090:	ldr	r3, [r3, #28]
   19094:	str	r2, [r1, #12]
   19098:	str	r3, [r1, #28]
   1909c:	bx	lr
   190a0:	push	{r4, r5, r6, lr}
   190a4:	mov	r4, r1
   190a8:	add	r3, r1, #20
   190ac:	mov	r5, r0
   190b0:	ldm	r3, {r1, r2}
   190b4:	str	r4, [r4, #12]
   190b8:	bl	17638 <ftello64@plt+0x5fe8>
   190bc:	cmn	r0, #1
   190c0:	str	r0, [r4, #28]
   190c4:	beq	190f4 <ftello64@plt+0x7aa4>
   190c8:	ldrb	r3, [r4, #24]
   190cc:	cmp	r3, #12
   190d0:	bne	190ec <ftello64@plt+0x7a9c>
   190d4:	ldr	r3, [r5]
   190d8:	ldr	r2, [r4, #20]
   190dc:	add	r0, r3, r0, lsl #3
   190e0:	ldr	r3, [r0, #4]
   190e4:	bfi	r3, r2, #8, #10
   190e8:	str	r3, [r0, #4]
   190ec:	mov	r0, #0
   190f0:	pop	{r4, r5, r6, pc}
   190f4:	mov	r0, #12
   190f8:	pop	{r4, r5, r6, pc}
   190fc:	ldr	r3, [r0]
   19100:	push	{r4, r5, r6, r7, r8, lr}
   19104:	mov	r4, r0
   19108:	cmp	r3, #0
   1910c:	movne	r5, #0
   19110:	bne	191a0 <ftello64@plt+0x7b50>
   19114:	ldr	r0, [r4, #12]
   19118:	mov	r5, #0
   1911c:	mov	r6, #12
   19120:	bl	142a8 <ftello64@plt+0x2c58>
   19124:	ldr	r3, [r4, #8]
   19128:	cmp	r3, r5
   1912c:	bhi	191b0 <ftello64@plt+0x7b60>
   19130:	ldr	r0, [r4, #20]
   19134:	bl	142a8 <ftello64@plt+0x2c58>
   19138:	ldr	r0, [r4, #24]
   1913c:	bl	142a8 <ftello64@plt+0x2c58>
   19140:	ldr	r0, [r4, #28]
   19144:	bl	142a8 <ftello64@plt+0x2c58>
   19148:	ldr	r0, [r4]
   1914c:	bl	142a8 <ftello64@plt+0x2c58>
   19150:	ldr	r3, [r4, #32]
   19154:	cmp	r3, #0
   19158:	movne	r5, #0
   1915c:	movne	r8, #12
   19160:	bne	19220 <ftello64@plt+0x7bd0>
   19164:	ldr	r0, [r4, #32]
   19168:	bl	142a8 <ftello64@plt+0x2c58>
   1916c:	ldr	r3, [pc, #216]	; 1924c <ftello64@plt+0x7bfc>
   19170:	ldr	r0, [r4, #60]	; 0x3c
   19174:	cmp	r0, r3
   19178:	bne	19244 <ftello64@plt+0x7bf4>
   1917c:	ldr	r0, [r4, #132]	; 0x84
   19180:	bl	142a8 <ftello64@plt+0x2c58>
   19184:	mov	r0, r4
   19188:	pop	{r4, r5, r6, r7, r8, lr}
   1918c:	b	142a8 <ftello64@plt+0x2c58>
   19190:	ldr	r0, [r4]
   19194:	add	r0, r0, r5, lsl #3
   19198:	add	r5, r5, #1
   1919c:	bl	175f4 <ftello64@plt+0x5fa4>
   191a0:	ldr	r3, [r4, #8]
   191a4:	cmp	r3, r5
   191a8:	bhi	19190 <ftello64@plt+0x7b40>
   191ac:	b	19114 <ftello64@plt+0x7ac4>
   191b0:	ldr	r3, [r4, #24]
   191b4:	cmp	r3, #0
   191b8:	beq	191c8 <ftello64@plt+0x7b78>
   191bc:	mla	r3, r6, r5, r3
   191c0:	ldr	r0, [r3, #8]
   191c4:	bl	142a8 <ftello64@plt+0x2c58>
   191c8:	ldr	r3, [r4, #28]
   191cc:	cmp	r3, #0
   191d0:	beq	191e0 <ftello64@plt+0x7b90>
   191d4:	mla	r3, r6, r5, r3
   191d8:	ldr	r0, [r3, #8]
   191dc:	bl	142a8 <ftello64@plt+0x2c58>
   191e0:	ldr	r3, [r4, #20]
   191e4:	cmp	r3, #0
   191e8:	beq	191f8 <ftello64@plt+0x7ba8>
   191ec:	mla	r3, r6, r5, r3
   191f0:	ldr	r0, [r3, #8]
   191f4:	bl	142a8 <ftello64@plt+0x2c58>
   191f8:	add	r5, r5, #1
   191fc:	b	19124 <ftello64@plt+0x7ad4>
   19200:	mla	r6, r8, r5, r6
   19204:	mov	r7, #0
   19208:	ldr	r3, [r6]
   1920c:	ldr	r0, [r6, #8]
   19210:	cmp	r7, r3
   19214:	blt	19234 <ftello64@plt+0x7be4>
   19218:	add	r5, r5, #1
   1921c:	bl	142a8 <ftello64@plt+0x2c58>
   19220:	ldr	r6, [r4, #32]
   19224:	ldr	r3, [r4, #68]	; 0x44
   19228:	cmp	r5, r3
   1922c:	bls	19200 <ftello64@plt+0x7bb0>
   19230:	b	19164 <ftello64@plt+0x7b14>
   19234:	ldr	r0, [r0, r7, lsl #2]
   19238:	add	r7, r7, #1
   1923c:	bl	17850 <ftello64@plt+0x6200>
   19240:	b	19208 <ftello64@plt+0x7bb8>
   19244:	bl	142a8 <ftello64@plt+0x2c58>
   19248:	b	1917c <ftello64@plt+0x7b2c>
   1924c:	andeq	r4, r2, r0, lsl #17
   19250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19254:	mov	r9, #12
   19258:	sub	sp, sp, #28
   1925c:	mov	r4, #0
   19260:	mov	r8, r0
   19264:	mov	fp, r1
   19268:	mov	r7, r2
   1926c:	ldr	r5, [r0, #28]
   19270:	str	r3, [sp]
   19274:	str	r4, [sp, #12]
   19278:	str	r4, [sp, #16]
   1927c:	str	r4, [sp, #20]
   19280:	mla	r5, r9, r1, r5
   19284:	ldr	r3, [r5, #4]
   19288:	cmp	r3, r4
   1928c:	bgt	192b0 <ftello64@plt+0x7c60>
   19290:	mov	r4, #0
   19294:	ldr	r3, [r5, #4]
   19298:	cmp	r3, r4
   1929c:	bgt	1938c <ftello64@plt+0x7d3c>
   192a0:	ldr	r0, [sp, #20]
   192a4:	mov	r6, #0
   192a8:	bl	142a8 <ftello64@plt+0x2c58>
   192ac:	b	19378 <ftello64@plt+0x7d28>
   192b0:	ldr	r3, [r5, #8]
   192b4:	ldr	r6, [r3, r4, lsl #2]
   192b8:	cmp	fp, r6
   192bc:	beq	19384 <ftello64@plt+0x7d34>
   192c0:	ldr	r3, [r8]
   192c4:	add	r3, r3, r6, lsl #3
   192c8:	ldrb	r3, [r3, #4]
   192cc:	tst	r3, #8
   192d0:	beq	19384 <ftello64@plt+0x7d34>
   192d4:	ldr	r3, [r8, #20]
   192d8:	mul	r6, r9, r6
   192dc:	mov	r0, r5
   192e0:	add	r3, r3, r6
   192e4:	ldr	r1, [r3, #8]
   192e8:	ldr	r3, [r3, #4]
   192ec:	ldr	r2, [r1]
   192f0:	cmp	r3, #1
   192f4:	ldrgt	sl, [r1, #4]
   192f8:	mvnle	sl, #0
   192fc:	mov	r1, r2
   19300:	str	r2, [sp, #4]
   19304:	bl	16468 <ftello64@plt+0x4e18>
   19308:	cmp	r0, #0
   1930c:	bne	19328 <ftello64@plt+0x7cd8>
   19310:	ldr	r2, [sp, #4]
   19314:	mov	r0, r7
   19318:	mov	r1, r2
   1931c:	bl	16468 <ftello64@plt+0x4e18>
   19320:	cmp	r0, #0
   19324:	bne	19354 <ftello64@plt+0x7d04>
   19328:	cmp	sl, #0
   1932c:	ble	19384 <ftello64@plt+0x7d34>
   19330:	mov	r1, sl
   19334:	mov	r0, r5
   19338:	bl	16468 <ftello64@plt+0x4e18>
   1933c:	cmp	r0, #0
   19340:	bne	19384 <ftello64@plt+0x7d34>
   19344:	mov	r0, r7
   19348:	bl	16468 <ftello64@plt+0x4e18>
   1934c:	cmp	r0, #0
   19350:	beq	19384 <ftello64@plt+0x7d34>
   19354:	ldr	r2, [r8, #28]
   19358:	add	r0, sp, #12
   1935c:	ldr	r1, [sp]
   19360:	add	r2, r2, r6
   19364:	bl	18a08 <ftello64@plt+0x73b8>
   19368:	subs	r6, r0, #0
   1936c:	beq	19384 <ftello64@plt+0x7d34>
   19370:	ldr	r0, [sp, #20]
   19374:	bl	142a8 <ftello64@plt+0x2c58>
   19378:	mov	r0, r6
   1937c:	add	sp, sp, #28
   19380:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19384:	add	r4, r4, #1
   19388:	b	19284 <ftello64@plt+0x7c34>
   1938c:	ldr	r3, [r5, #8]
   19390:	add	r0, sp, #12
   19394:	ldr	r6, [r3, r4, lsl #2]
   19398:	mov	r1, r6
   1939c:	bl	16468 <ftello64@plt+0x4e18>
   193a0:	cmp	r0, #0
   193a4:	bne	193bc <ftello64@plt+0x7d6c>
   193a8:	mov	r0, r7
   193ac:	bl	16468 <ftello64@plt+0x4e18>
   193b0:	sub	r1, r0, #1
   193b4:	mov	r0, r7
   193b8:	bl	1887c <ftello64@plt+0x722c>
   193bc:	add	r4, r4, #1
   193c0:	b	19294 <ftello64@plt+0x7c44>
   193c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   193c8:	mov	r7, r0
   193cc:	sub	sp, sp, #300	; 0x12c
   193d0:	mov	fp, r1
   193d4:	mov	r4, r2
   193d8:	ldr	r5, [r0]
   193dc:	ldr	r3, [r5, #92]	; 0x5c
   193e0:	cmp	r3, #1
   193e4:	mov	r3, #0
   193e8:	ldreq	r6, [r0, #12]
   193ec:	movne	r6, #0
   193f0:	str	r3, [sp, #4]
   193f4:	str	r3, [sp, #8]
   193f8:	str	r3, [sp, #12]
   193fc:	ubfxeq	r6, r6, #22, #1
   19400:	ldr	r2, [sp, #4]
   19404:	ldr	r3, [fp, #8]
   19408:	cmp	r3, r2
   1940c:	ble	19708 <ftello64@plt+0x80b8>
   19410:	ldr	r2, [sp, #4]
   19414:	ldr	r3, [fp, #12]
   19418:	ldr	sl, [r3, r2, lsl #2]
   1941c:	ldr	r3, [r5]
   19420:	lsl	r9, sl, #3
   19424:	add	r2, r3, r9
   19428:	ldrb	r8, [r2, #4]
   1942c:	cmp	r8, #1
   19430:	bne	1951c <ftello64@plt+0x7ecc>
   19434:	ldrb	r0, [r3, sl, lsl #3]
   19438:	cmp	r6, #0
   1943c:	strb	r8, [r4, r0]
   19440:	beq	1944c <ftello64@plt+0x7dfc>
   19444:	bl	1132c <tolower@plt>
   19448:	strb	r8, [r4, r0]
   1944c:	ldr	r3, [r7, #12]
   19450:	tst	r3, #4194304	; 0x400000
   19454:	beq	19500 <ftello64@plt+0x7eb0>
   19458:	ldr	r3, [r5, #92]	; 0x5c
   1945c:	cmp	r3, #1
   19460:	ble	19500 <ftello64@plt+0x7eb0>
   19464:	ldr	r3, [r5]
   19468:	add	r8, sp, #41	; 0x29
   1946c:	ldr	r1, [pc, #668]	; 19710 <ftello64@plt+0x80c0>
   19470:	ldrb	r3, [r3, r9]
   19474:	strb	r3, [sp, #40]	; 0x28
   19478:	ldr	r3, [r5, #8]
   1947c:	add	sl, sl, #1
   19480:	cmp	r3, sl
   19484:	bls	194a8 <ftello64@plt+0x7e58>
   19488:	ldr	r2, [r5]
   1948c:	add	r3, r2, sl, lsl #3
   19490:	ldr	r3, [r3, #4]
   19494:	bic	r3, r3, #-16777216	; 0xff000000
   19498:	bic	r3, r3, #14614528	; 0xdf0000
   1949c:	bic	r3, r3, #65280	; 0xff00
   194a0:	cmp	r3, r1
   194a4:	beq	19510 <ftello64@plt+0x7ec0>
   194a8:	mov	r3, #0
   194ac:	add	r9, sp, #40	; 0x28
   194b0:	sub	r8, r8, r9
   194b4:	mov	r1, r9
   194b8:	mov	r2, r8
   194bc:	add	r0, sp, #28
   194c0:	str	r3, [sp, #32]
   194c4:	str	r3, [sp, #36]	; 0x24
   194c8:	add	r3, sp, #32
   194cc:	bl	226a8 <ftello64@plt+0x11058>
   194d0:	cmp	r8, r0
   194d4:	bne	19500 <ftello64@plt+0x7eb0>
   194d8:	ldr	r0, [sp, #28]
   194dc:	bl	11344 <towlower@plt>
   194e0:	mov	r1, r0
   194e4:	add	r2, sp, #32
   194e8:	mov	r0, r9
   194ec:	bl	11284 <wcrtomb@plt>
   194f0:	cmn	r0, #1
   194f4:	ldrbne	r3, [sp, #40]	; 0x28
   194f8:	movne	r2, #1
   194fc:	strbne	r2, [r4, r3]
   19500:	ldr	r3, [sp, #4]
   19504:	add	r3, r3, #1
   19508:	str	r3, [sp, #4]
   1950c:	b	19400 <ftello64@plt+0x7db0>
   19510:	ldrb	r3, [r2, sl, lsl #3]
   19514:	strb	r3, [r8], #1
   19518:	b	19478 <ftello64@plt+0x7e28>
   1951c:	cmp	r8, #3
   19520:	bne	19598 <ftello64@plt+0x7f48>
   19524:	mov	r8, #0
   19528:	mov	r2, #1
   1952c:	ldr	r1, [r5]
   19530:	lsl	r3, r8, #3
   19534:	mov	sl, #0
   19538:	ldr	r1, [r1, r9]
   1953c:	ldr	r1, [r1, r8]
   19540:	lsr	r0, r1, sl
   19544:	tst	r0, #1
   19548:	beq	19578 <ftello64@plt+0x7f28>
   1954c:	cmp	r6, #0
   19550:	strb	r2, [r4, r3]
   19554:	beq	19578 <ftello64@plt+0x7f28>
   19558:	mov	r0, r3
   1955c:	str	r3, [sp, #16]
   19560:	str	r1, [sp, #20]
   19564:	bl	1132c <tolower@plt>
   19568:	ldr	r3, [sp, #16]
   1956c:	mov	r2, #1
   19570:	ldr	r1, [sp, #20]
   19574:	strb	r2, [r4, r0]
   19578:	add	sl, sl, #1
   1957c:	add	r3, r3, #1
   19580:	cmp	sl, #32
   19584:	bne	19540 <ftello64@plt+0x7ef0>
   19588:	add	r8, r8, #4
   1958c:	cmp	r8, #32
   19590:	bne	1952c <ftello64@plt+0x7edc>
   19594:	b	19500 <ftello64@plt+0x7eb0>
   19598:	cmp	r8, #6
   1959c:	bne	196d4 <ftello64@plt+0x8084>
   195a0:	ldr	sl, [r3, r9]
   195a4:	ldr	r3, [r5, #92]	; 0x5c
   195a8:	cmp	r3, #1
   195ac:	ble	196cc <ftello64@plt+0x807c>
   195b0:	ldr	r3, [sl, #36]	; 0x24
   195b4:	cmp	r3, #0
   195b8:	bne	195d4 <ftello64@plt+0x7f84>
   195bc:	ldrb	r3, [sl, #16]
   195c0:	tst	r3, #1
   195c4:	bne	195d4 <ftello64@plt+0x7f84>
   195c8:	ldr	r8, [sl, #32]
   195cc:	cmp	r8, #0
   195d0:	beq	196bc <ftello64@plt+0x806c>
   195d4:	mov	r3, #0
   195d8:	strb	r3, [sp, #32]
   195dc:	ldr	r3, [sp, #8]
   195e0:	mov	r2, #1
   195e4:	add	r1, sp, #32
   195e8:	mov	r0, #0
   195ec:	str	r3, [sp, #40]	; 0x28
   195f0:	ldr	r3, [sp, #12]
   195f4:	str	r3, [sp, #44]	; 0x2c
   195f8:	add	r3, sp, #40	; 0x28
   195fc:	bl	226a8 <ftello64@plt+0x11058>
   19600:	ldrb	r3, [sp, #32]
   19604:	cmn	r0, #2
   19608:	moveq	r2, #1
   1960c:	strbeq	r2, [r4, r3]
   19610:	add	r3, r3, #1
   19614:	uxtb	r3, r3
   19618:	cmp	r3, #0
   1961c:	strb	r3, [sp, #32]
   19620:	bne	195dc <ftello64@plt+0x7f8c>
   19624:	b	19500 <ftello64@plt+0x7eb0>
   19628:	mov	r3, #0
   1962c:	add	r2, sp, #32
   19630:	lsl	r9, r8, #2
   19634:	add	r0, sp, #40	; 0x28
   19638:	str	r3, [sp, #32]
   1963c:	str	r3, [sp, #36]	; 0x24
   19640:	ldr	r3, [sl]
   19644:	ldr	r1, [r3, r8, lsl #2]
   19648:	bl	11284 <wcrtomb@plt>
   1964c:	cmn	r0, #1
   19650:	beq	19674 <ftello64@plt+0x8024>
   19654:	ldrb	r0, [sp, #40]	; 0x28
   19658:	mov	r3, #1
   1965c:	cmp	r6, #0
   19660:	strb	r3, [r4, r0]
   19664:	beq	19674 <ftello64@plt+0x8024>
   19668:	bl	1132c <tolower@plt>
   1966c:	mov	r3, #1
   19670:	strb	r3, [r4, r0]
   19674:	ldr	r3, [r7, #12]
   19678:	tst	r3, #4194304	; 0x400000
   1967c:	beq	196b8 <ftello64@plt+0x8068>
   19680:	ldr	r3, [r5, #92]	; 0x5c
   19684:	cmp	r3, #1
   19688:	ble	196b8 <ftello64@plt+0x8068>
   1968c:	ldr	r3, [sl]
   19690:	ldr	r0, [r3, r9]
   19694:	bl	11344 <towlower@plt>
   19698:	mov	r1, r0
   1969c:	add	r2, sp, #32
   196a0:	add	r0, sp, #40	; 0x28
   196a4:	bl	11284 <wcrtomb@plt>
   196a8:	cmn	r0, #1
   196ac:	ldrbne	r3, [sp, #40]	; 0x28
   196b0:	movne	r2, #1
   196b4:	strbne	r2, [r4, r3]
   196b8:	add	r8, r8, #1
   196bc:	ldr	r3, [sl, #20]
   196c0:	cmp	r3, r8
   196c4:	bgt	19628 <ftello64@plt+0x7fd8>
   196c8:	b	19500 <ftello64@plt+0x7eb0>
   196cc:	mov	r8, #0
   196d0:	b	196bc <ftello64@plt+0x806c>
   196d4:	and	r3, r8, #253	; 0xfd
   196d8:	cmp	r3, #5
   196dc:	beq	196e8 <ftello64@plt+0x8098>
   196e0:	cmp	r8, #2
   196e4:	bne	19500 <ftello64@plt+0x7eb0>
   196e8:	mov	r2, #256	; 0x100
   196ec:	mov	r1, #1
   196f0:	mov	r0, r4
   196f4:	bl	1150c <memset@plt>
   196f8:	cmp	r8, #2
   196fc:	ldrbeq	r3, [r7, #28]
   19700:	orreq	r3, r3, #1
   19704:	strbeq	r3, [r7, #28]
   19708:	add	sp, sp, #300	; 0x12c
   1970c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19710:	eoreq	r0, r0, r1
   19714:	push	{r4, r5, r6, r7, r8, lr}
   19718:	subs	r4, r0, #0
   1971c:	movne	r5, #0
   19720:	movne	r7, #24
   19724:	bne	19754 <ftello64@plt+0x8104>
   19728:	mov	r0, #0
   1972c:	pop	{r4, r5, r6, r7, r8, pc}
   19730:	mul	r6, r7, r5
   19734:	add	r5, r5, #1
   19738:	add	r0, r0, r6
   1973c:	ldr	r0, [r0, #20]
   19740:	bl	142a8 <ftello64@plt+0x2c58>
   19744:	ldr	r3, [r4, #8]
   19748:	add	r3, r3, r6
   1974c:	ldr	r0, [r3, #8]
   19750:	bl	142a8 <ftello64@plt+0x2c58>
   19754:	ldr	r3, [r4]
   19758:	ldr	r0, [r4, #8]
   1975c:	cmp	r5, r3
   19760:	blt	19730 <ftello64@plt+0x80e0>
   19764:	bl	142a8 <ftello64@plt+0x2c58>
   19768:	b	19728 <ftello64@plt+0x80d8>
   1976c:	ldr	r3, [r0]
   19770:	push	{r4, r5, r6, lr}
   19774:	cmp	r3, #0
   19778:	bne	1978c <ftello64@plt+0x813c>
   1977c:	bl	16e00 <ftello64@plt+0x57b0>
   19780:	clz	r0, r0
   19784:	lsr	r0, r0, #5
   19788:	pop	{r4, r5, r6, pc}
   1978c:	ldr	r2, [r0, #4]
   19790:	mov	r4, r0
   19794:	mov	r5, r1
   19798:	ldr	r0, [r0, #8]
   1979c:	cmp	r2, #0
   197a0:	streq	r1, [r0]
   197a4:	beq	19818 <ftello64@plt+0x81c8>
   197a8:	cmp	r3, r2
   197ac:	bne	197cc <ftello64@plt+0x817c>
   197b0:	lsl	r2, r3, #1
   197b4:	lsl	r1, r3, #3
   197b8:	str	r2, [r4]
   197bc:	bl	22168 <ftello64@plt+0x10b18>
   197c0:	cmp	r0, #0
   197c4:	popeq	{r4, r5, r6, pc}
   197c8:	str	r0, [r4, #8]
   197cc:	ldr	r2, [r4, #4]
   197d0:	ldr	r1, [r4, #8]
   197d4:	ldr	r3, [r1]
   197d8:	cmp	r5, r3
   197dc:	lsl	r3, r2, #2
   197e0:	add	r3, r1, r3
   197e4:	blt	19800 <ftello64@plt+0x81b0>
   197e8:	ldr	r0, [r3, #-4]
   197ec:	cmp	r5, r0
   197f0:	bge	19814 <ftello64@plt+0x81c4>
   197f4:	sub	r2, r2, #1
   197f8:	str	r0, [r3], #-4
   197fc:	b	197e8 <ftello64@plt+0x8198>
   19800:	mov	r0, r2
   19804:	cmp	r0, #0
   19808:	bgt	1982c <ftello64@plt+0x81dc>
   1980c:	cmp	r2, #0
   19810:	subge	r2, r2, r2
   19814:	str	r5, [r1, r2, lsl #2]
   19818:	ldr	r3, [r4, #4]
   1981c:	mov	r0, #1
   19820:	add	r3, r3, #1
   19824:	str	r3, [r4, #4]
   19828:	pop	{r4, r5, r6, pc}
   1982c:	ldr	ip, [r3, #-4]
   19830:	sub	r0, r0, #1
   19834:	str	ip, [r3], #-4
   19838:	b	19804 <ftello64@plt+0x81b4>
   1983c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19840:	sub	sp, sp, #20
   19844:	mov	r4, r0
   19848:	mov	r7, r1
   1984c:	mov	fp, r2
   19850:	mov	r9, #12
   19854:	mov	sl, #0
   19858:	ldr	r6, [sp, #56]	; 0x38
   1985c:	str	r3, [sp, #8]
   19860:	ldr	ip, [r4]
   19864:	ldr	r0, [r4, #20]
   19868:	add	r1, ip, r7, lsl #3
   1986c:	ldrb	lr, [r1, #4]
   19870:	cmp	lr, #4
   19874:	bne	198ec <ftello64@plt+0x829c>
   19878:	ldr	r1, [r4, #12]
   1987c:	mul	r8, r9, fp
   19880:	mov	r2, r6
   19884:	str	fp, [sp, #12]
   19888:	add	r0, r0, r8
   1988c:	ldr	r5, [r1, r7, lsl #2]
   19890:	str	sl, [r0, #4]
   19894:	mov	r0, r4
   19898:	mov	r1, r5
   1989c:	bl	177dc <ftello64@plt+0x618c>
   198a0:	cmn	r0, #1
   198a4:	mov	fp, r0
   198a8:	ldr	r3, [sp, #12]
   198ac:	bne	198c0 <ftello64@plt+0x8270>
   198b0:	mov	r3, #12
   198b4:	mov	r0, r3
   198b8:	add	sp, sp, #20
   198bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198c0:	ldr	r1, [r4, #12]
   198c4:	ldr	r0, [r1, r7, lsl #2]
   198c8:	str	r0, [r1, r3, lsl #2]
   198cc:	ldr	r0, [r4, #20]
   198d0:	mov	r1, fp
   198d4:	add	r0, r0, r8
   198d8:	bl	1976c <ftello64@plt+0x811c>
   198dc:	cmp	r0, #0
   198e0:	beq	198b0 <ftello64@plt+0x8260>
   198e4:	mov	r7, r5
   198e8:	b	19860 <ftello64@plt+0x8210>
   198ec:	mul	r3, r9, r7
   198f0:	add	lr, r0, r3
   198f4:	str	r3, [sp, #12]
   198f8:	ldr	r3, [lr, #4]
   198fc:	cmp	r3, #0
   19900:	bne	19914 <ftello64@plt+0x82c4>
   19904:	ldr	r1, [r4, #12]
   19908:	ldr	r0, [r1, r7, lsl #2]
   1990c:	str	r0, [r1, fp, lsl #2]
   19910:	b	198b4 <ftello64@plt+0x8264>
   19914:	mul	r8, r9, fp
   19918:	ldr	lr, [lr, #8]
   1991c:	cmp	r3, #1
   19920:	ldrne	r1, [r4, #8]
   19924:	add	r0, r0, r8
   19928:	ldr	r5, [lr]
   1992c:	str	sl, [r0, #4]
   19930:	bne	199b8 <ftello64@plt+0x8368>
   19934:	ldr	r3, [sp, #8]
   19938:	cmp	r7, fp
   1993c:	sub	r3, r7, r3
   19940:	clz	r3, r3
   19944:	lsr	r3, r3, #5
   19948:	moveq	r3, #0
   1994c:	cmp	r3, #0
   19950:	beq	1996c <ftello64@plt+0x831c>
   19954:	mov	r1, r5
   19958:	bl	1976c <ftello64@plt+0x811c>
   1995c:	cmp	r0, #0
   19960:	movne	r3, #0
   19964:	bne	198b4 <ftello64@plt+0x8264>
   19968:	b	198b0 <ftello64@plt+0x8260>
   1996c:	ldr	r3, [r1, #4]
   19970:	ubfx	r3, r3, #8, #10
   19974:	orr	r6, r6, r3
   19978:	mov	r2, r6
   1997c:	mov	r1, r5
   19980:	mov	r0, r4
   19984:	bl	177dc <ftello64@plt+0x618c>
   19988:	cmn	r0, #1
   1998c:	mov	fp, r0
   19990:	bne	198cc <ftello64@plt+0x827c>
   19994:	b	198b0 <ftello64@plt+0x8260>
   19998:	ldr	r2, [r4, #16]
   1999c:	ldr	r2, [r2, r1, lsl #2]
   199a0:	cmp	r2, r5
   199a4:	bne	199b8 <ftello64@plt+0x8368>
   199a8:	ldr	r3, [r3, #4]
   199ac:	ubfx	r3, r3, #8, #10
   199b0:	cmp	r6, r3
   199b4:	beq	19a44 <ftello64@plt+0x83f4>
   199b8:	sub	r1, r1, #1
   199bc:	add	r3, ip, r1, lsl #3
   199c0:	cmp	r1, #0
   199c4:	movle	r2, #0
   199c8:	movgt	r2, #1
   199cc:	ldrb	lr, [r3, #6]
   199d0:	ands	r2, r2, lr, lsr #2
   199d4:	bne	19998 <ftello64@plt+0x8348>
   199d8:	mov	r2, r6
   199dc:	mov	r1, r5
   199e0:	mov	r0, r4
   199e4:	bl	177dc <ftello64@plt+0x618c>
   199e8:	cmn	r0, #1
   199ec:	mov	r7, r0
   199f0:	beq	198b0 <ftello64@plt+0x8260>
   199f4:	ldr	r0, [r4, #20]
   199f8:	mov	r1, r7
   199fc:	add	r0, r0, r8
   19a00:	bl	1976c <ftello64@plt+0x811c>
   19a04:	cmp	r0, #0
   19a08:	beq	198b0 <ftello64@plt+0x8260>
   19a0c:	mov	r2, r7
   19a10:	mov	r1, r5
   19a14:	str	r6, [sp]
   19a18:	mov	r0, r4
   19a1c:	ldr	r3, [sp, #8]
   19a20:	bl	1983c <ftello64@plt+0x81ec>
   19a24:	subs	r3, r0, #0
   19a28:	bne	198b4 <ftello64@plt+0x8264>
   19a2c:	ldr	r2, [sp, #12]
   19a30:	ldr	r3, [r4, #20]
   19a34:	add	r3, r3, r2
   19a38:	ldr	r3, [r3, #8]
   19a3c:	ldr	r5, [r3, #4]
   19a40:	b	19978 <ftello64@plt+0x8328>
   19a44:	bl	1976c <ftello64@plt+0x811c>
   19a48:	cmp	r0, #0
   19a4c:	bne	19a2c <ftello64@plt+0x83dc>
   19a50:	b	198b0 <ftello64@plt+0x8260>
   19a54:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   19a58:	mov	r6, r0
   19a5c:	mov	r5, r1
   19a60:	mov	r4, r2
   19a64:	mov	r8, r3
   19a68:	mov	r9, #12
   19a6c:	ldr	r7, [sp, #40]	; 0x28
   19a70:	mov	r1, r4
   19a74:	mov	r0, r5
   19a78:	bl	16468 <ftello64@plt+0x4e18>
   19a7c:	cmp	r0, #0
   19a80:	beq	19a8c <ftello64@plt+0x843c>
   19a84:	mov	r0, #0
   19a88:	b	19acc <ftello64@plt+0x847c>
   19a8c:	ldr	r3, [r6]
   19a90:	add	r2, r3, r4, lsl #3
   19a94:	ldrb	r2, [r2, #4]
   19a98:	cmp	r2, r7
   19a9c:	bne	19ad4 <ftello64@plt+0x8484>
   19aa0:	ldr	r3, [r3, r4, lsl #3]
   19aa4:	cmp	r3, r8
   19aa8:	bne	19ad4 <ftello64@plt+0x8484>
   19aac:	cmp	r7, #9
   19ab0:	bne	19a84 <ftello64@plt+0x8434>
   19ab4:	mov	r1, r4
   19ab8:	mov	r0, r5
   19abc:	bl	1976c <ftello64@plt+0x811c>
   19ac0:	cmp	r0, #0
   19ac4:	bne	19a84 <ftello64@plt+0x8434>
   19ac8:	mov	r0, #12
   19acc:	add	sp, sp, #12
   19ad0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19ad4:	mov	r1, r4
   19ad8:	mov	r0, r5
   19adc:	bl	1976c <ftello64@plt+0x811c>
   19ae0:	cmp	r0, #0
   19ae4:	beq	19ac8 <ftello64@plt+0x8478>
   19ae8:	ldr	r3, [r6, #20]
   19aec:	mul	r4, r9, r4
   19af0:	add	r3, r3, r4
   19af4:	ldr	r2, [r3, #4]
   19af8:	cmp	r2, #0
   19afc:	beq	19a84 <ftello64@plt+0x8434>
   19b00:	cmp	r2, #2
   19b04:	beq	19b1c <ftello64@plt+0x84cc>
   19b08:	ldr	r2, [r6, #20]
   19b0c:	add	r4, r2, r4
   19b10:	ldr	r3, [r4, #8]
   19b14:	ldr	r4, [r3]
   19b18:	b	19a70 <ftello64@plt+0x8420>
   19b1c:	ldr	r2, [r3, #8]
   19b20:	mov	r1, r5
   19b24:	mov	r0, r6
   19b28:	mov	r3, r8
   19b2c:	str	r7, [sp]
   19b30:	ldr	r2, [r2, #4]
   19b34:	bl	19a54 <ftello64@plt+0x8404>
   19b38:	cmp	r0, #0
   19b3c:	beq	19b08 <ftello64@plt+0x84b8>
   19b40:	b	19acc <ftello64@plt+0x847c>
   19b44:	push	{r4, r5, r6, r7, r8, lr}
   19b48:	subs	r7, r1, #0
   19b4c:	bne	19b58 <ftello64@plt+0x8508>
   19b50:	mov	r5, #0
   19b54:	b	19bcc <ftello64@plt+0x857c>
   19b58:	ldr	r3, [r7, #4]
   19b5c:	cmp	r3, #0
   19b60:	beq	19b50 <ftello64@plt+0x8500>
   19b64:	ldm	r0, {r1, r2}
   19b68:	mov	r4, r0
   19b6c:	add	r2, r2, r3, lsl #1
   19b70:	cmp	r1, r2
   19b74:	bge	19ba0 <ftello64@plt+0x8550>
   19b78:	add	r1, r3, r1
   19b7c:	ldr	r0, [r0, #8]
   19b80:	lsl	r5, r1, #1
   19b84:	lsl	r1, r1, #3
   19b88:	bl	22168 <ftello64@plt+0x10b18>
   19b8c:	cmp	r0, #0
   19b90:	moveq	r5, #12
   19b94:	beq	19bcc <ftello64@plt+0x857c>
   19b98:	str	r5, [r4]
   19b9c:	str	r0, [r4, #8]
   19ba0:	ldr	r5, [r4, #4]
   19ba4:	ldr	r2, [r7, #4]
   19ba8:	cmp	r5, #0
   19bac:	addne	r6, r5, r2, lsl #1
   19bb0:	bne	19bec <ftello64@plt+0x859c>
   19bb4:	ldr	r1, [r7, #8]
   19bb8:	str	r2, [r4, #4]
   19bbc:	ldr	r2, [r7, #4]
   19bc0:	ldr	r0, [r4, #8]
   19bc4:	lsl	r2, r2, #2
   19bc8:	bl	11320 <memcpy@plt>
   19bcc:	mov	r0, r5
   19bd0:	pop	{r4, r5, r6, r7, r8, pc}
   19bd4:	ldr	r3, [r4, #8]
   19bd8:	ldr	r1, [r7, #8]
   19bdc:	ldr	r0, [r3, r5, lsl #2]
   19be0:	ldr	r1, [r1, r2, lsl #2]
   19be4:	cmp	r0, r1
   19be8:	bne	19bf8 <ftello64@plt+0x85a8>
   19bec:	sub	r2, r2, #1
   19bf0:	sub	r5, r5, #1
   19bf4:	b	19c08 <ftello64@plt+0x85b8>
   19bf8:	bge	19bf0 <ftello64@plt+0x85a0>
   19bfc:	sub	r6, r6, #1
   19c00:	sub	r2, r2, #1
   19c04:	str	r1, [r3, r6, lsl #2]
   19c08:	cmp	r2, #0
   19c0c:	cmpge	r5, #0
   19c10:	bge	19bd4 <ftello64@plt+0x8584>
   19c14:	cmp	r2, #0
   19c18:	blt	19c38 <ftello64@plt+0x85e8>
   19c1c:	ldr	r0, [r4, #8]
   19c20:	add	r2, r2, #1
   19c24:	sub	r6, r6, r2
   19c28:	lsl	r2, r2, #2
   19c2c:	ldr	r1, [r7, #8]
   19c30:	add	r0, r0, r6, lsl #2
   19c34:	bl	11320 <memcpy@plt>
   19c38:	ldr	r1, [r4, #4]
   19c3c:	ldr	r2, [r7, #4]
   19c40:	add	r2, r1, r2, lsl #1
   19c44:	sub	ip, r2, #1
   19c48:	subs	r2, r2, r6
   19c4c:	beq	19b50 <ftello64@plt+0x8500>
   19c50:	ldr	r0, [r4, #8]
   19c54:	sub	r3, r1, #1
   19c58:	add	r1, r1, r2
   19c5c:	str	r1, [r4, #4]
   19c60:	ldr	r4, [r0, ip, lsl #2]
   19c64:	add	r1, r3, r2
   19c68:	ldr	lr, [r0, r3, lsl #2]
   19c6c:	cmp	r4, lr
   19c70:	ble	19c88 <ftello64@plt+0x8638>
   19c74:	subs	r2, r2, #1
   19c78:	sub	ip, ip, #1
   19c7c:	str	r4, [r0, r1, lsl #2]
   19c80:	bne	19c60 <ftello64@plt+0x8610>
   19c84:	b	19b50 <ftello64@plt+0x8500>
   19c88:	subs	r3, r3, #1
   19c8c:	str	lr, [r0, r1, lsl #2]
   19c90:	bpl	19c60 <ftello64@plt+0x8610>
   19c94:	lsl	r2, r2, #2
   19c98:	add	r1, r0, r6, lsl #2
   19c9c:	bl	11320 <memcpy@plt>
   19ca0:	b	19b50 <ftello64@plt+0x8500>
   19ca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19ca8:	sub	sp, sp, #44	; 0x2c
   19cac:	mov	r6, #12
   19cb0:	mov	r4, r1
   19cb4:	add	r5, sp, #16
   19cb8:	mul	r6, r6, r2
   19cbc:	mov	r7, r2
   19cc0:	str	r0, [sp, #8]
   19cc4:	mov	r0, r5
   19cc8:	str	r3, [sp, #12]
   19ccc:	ldr	r3, [r1, #20]
   19cd0:	add	r3, r3, r6
   19cd4:	ldr	r1, [r3, #4]
   19cd8:	add	r1, r1, #1
   19cdc:	bl	16e40 <ftello64@plt+0x57f0>
   19ce0:	subs	r9, r0, #0
   19ce4:	bne	19e14 <ftello64@plt+0x87c4>
   19ce8:	ldr	r3, [sp, #20]
   19cec:	lsl	r8, r7, #3
   19cf0:	ldr	r1, [pc, #404]	; 19e8c <ftello64@plt+0x883c>
   19cf4:	add	r2, r3, #1
   19cf8:	str	r2, [sp, #20]
   19cfc:	ldr	r2, [sp, #24]
   19d00:	str	r7, [r2, r3, lsl #2]
   19d04:	mvn	r2, #0
   19d08:	ldr	r3, [r4, #24]
   19d0c:	add	r3, r3, r6
   19d10:	str	r2, [r3, #4]
   19d14:	ldr	r2, [r4]
   19d18:	add	r3, r2, r8
   19d1c:	ldr	r3, [r3, #4]
   19d20:	and	r1, r1, r3
   19d24:	cmp	r1, #0
   19d28:	bne	19d54 <ftello64@plt+0x8704>
   19d2c:	ldr	r3, [r4]
   19d30:	add	r8, r3, r8
   19d34:	ldrb	r3, [r8, #4]
   19d38:	tst	r3, #8
   19d3c:	bne	19e7c <ftello64@plt+0x882c>
   19d40:	ldr	r3, [r4, #24]
   19d44:	ldm	r5, {r0, r1, r2}
   19d48:	add	r6, r3, r6
   19d4c:	stm	r6, {r0, r1, r2}
   19d50:	b	19e08 <ftello64@plt+0x87b8>
   19d54:	ldr	r1, [r4, #20]
   19d58:	add	r1, r1, r6
   19d5c:	ldr	r0, [r1, #4]
   19d60:	cmp	r0, #0
   19d64:	beq	19d2c <ftello64@plt+0x86dc>
   19d68:	ldr	r1, [r1, #8]
   19d6c:	ldr	r1, [r1]
   19d70:	add	r2, r2, r1, lsl #3
   19d74:	ldrb	r2, [r2, #6]
   19d78:	tst	r2, #4
   19d7c:	bne	19d2c <ftello64@plt+0x86dc>
   19d80:	ubfx	r3, r3, #8, #10
   19d84:	mov	r0, r4
   19d88:	mov	r2, r7
   19d8c:	mov	r1, r7
   19d90:	str	r3, [sp]
   19d94:	mov	r3, r7
   19d98:	bl	1983c <ftello64@plt+0x81ec>
   19d9c:	cmp	r0, #0
   19da0:	beq	19d2c <ftello64@plt+0x86dc>
   19da4:	mov	r9, r0
   19da8:	b	19e14 <ftello64@plt+0x87c4>
   19dac:	ldr	r3, [r3, #8]
   19db0:	ldr	r2, [r3, r7, lsl #2]
   19db4:	mov	r3, #12
   19db8:	mul	fp, r3, r2
   19dbc:	add	r1, r1, fp
   19dc0:	ldr	r3, [r1, #4]
   19dc4:	cmn	r3, #1
   19dc8:	bne	19e20 <ftello64@plt+0x87d0>
   19dcc:	mov	sl, #1
   19dd0:	add	r7, r7, #1
   19dd4:	ldr	r3, [r4, #20]
   19dd8:	ldr	r1, [r4, #24]
   19ddc:	add	r3, r3, r6
   19de0:	ldr	r2, [r3, #4]
   19de4:	cmp	r2, r7
   19de8:	bgt	19dac <ftello64@plt+0x875c>
   19dec:	ldr	r3, [sp, #12]
   19df0:	add	r1, r1, r6
   19df4:	eor	r3, r3, #1
   19df8:	tst	sl, r3
   19dfc:	movne	r3, #0
   19e00:	strne	r3, [r1, #4]
   19e04:	beq	19d40 <ftello64@plt+0x86f0>
   19e08:	ldm	r5, {r0, r1, r2}
   19e0c:	ldr	r3, [sp, #8]
   19e10:	stm	r3, {r0, r1, r2}
   19e14:	mov	r0, r9
   19e18:	add	sp, sp, #44	; 0x2c
   19e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e20:	cmp	r3, #0
   19e24:	bne	19e70 <ftello64@plt+0x8820>
   19e28:	mov	r1, r4
   19e2c:	mov	r0, r8
   19e30:	bl	19ca4 <ftello64@plt+0x8654>
   19e34:	cmp	r0, #0
   19e38:	bne	19da4 <ftello64@plt+0x8754>
   19e3c:	mov	r1, r8
   19e40:	mov	r0, r5
   19e44:	bl	19b44 <ftello64@plt+0x84f4>
   19e48:	cmp	r0, #0
   19e4c:	bne	19da4 <ftello64@plt+0x8754>
   19e50:	ldr	r3, [r4, #24]
   19e54:	add	fp, r3, fp
   19e58:	ldr	r3, [fp, #4]
   19e5c:	cmp	r3, #0
   19e60:	bne	19dd0 <ftello64@plt+0x8780>
   19e64:	ldr	r0, [sp, #36]	; 0x24
   19e68:	bl	142a8 <ftello64@plt+0x2c58>
   19e6c:	b	19dcc <ftello64@plt+0x877c>
   19e70:	ldm	r1, {r0, r1, r2}
   19e74:	stm	r8, {r0, r1, r2}
   19e78:	b	19e3c <ftello64@plt+0x87ec>
   19e7c:	mov	r7, #0
   19e80:	add	r8, sp, #28
   19e84:	mov	sl, r7
   19e88:	b	19dd4 <ftello64@plt+0x8784>
   19e8c:	andeq	pc, r3, r0, lsl #30
   19e90:	cmp	r1, #0
   19e94:	push	{r4, r5, r6, lr}
   19e98:	mov	r4, r0
   19e9c:	bge	19ea8 <ftello64@plt+0x8858>
   19ea0:	ldr	r0, [r4, #60]	; 0x3c
   19ea4:	pop	{r4, r5, r6, pc}
   19ea8:	ldr	r3, [r0, #48]	; 0x30
   19eac:	cmp	r3, r1
   19eb0:	bne	19ec4 <ftello64@plt+0x8874>
   19eb4:	tst	r2, #2
   19eb8:	movne	r0, #8
   19ebc:	moveq	r0, #10
   19ec0:	pop	{r4, r5, r6, pc}
   19ec4:	ldr	r3, [r0, #80]	; 0x50
   19ec8:	cmp	r3, #1
   19ecc:	ldrgt	r3, [r0, #8]
   19ed0:	bgt	19f04 <ftello64@plt+0x88b4>
   19ed4:	ldr	r3, [r0, #4]
   19ed8:	ldr	r0, [r0, #68]	; 0x44
   19edc:	ldrb	r2, [r3, r1]
   19ee0:	mov	r1, r2
   19ee4:	bl	162fc <ftello64@plt+0x4cac>
   19ee8:	cmp	r0, #0
   19eec:	bne	19f68 <ftello64@plt+0x8918>
   19ef0:	cmp	r2, #10
   19ef4:	popne	{r4, r5, r6, pc}
   19ef8:	b	19f4c <ftello64@plt+0x88fc>
   19efc:	subs	r1, r1, #1
   19f00:	bcc	19ea0 <ftello64@plt+0x8850>
   19f04:	ldr	r5, [r3, r1, lsl #2]
   19f08:	cmn	r5, #1
   19f0c:	beq	19efc <ftello64@plt+0x88ac>
   19f10:	ldrb	r3, [r4, #78]	; 0x4e
   19f14:	cmp	r3, #0
   19f18:	beq	19f44 <ftello64@plt+0x88f4>
   19f1c:	mov	r0, r5
   19f20:	bl	114dc <iswalnum@plt>
   19f24:	sub	r3, r5, #95	; 0x5f
   19f28:	cmp	r0, #0
   19f2c:	clz	r3, r3
   19f30:	movne	r0, #1
   19f34:	lsr	r3, r3, #5
   19f38:	moveq	r0, r3
   19f3c:	cmp	r0, #0
   19f40:	bne	19f68 <ftello64@plt+0x8918>
   19f44:	cmp	r5, #10
   19f48:	bne	19f60 <ftello64@plt+0x8910>
   19f4c:	ldrb	r3, [r4, #77]	; 0x4d
   19f50:	cmp	r3, #0
   19f54:	moveq	r0, #0
   19f58:	movne	r0, #2
   19f5c:	pop	{r4, r5, r6, pc}
   19f60:	mov	r0, #0
   19f64:	pop	{r4, r5, r6, pc}
   19f68:	mov	r0, #1
   19f6c:	pop	{r4, r5, r6, pc}
   19f70:	ldr	r3, [r0, #4]
   19f74:	push	{r4, r5, r6, lr}
   19f78:	mov	r4, r1
   19f7c:	mov	r5, r0
   19f80:	mov	r6, r2
   19f84:	ldrb	r1, [r3, r2]
   19f88:	ldrb	r3, [r4, #4]
   19f8c:	sub	r3, r3, #1
   19f90:	cmp	r3, #6
   19f94:	ldrls	pc, [pc, r3, lsl #2]
   19f98:	b	1a07c <ftello64@plt+0x8a2c>
   19f9c:			; <UNDEFINED> instruction: 0x00019fb8
   19fa0:	andeq	sl, r1, ip, ror r0
   19fa4:	andeq	sl, r1, ip, lsr #32
   19fa8:	andeq	sl, r1, ip, ror r0
   19fac:	andeq	sl, r1, r8, asr #32
   19fb0:	andeq	sl, r1, ip, ror r0
   19fb4:	andeq	sl, r1, r0, asr #32
   19fb8:	ldrb	r3, [r4]
   19fbc:	cmp	r3, r1
   19fc0:	bne	1a07c <ftello64@plt+0x8a2c>
   19fc4:	ldr	r3, [pc, #192]	; 1a08c <ftello64@plt+0x8a3c>
   19fc8:	ldr	r4, [r4, #4]
   19fcc:	and	r3, r3, r4
   19fd0:	cmp	r3, #0
   19fd4:	beq	1a084 <ftello64@plt+0x8a34>
   19fd8:	mov	r1, r6
   19fdc:	mov	r0, r5
   19fe0:	ldr	r2, [r5, #88]	; 0x58
   19fe4:	bl	19e90 <ftello64@plt+0x8840>
   19fe8:	ubfx	r3, r4, #8, #10
   19fec:	tst	r3, #4
   19ff0:	beq	19ffc <ftello64@plt+0x89ac>
   19ff4:	ands	r1, r0, #1
   19ff8:	beq	1a07c <ftello64@plt+0x8a2c>
   19ffc:	tst	r3, #8
   1a000:	beq	1a00c <ftello64@plt+0x89bc>
   1a004:	tst	r0, #1
   1a008:	bne	1a07c <ftello64@plt+0x8a2c>
   1a00c:	tst	r3, #32
   1a010:	beq	1a01c <ftello64@plt+0x89cc>
   1a014:	ands	r1, r0, #2
   1a018:	beq	1a07c <ftello64@plt+0x8a2c>
   1a01c:	tst	r3, #128	; 0x80
   1a020:	beq	1a084 <ftello64@plt+0x8a34>
   1a024:	ubfx	r0, r0, #3, #1
   1a028:	pop	{r4, r5, r6, pc}
   1a02c:	ldr	r0, [r4]
   1a030:	bl	162fc <ftello64@plt+0x4cac>
   1a034:	cmp	r0, #0
   1a038:	bne	19fc4 <ftello64@plt+0x8974>
   1a03c:	pop	{r4, r5, r6, pc}
   1a040:	tst	r1, #128	; 0x80
   1a044:	bne	1a07c <ftello64@plt+0x8a2c>
   1a048:	cmp	r1, #10
   1a04c:	bne	1a064 <ftello64@plt+0x8a14>
   1a050:	ldr	r3, [r5, #84]	; 0x54
   1a054:	ldr	r0, [r3, #128]	; 0x80
   1a058:	ands	r0, r0, #64	; 0x40
   1a05c:	bne	19fc4 <ftello64@plt+0x8974>
   1a060:	pop	{r4, r5, r6, pc}
   1a064:	cmp	r1, #0
   1a068:	bne	19fc4 <ftello64@plt+0x8974>
   1a06c:	ldr	r3, [r5, #84]	; 0x54
   1a070:	ldr	r3, [r3, #128]	; 0x80
   1a074:	tst	r3, #128	; 0x80
   1a078:	beq	19fc4 <ftello64@plt+0x8974>
   1a07c:	mov	r0, #0
   1a080:	pop	{r4, r5, r6, pc}
   1a084:	mov	r0, #1
   1a088:	pop	{r4, r5, r6, pc}
   1a08c:	andeq	pc, r3, r0, lsl #30
   1a090:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a094:	mov	r4, r0
   1a098:	sub	sp, sp, #28
   1a09c:	mov	r6, r1
   1a0a0:	mov	sl, r2
   1a0a4:	ldr	r5, [r0, #24]
   1a0a8:	cmp	r5, r1
   1a0ac:	suble	r5, r1, r5
   1a0b0:	ble	1a110 <ftello64@plt+0x8ac0>
   1a0b4:	ldr	r3, [r0, #80]	; 0x50
   1a0b8:	mov	r5, r1
   1a0bc:	cmp	r3, #1
   1a0c0:	movgt	r3, #0
   1a0c4:	movgt	r2, #0
   1a0c8:	strdgt	r2, [r0, #16]
   1a0cc:	tst	sl, #1
   1a0d0:	ldr	r3, [r0, #44]	; 0x2c
   1a0d4:	str	r3, [r0, #48]	; 0x30
   1a0d8:	ldr	r3, [r0, #52]	; 0x34
   1a0dc:	str	r3, [r0, #56]	; 0x38
   1a0e0:	mov	r3, #0
   1a0e4:	str	r3, [r0, #24]
   1a0e8:	str	r3, [r0, #28]
   1a0ec:	str	r3, [r0, #32]
   1a0f0:	strb	r3, [r0, #76]	; 0x4c
   1a0f4:	movne	r3, #4
   1a0f8:	moveq	r3, #6
   1a0fc:	str	r3, [r0, #60]	; 0x3c
   1a100:	ldrb	r3, [r0, #75]	; 0x4b
   1a104:	cmp	r3, #0
   1a108:	ldreq	r3, [r0]
   1a10c:	streq	r3, [r0, #4]
   1a110:	cmp	r5, #0
   1a114:	beq	1a214 <ftello64@plt+0x8bc4>
   1a118:	ldrb	r3, [r4, #76]	; 0x4c
   1a11c:	ldr	r2, [r4, #32]
   1a120:	ldr	r8, [r4, #28]
   1a124:	cmp	r2, r5
   1a128:	ble	1a3b8 <ftello64@plt+0x8d68>
   1a12c:	cmp	r3, #0
   1a130:	beq	1a348 <ftello64@plt+0x8cf8>
   1a134:	ldr	r9, [r4, #12]
   1a138:	mov	r3, r8
   1a13c:	mov	r2, #0
   1a140:	add	r7, r2, r3
   1a144:	add	r7, r7, r7, lsr #31
   1a148:	asr	r7, r7, #1
   1a14c:	ldr	r1, [r9, r7, lsl #2]
   1a150:	cmp	r1, r5
   1a154:	bgt	1a260 <ftello64@plt+0x8c10>
   1a158:	bge	1a170 <ftello64@plt+0x8b20>
   1a15c:	add	r2, r7, #1
   1a160:	cmp	r2, r3
   1a164:	blt	1a140 <ftello64@plt+0x8af0>
   1a168:	cmp	r1, r5
   1a16c:	addlt	r7, r7, #1
   1a170:	mov	r2, sl
   1a174:	sub	r1, r7, #1
   1a178:	mov	r0, r4
   1a17c:	bl	19e90 <ftello64@plt+0x8840>
   1a180:	sub	r3, r5, r7
   1a184:	cmp	r5, r8
   1a188:	str	r0, [r4, #60]	; 0x3c
   1a18c:	clz	r3, r3
   1a190:	lsr	r3, r3, #5
   1a194:	movge	r3, #0
   1a198:	cmp	r3, #0
   1a19c:	beq	1a284 <ftello64@plt+0x8c34>
   1a1a0:	ldr	r3, [r9, r7, lsl #2]
   1a1a4:	cmp	r3, r5
   1a1a8:	bne	1a284 <ftello64@plt+0x8c34>
   1a1ac:	ldr	r0, [r4, #8]
   1a1b0:	lsl	r7, r5, #2
   1a1b4:	sub	r2, r8, r5
   1a1b8:	lsl	r2, r2, #2
   1a1bc:	add	r1, r0, r7
   1a1c0:	bl	112e4 <memmove@plt>
   1a1c4:	ldr	r0, [r4, #4]
   1a1c8:	ldr	r2, [r4, #28]
   1a1cc:	add	r1, r0, r5
   1a1d0:	sub	r2, r2, r5
   1a1d4:	bl	112e4 <memmove@plt>
   1a1d8:	ldr	r3, [r4, #28]
   1a1dc:	sub	r3, r3, r5
   1a1e0:	str	r3, [r4, #28]
   1a1e4:	ldr	r3, [r4, #32]
   1a1e8:	sub	r3, r3, r5
   1a1ec:	str	r3, [r4, #32]
   1a1f0:	mov	r3, #0
   1a1f4:	ldr	r2, [r4, #28]
   1a1f8:	cmp	r2, r3
   1a1fc:	bgt	1a268 <ftello64@plt+0x8c18>
   1a200:	ldrb	r3, [r4, #75]	; 0x4b
   1a204:	cmp	r3, #0
   1a208:	ldreq	r3, [r4, #4]
   1a20c:	addeq	r3, r3, r5
   1a210:	streq	r3, [r4, #4]
   1a214:	ldr	r3, [r4, #48]	; 0x30
   1a218:	str	r6, [r4, #24]
   1a21c:	ldr	r2, [r4, #56]	; 0x38
   1a220:	sub	r3, r3, r5
   1a224:	sub	r5, r2, r5
   1a228:	ldr	r2, [r4, #80]	; 0x50
   1a22c:	str	r3, [r4, #48]	; 0x30
   1a230:	str	r5, [r4, #56]	; 0x38
   1a234:	cmp	r2, #1
   1a238:	ble	1a68c <ftello64@plt+0x903c>
   1a23c:	ldrb	r3, [r4, #72]	; 0x48
   1a240:	mov	r0, r4
   1a244:	cmp	r3, #0
   1a248:	beq	1a67c <ftello64@plt+0x902c>
   1a24c:	bl	16fcc <ftello64@plt+0x597c>
   1a250:	cmp	r0, #0
   1a254:	beq	1a680 <ftello64@plt+0x9030>
   1a258:	add	sp, sp, #28
   1a25c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a260:	mov	r3, r7
   1a264:	b	1a160 <ftello64@plt+0x8b10>
   1a268:	ldr	r1, [r4, #12]
   1a26c:	ldr	r2, [r1, r7]
   1a270:	add	r7, r7, #4
   1a274:	sub	r2, r2, r5
   1a278:	str	r2, [r1, r3, lsl #2]
   1a27c:	add	r3, r3, #1
   1a280:	b	1a1f4 <ftello64@plt+0x8ba4>
   1a284:	ldr	r3, [r4, #44]	; 0x2c
   1a288:	sub	r3, r3, r6
   1a28c:	add	r3, r3, r5
   1a290:	str	r3, [r4, #48]	; 0x30
   1a294:	ldr	r3, [r4, #52]	; 0x34
   1a298:	sub	r3, r3, r6
   1a29c:	add	r3, r3, r5
   1a2a0:	str	r3, [r4, #56]	; 0x38
   1a2a4:	mov	r3, #0
   1a2a8:	strb	r3, [r4, #76]	; 0x4c
   1a2ac:	add	r3, r9, r7, lsl #2
   1a2b0:	cmp	r7, #0
   1a2b4:	ble	1a2c4 <ftello64@plt+0x8c74>
   1a2b8:	ldr	r2, [r3, #-4]!
   1a2bc:	cmp	r2, r5
   1a2c0:	beq	1a2f4 <ftello64@plt+0x8ca4>
   1a2c4:	cmp	r7, r8
   1a2c8:	blt	1a2fc <ftello64@plt+0x8cac>
   1a2cc:	moveq	r3, #0
   1a2d0:	streq	r3, [r4, #28]
   1a2d4:	beq	1a2ec <ftello64@plt+0x8c9c>
   1a2d8:	ldr	r3, [r9, r7, lsl #2]
   1a2dc:	sub	r3, r3, r5
   1a2e0:	cmp	r3, #0
   1a2e4:	str	r3, [r4, #28]
   1a2e8:	bne	1a33c <ftello64@plt+0x8cec>
   1a2ec:	ldr	r3, [r4, #28]
   1a2f0:	b	1a3b0 <ftello64@plt+0x8d60>
   1a2f4:	sub	r7, r7, #1
   1a2f8:	b	1a2b0 <ftello64@plt+0x8c60>
   1a2fc:	ldr	r3, [r4, #8]
   1a300:	ldr	r3, [r3, r7, lsl #2]
   1a304:	cmn	r3, #1
   1a308:	bne	1a2d8 <ftello64@plt+0x8c88>
   1a30c:	add	r7, r7, #1
   1a310:	b	1a2c4 <ftello64@plt+0x8c74>
   1a314:	ldr	r2, [r4, #8]
   1a318:	str	r1, [r2, r3, lsl #2]
   1a31c:	add	r3, r3, #1
   1a320:	ldr	r2, [r4, #28]
   1a324:	cmp	r2, r3
   1a328:	bgt	1a314 <ftello64@plt+0x8cc4>
   1a32c:	mov	r1, #255	; 0xff
   1a330:	ldr	r0, [r4, #4]
   1a334:	bl	1150c <memset@plt>
   1a338:	b	1a2ec <ftello64@plt+0x8c9c>
   1a33c:	mov	r3, #0
   1a340:	mvn	r1, #0
   1a344:	b	1a320 <ftello64@plt+0x8cd0>
   1a348:	mov	r2, sl
   1a34c:	sub	r1, r5, #1
   1a350:	mov	r0, r4
   1a354:	bl	19e90 <ftello64@plt+0x8840>
   1a358:	ldr	r3, [r4, #80]	; 0x50
   1a35c:	str	r0, [r4, #60]	; 0x3c
   1a360:	cmp	r3, #1
   1a364:	ble	1a37c <ftello64@plt+0x8d2c>
   1a368:	ldr	r0, [r4, #8]
   1a36c:	sub	r2, r8, r5
   1a370:	lsl	r2, r2, #2
   1a374:	add	r1, r0, r5, lsl #2
   1a378:	bl	112e4 <memmove@plt>
   1a37c:	ldrb	r3, [r4, #75]	; 0x4b
   1a380:	cmp	r3, #0
   1a384:	beq	1a39c <ftello64@plt+0x8d4c>
   1a388:	ldr	r0, [r4, #4]
   1a38c:	ldr	r2, [r4, #28]
   1a390:	add	r1, r0, r5
   1a394:	sub	r2, r2, r5
   1a398:	bl	112e4 <memmove@plt>
   1a39c:	ldr	r3, [r4, #28]
   1a3a0:	sub	r3, r3, r5
   1a3a4:	str	r3, [r4, #28]
   1a3a8:	ldr	r3, [r4, #32]
   1a3ac:	sub	r3, r3, r5
   1a3b0:	str	r3, [r4, #32]
   1a3b4:	b	1a200 <ftello64@plt+0x8bb0>
   1a3b8:	cmp	r3, #0
   1a3bc:	beq	1a3e8 <ftello64@plt+0x8d98>
   1a3c0:	ldr	r3, [r4, #44]	; 0x2c
   1a3c4:	sub	r3, r3, r6
   1a3c8:	add	r3, r3, r5
   1a3cc:	str	r3, [r4, #48]	; 0x30
   1a3d0:	ldr	r3, [r4, #52]	; 0x34
   1a3d4:	sub	r3, r3, r6
   1a3d8:	add	r3, r3, r5
   1a3dc:	str	r3, [r4, #56]	; 0x38
   1a3e0:	mov	r3, #0
   1a3e4:	strb	r3, [r4, #76]	; 0x4c
   1a3e8:	mov	r1, #0
   1a3ec:	ldr	r7, [r4, #24]
   1a3f0:	ldr	r3, [r4, #80]	; 0x50
   1a3f4:	str	r1, [r4, #28]
   1a3f8:	cmp	r3, #1
   1a3fc:	ble	1a624 <ftello64@plt+0x8fd4>
   1a400:	ldrb	r2, [r4, #73]	; 0x49
   1a404:	cmp	r2, r1
   1a408:	beq	1a4d8 <ftello64@plt+0x8e88>
   1a40c:	ldr	r2, [r4]
   1a410:	sub	r3, r5, r3
   1a414:	add	r7, r2, r7
   1a418:	add	r3, r7, r3
   1a41c:	cmp	r2, r3
   1a420:	movcs	r3, r2
   1a424:	sub	r2, r5, #1
   1a428:	add	r2, r7, r2
   1a42c:	cmp	r2, r3
   1a430:	mov	r9, r2
   1a434:	bcc	1a4d8 <ftello64@plt+0x8e88>
   1a438:	mov	r2, r9
   1a43c:	ldrb	r1, [r2], #-1
   1a440:	and	r1, r1, #192	; 0xc0
   1a444:	cmp	r1, #128	; 0x80
   1a448:	beq	1a42c <ftello64@plt+0x8ddc>
   1a44c:	ldr	r2, [r4, #48]	; 0x30
   1a450:	ldr	r0, [r4, #64]	; 0x40
   1a454:	add	r2, r7, r2
   1a458:	sub	r2, r2, r9
   1a45c:	cmp	r0, #0
   1a460:	moveq	ip, r9
   1a464:	beq	1a484 <ftello64@plt+0x8e34>
   1a468:	cmp	r2, #6
   1a46c:	add	r1, sp, #8
   1a470:	movlt	r3, r2
   1a474:	movge	r3, #6
   1a478:	subs	r3, r3, #1
   1a47c:	bpl	1a530 <ftello64@plt+0x8ee0>
   1a480:	mov	ip, r1
   1a484:	mov	r0, #0
   1a488:	mov	r1, #0
   1a48c:	add	r3, sp, #16
   1a490:	add	r7, r7, r5
   1a494:	strd	r0, [sp, #16]
   1a498:	mov	r1, ip
   1a49c:	add	r0, sp, #4
   1a4a0:	sub	r9, r7, r9
   1a4a4:	bl	226a8 <ftello64@plt+0x11058>
   1a4a8:	cmp	r9, r0
   1a4ac:	bhi	1a4d8 <ftello64@plt+0x8e88>
   1a4b0:	cmn	r0, #3
   1a4b4:	bhi	1a4d8 <ftello64@plt+0x8e88>
   1a4b8:	ldr	fp, [sp, #4]
   1a4bc:	mov	r2, #0
   1a4c0:	mov	r3, #0
   1a4c4:	sub	r0, r0, r9
   1a4c8:	strd	r2, [r4, #16]
   1a4cc:	str	r0, [r4, #28]
   1a4d0:	cmn	fp, #1
   1a4d4:	bne	1a5a8 <ftello64@plt+0x8f58>
   1a4d8:	ldr	r7, [r4, #24]
   1a4dc:	mvn	fp, #0
   1a4e0:	add	r9, r4, #16
   1a4e4:	ldr	r3, [r4, #32]
   1a4e8:	add	r7, r7, r3
   1a4ec:	cmp	r6, r7
   1a4f0:	bgt	1a540 <ftello64@plt+0x8ef0>
   1a4f4:	sub	r7, r7, r6
   1a4f8:	cmn	fp, #1
   1a4fc:	str	r7, [r4, #28]
   1a500:	bne	1a5a8 <ftello64@plt+0x8f58>
   1a504:	mov	r2, sl
   1a508:	sub	r1, r8, #1
   1a50c:	mov	r0, r4
   1a510:	bl	19e90 <ftello64@plt+0x8840>
   1a514:	str	r0, [r4, #60]	; 0x3c
   1a518:	ldr	r3, [r4, #28]
   1a51c:	cmp	r3, #0
   1a520:	beq	1a2ec <ftello64@plt+0x8c9c>
   1a524:	mov	r3, #0
   1a528:	mvn	r1, #0
   1a52c:	b	1a608 <ftello64@plt+0x8fb8>
   1a530:	ldrb	ip, [r9, r3]
   1a534:	ldrb	ip, [r0, ip]
   1a538:	strb	ip, [r1, r3]
   1a53c:	b	1a478 <ftello64@plt+0x8e28>
   1a540:	ldm	r9, {r0, r1}
   1a544:	add	r3, sp, #16
   1a548:	ldr	fp, [r4, #44]	; 0x2c
   1a54c:	stm	r3, {r0, r1}
   1a550:	mov	r3, r9
   1a554:	add	r0, sp, #8
   1a558:	ldr	r1, [r4]
   1a55c:	sub	fp, fp, r7
   1a560:	mov	r2, fp
   1a564:	add	r1, r1, r7
   1a568:	bl	226a8 <ftello64@plt+0x11058>
   1a56c:	sub	r3, r0, #1
   1a570:	cmn	r3, #4
   1a574:	ldrls	fp, [sp, #8]
   1a578:	bls	1a5a0 <ftello64@plt+0x8f50>
   1a57c:	cmp	fp, #0
   1a580:	cmpne	r0, #0
   1a584:	ldrne	r3, [r4]
   1a588:	moveq	fp, #0
   1a58c:	ldrbne	fp, [r3, r7]
   1a590:	add	r3, sp, #16
   1a594:	ldm	r3, {r0, r1}
   1a598:	stm	r9, {r0, r1}
   1a59c:	mov	r0, #1
   1a5a0:	add	r7, r7, r0
   1a5a4:	b	1a4ec <ftello64@plt+0x8e9c>
   1a5a8:	ldrb	r3, [r4, #78]	; 0x4e
   1a5ac:	cmp	r3, #0
   1a5b0:	beq	1a5d8 <ftello64@plt+0x8f88>
   1a5b4:	mov	r0, fp
   1a5b8:	bl	114dc <iswalnum@plt>
   1a5bc:	subs	r3, fp, #95	; 0x5f
   1a5c0:	movne	r3, #1
   1a5c4:	cmp	r0, #0
   1a5c8:	movne	r3, #0
   1a5cc:	cmp	r3, #0
   1a5d0:	moveq	r3, #1
   1a5d4:	beq	1a5f4 <ftello64@plt+0x8fa4>
   1a5d8:	cmp	fp, #10
   1a5dc:	movne	r3, #0
   1a5e0:	bne	1a5f4 <ftello64@plt+0x8fa4>
   1a5e4:	ldrb	r3, [r4, #77]	; 0x4d
   1a5e8:	cmp	r3, #0
   1a5ec:	moveq	r3, #0
   1a5f0:	movne	r3, #2
   1a5f4:	str	r3, [r4, #60]	; 0x3c
   1a5f8:	b	1a518 <ftello64@plt+0x8ec8>
   1a5fc:	ldr	r2, [r4, #8]
   1a600:	str	r1, [r2, r3, lsl #2]
   1a604:	add	r3, r3, #1
   1a608:	ldr	r2, [r4, #28]
   1a60c:	cmp	r2, r3
   1a610:	bgt	1a5fc <ftello64@plt+0x8fac>
   1a614:	ldrb	r3, [r4, #75]	; 0x4b
   1a618:	cmp	r3, #0
   1a61c:	beq	1a2ec <ftello64@plt+0x8c9c>
   1a620:	b	1a32c <ftello64@plt+0x8cdc>
   1a624:	ldr	r3, [r4]
   1a628:	ldr	r0, [r4, #68]	; 0x44
   1a62c:	add	r3, r3, r5
   1a630:	add	r7, r3, r7
   1a634:	ldr	r3, [r4, #64]	; 0x40
   1a638:	ldrb	r2, [r7, #-1]
   1a63c:	str	r1, [r4, #32]
   1a640:	cmp	r3, #0
   1a644:	ldrbne	r2, [r3, r2]
   1a648:	mov	r1, r2
   1a64c:	bl	162fc <ftello64@plt+0x4cac>
   1a650:	cmp	r0, #0
   1a654:	movne	r0, #1
   1a658:	bne	1a674 <ftello64@plt+0x9024>
   1a65c:	cmp	r2, #10
   1a660:	bne	1a674 <ftello64@plt+0x9024>
   1a664:	ldrb	r3, [r4, #77]	; 0x4d
   1a668:	cmp	r3, #0
   1a66c:	moveq	r0, #0
   1a670:	movne	r0, #2
   1a674:	str	r0, [r4, #60]	; 0x3c
   1a678:	b	1a200 <ftello64@plt+0x8bb0>
   1a67c:	bl	16e78 <ftello64@plt+0x5828>
   1a680:	mov	r0, #0
   1a684:	str	r0, [r4, #40]	; 0x28
   1a688:	b	1a258 <ftello64@plt+0x8c08>
   1a68c:	ldrb	r2, [r4, #75]	; 0x4b
   1a690:	cmp	r2, #0
   1a694:	streq	r3, [r4, #28]
   1a698:	beq	1a680 <ftello64@plt+0x9030>
   1a69c:	ldrb	r3, [r4, #72]	; 0x48
   1a6a0:	cmp	r3, #0
   1a6a4:	beq	1a6b4 <ftello64@plt+0x9064>
   1a6a8:	mov	r0, r4
   1a6ac:	bl	1749c <ftello64@plt+0x5e4c>
   1a6b0:	b	1a680 <ftello64@plt+0x9030>
   1a6b4:	ldr	r3, [r4, #64]	; 0x40
   1a6b8:	cmp	r3, #0
   1a6bc:	beq	1a680 <ftello64@plt+0x9030>
   1a6c0:	mov	r0, r4
   1a6c4:	bl	163a0 <ftello64@plt+0x4d50>
   1a6c8:	b	1a680 <ftello64@plt+0x9030>
   1a6cc:	push	{r4, r5, r6, r7, r8, lr}
   1a6d0:	mov	r5, r1
   1a6d4:	mov	r1, r2
   1a6d8:	mov	r4, r0
   1a6dc:	ldr	r2, [r0, #88]	; 0x58
   1a6e0:	bl	19e90 <ftello64@plt+0x8840>
   1a6e4:	ldr	lr, [r5, #8]
   1a6e8:	mov	ip, #0
   1a6ec:	and	r6, r0, #8
   1a6f0:	and	r7, r0, #2
   1a6f4:	and	r1, r0, #1
   1a6f8:	cmp	lr, ip
   1a6fc:	bgt	1a708 <ftello64@plt+0x90b8>
   1a700:	mov	r0, #0
   1a704:	pop	{r4, r5, r6, r7, r8, pc}
   1a708:	ldr	r3, [r5, #12]
   1a70c:	ldr	r0, [r3, ip, lsl #2]
   1a710:	ldr	r3, [r4, #84]	; 0x54
   1a714:	ldr	r2, [r3]
   1a718:	add	r2, r2, r0, lsl #3
   1a71c:	ldr	r3, [r2, #4]
   1a720:	ldrb	r2, [r2, #4]
   1a724:	ubfx	r3, r3, #8, #10
   1a728:	cmp	r2, #2
   1a72c:	bne	1a778 <ftello64@plt+0x9128>
   1a730:	cmp	r3, #0
   1a734:	popeq	{r4, r5, r6, r7, r8, pc}
   1a738:	tst	r3, #4
   1a73c:	beq	1a748 <ftello64@plt+0x90f8>
   1a740:	cmp	r1, #0
   1a744:	beq	1a778 <ftello64@plt+0x9128>
   1a748:	tst	r3, #8
   1a74c:	beq	1a758 <ftello64@plt+0x9108>
   1a750:	cmp	r1, #0
   1a754:	bne	1a778 <ftello64@plt+0x9128>
   1a758:	tst	r3, #32
   1a75c:	beq	1a768 <ftello64@plt+0x9118>
   1a760:	cmp	r7, #0
   1a764:	beq	1a778 <ftello64@plt+0x9128>
   1a768:	tst	r3, #128	; 0x80
   1a76c:	popeq	{r4, r5, r6, r7, r8, pc}
   1a770:	cmp	r6, #0
   1a774:	popne	{r4, r5, r6, r7, r8, pc}
   1a778:	add	ip, ip, #1
   1a77c:	b	1a6f8 <ftello64@plt+0x90a8>
   1a780:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a784:	ldr	r8, [r1, #40]	; 0x28
   1a788:	ldr	r3, [r1, #56]	; 0x38
   1a78c:	cmp	r3, r8
   1a790:	movle	r3, #2
   1a794:	strble	r3, [r0, #4]
   1a798:	movle	r0, #0
   1a79c:	ble	1a970 <ftello64@plt+0x9320>
   1a7a0:	ldrb	r3, [r0, #6]
   1a7a4:	ldr	sl, [r1, #4]
   1a7a8:	bic	r3, r3, #96	; 0x60
   1a7ac:	ldrb	r6, [sl, r8]
   1a7b0:	strb	r3, [r0, #6]
   1a7b4:	ldr	r3, [r1, #80]	; 0x50
   1a7b8:	strb	r6, [r0]
   1a7bc:	cmp	r3, #1
   1a7c0:	ble	1a800 <ftello64@plt+0x91b0>
   1a7c4:	ldr	ip, [r1, #28]
   1a7c8:	cmp	r8, ip
   1a7cc:	beq	1a800 <ftello64@plt+0x91b0>
   1a7d0:	ldr	ip, [r1, #8]
   1a7d4:	ldr	ip, [ip, r8, lsl #2]
   1a7d8:	cmn	ip, #1
   1a7dc:	bne	1a800 <ftello64@plt+0x91b0>
   1a7e0:	ldr	r3, [r0, #4]
   1a7e4:	bic	r3, r3, #2097152	; 0x200000
   1a7e8:	bic	r3, r3, #255	; 0xff
   1a7ec:	orr	r3, r3, #2097152	; 0x200000
   1a7f0:	orr	r3, r3, #1
   1a7f4:	str	r3, [r0, #4]
   1a7f8:	mov	r0, #1
   1a7fc:	b	1a970 <ftello64@plt+0x9320>
   1a800:	cmp	r6, #92	; 0x5c
   1a804:	mov	r4, r2
   1a808:	mov	r7, r1
   1a80c:	mov	r5, r0
   1a810:	bne	1ab48 <ftello64@plt+0x94f8>
   1a814:	ldr	r2, [r7, #48]	; 0x30
   1a818:	add	r1, r8, #1
   1a81c:	cmp	r1, r2
   1a820:	movge	r3, #36	; 0x24
   1a824:	bge	1ac74 <ftello64@plt+0x9624>
   1a828:	ldrb	r2, [r7, #75]	; 0x4b
   1a82c:	cmp	r2, #0
   1a830:	bne	1a83c <ftello64@plt+0x91ec>
   1a834:	ldrb	r6, [sl, r1]
   1a838:	b	1a8ac <ftello64@plt+0x925c>
   1a83c:	cmp	r3, #1
   1a840:	ble	1a878 <ftello64@plt+0x9228>
   1a844:	ldr	r2, [r7, #8]
   1a848:	lsl	r0, r1, #2
   1a84c:	ldr	ip, [r2, r1, lsl #2]
   1a850:	cmn	ip, #1
   1a854:	beq	1a834 <ftello64@plt+0x91e4>
   1a858:	ldr	ip, [r7, #28]
   1a85c:	add	r8, r8, #2
   1a860:	cmp	ip, r8
   1a864:	beq	1a878 <ftello64@plt+0x9228>
   1a868:	add	r2, r2, r0
   1a86c:	ldr	r2, [r2, #4]
   1a870:	cmn	r2, #1
   1a874:	beq	1a834 <ftello64@plt+0x91e4>
   1a878:	ldrb	r0, [r7, #76]	; 0x4c
   1a87c:	ldr	lr, [r7, #24]
   1a880:	cmp	r0, #0
   1a884:	ldrne	r2, [r7, #12]
   1a888:	moveq	ip, r1
   1a88c:	ldrne	ip, [r2, r1, lsl #2]
   1a890:	cmp	r0, #0
   1a894:	ldr	r2, [r7]
   1a898:	add	r2, r2, ip
   1a89c:	ldrb	r6, [r2, lr]
   1a8a0:	beq	1a8ac <ftello64@plt+0x925c>
   1a8a4:	tst	r6, #128	; 0x80
   1a8a8:	bne	1a834 <ftello64@plt+0x91e4>
   1a8ac:	mov	r2, #1
   1a8b0:	ldrb	r8, [r5, #6]
   1a8b4:	cmp	r3, r2
   1a8b8:	strb	r6, [r5]
   1a8bc:	strb	r2, [r5, #4]
   1a8c0:	ble	1a924 <ftello64@plt+0x92d4>
   1a8c4:	mov	r0, r7
   1a8c8:	bl	16384 <ftello64@plt+0x4d34>
   1a8cc:	mov	r7, r0
   1a8d0:	bl	114dc <iswalnum@plt>
   1a8d4:	adds	r0, r0, #0
   1a8d8:	movne	r0, #1
   1a8dc:	cmp	r7, #95	; 0x5f
   1a8e0:	orreq	r0, r0, #1
   1a8e4:	bfi	r8, r0, #6, #1
   1a8e8:	cmp	r6, #66	; 0x42
   1a8ec:	strb	r8, [r5, #6]
   1a8f0:	beq	1aa94 <ftello64@plt+0x9444>
   1a8f4:	bhi	1a9ac <ftello64@plt+0x935c>
   1a8f8:	cmp	r6, #57	; 0x39
   1a8fc:	bhi	1a978 <ftello64@plt+0x9328>
   1a900:	cmp	r6, #49	; 0x31
   1a904:	bcs	1aa60 <ftello64@plt+0x9410>
   1a908:	cmp	r6, #40	; 0x28
   1a90c:	beq	1aafc <ftello64@plt+0x94ac>
   1a910:	bhi	1a948 <ftello64@plt+0x92f8>
   1a914:	cmp	r6, #39	; 0x27
   1a918:	beq	1aae4 <ftello64@plt+0x9494>
   1a91c:	mov	r0, #2
   1a920:	b	1a970 <ftello64@plt+0x9320>
   1a924:	bl	11494 <__ctype_b_loc@plt>
   1a928:	ldr	r2, [r0]
   1a92c:	lsl	r3, r6, #1
   1a930:	ldrh	r3, [r2, r3]
   1a934:	ubfx	r3, r3, #3, #1
   1a938:	cmp	r6, #95	; 0x5f
   1a93c:	orreq	r3, r3, #1
   1a940:	bfi	r8, r3, #6, #1
   1a944:	b	1a8e8 <ftello64@plt+0x9298>
   1a948:	cmp	r6, #41	; 0x29
   1a94c:	beq	1ab0c <ftello64@plt+0x94bc>
   1a950:	cmp	r6, #43	; 0x2b
   1a954:	bne	1a91c <ftello64@plt+0x92cc>
   1a958:	movw	r0, #1026	; 0x402
   1a95c:	and	r0, r4, r0
   1a960:	cmp	r0, #2
   1a964:	moveq	r3, #18
   1a968:	bne	1a91c <ftello64@plt+0x92cc>
   1a96c:	strb	r3, [r5, #4]
   1a970:	add	sp, sp, #12
   1a974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a978:	cmp	r6, #62	; 0x3e
   1a97c:	beq	1aa7c <ftello64@plt+0x942c>
   1a980:	cmp	r6, #63	; 0x3f
   1a984:	beq	1ab1c <ftello64@plt+0x94cc>
   1a988:	cmp	r6, #60	; 0x3c
   1a98c:	bne	1a91c <ftello64@plt+0x92cc>
   1a990:	tst	r4, #524288	; 0x80000
   1a994:	moveq	r3, #12
   1a998:	strbeq	r3, [r5, #4]
   1a99c:	moveq	r3, #6
   1a9a0:	bne	1a91c <ftello64@plt+0x92cc>
   1a9a4:	str	r3, [r5]
   1a9a8:	b	1a91c <ftello64@plt+0x92cc>
   1a9ac:	cmp	r6, #115	; 0x73
   1a9b0:	beq	1aabc <ftello64@plt+0x946c>
   1a9b4:	bhi	1aa04 <ftello64@plt+0x93b4>
   1a9b8:	cmp	r6, #87	; 0x57
   1a9bc:	beq	1aaac <ftello64@plt+0x945c>
   1a9c0:	bhi	1a9dc <ftello64@plt+0x938c>
   1a9c4:	cmp	r6, #83	; 0x53
   1a9c8:	bne	1a91c <ftello64@plt+0x92cc>
   1a9cc:	tst	r4, #524288	; 0x80000
   1a9d0:	moveq	r3, #35	; 0x23
   1a9d4:	beq	1aa58 <ftello64@plt+0x9408>
   1a9d8:	b	1a91c <ftello64@plt+0x92cc>
   1a9dc:	cmp	r6, #96	; 0x60
   1a9e0:	beq	1aacc <ftello64@plt+0x947c>
   1a9e4:	cmp	r6, #98	; 0x62
   1a9e8:	bne	1a91c <ftello64@plt+0x92cc>
   1a9ec:	tst	r4, #524288	; 0x80000
   1a9f0:	moveq	r3, #12
   1a9f4:	strbeq	r3, [r5, #4]
   1a9f8:	moveq	r3, #256	; 0x100
   1a9fc:	beq	1a9a4 <ftello64@plt+0x9354>
   1aa00:	b	1a91c <ftello64@plt+0x92cc>
   1aa04:	cmp	r6, #123	; 0x7b
   1aa08:	beq	1ab34 <ftello64@plt+0x94e4>
   1aa0c:	bhi	1aa28 <ftello64@plt+0x93d8>
   1aa10:	cmp	r6, #119	; 0x77
   1aa14:	bne	1a91c <ftello64@plt+0x92cc>
   1aa18:	tst	r4, #524288	; 0x80000
   1aa1c:	moveq	r3, #32
   1aa20:	beq	1aa58 <ftello64@plt+0x9408>
   1aa24:	b	1a91c <ftello64@plt+0x92cc>
   1aa28:	cmp	r6, #124	; 0x7c
   1aa2c:	beq	1aa4c <ftello64@plt+0x93fc>
   1aa30:	cmp	r6, #125	; 0x7d
   1aa34:	bne	1a91c <ftello64@plt+0x92cc>
   1aa38:	and	r4, r4, #4608	; 0x1200
   1aa3c:	cmp	r4, #512	; 0x200
   1aa40:	bne	1a91c <ftello64@plt+0x92cc>
   1aa44:	mov	r3, #24
   1aa48:	b	1aa58 <ftello64@plt+0x9408>
   1aa4c:	tst	r4, #33792	; 0x8400
   1aa50:	moveq	r3, #10
   1aa54:	bne	1a91c <ftello64@plt+0x92cc>
   1aa58:	strb	r3, [r5, #4]
   1aa5c:	b	1a91c <ftello64@plt+0x92cc>
   1aa60:	tst	r4, #16384	; 0x4000
   1aa64:	bne	1a91c <ftello64@plt+0x92cc>
   1aa68:	mov	r3, #4
   1aa6c:	sub	r6, r6, #49	; 0x31
   1aa70:	str	r6, [r5]
   1aa74:	strb	r3, [r5, #4]
   1aa78:	b	1a91c <ftello64@plt+0x92cc>
   1aa7c:	tst	r4, #524288	; 0x80000
   1aa80:	moveq	r3, #12
   1aa84:	strbeq	r3, [r5, #4]
   1aa88:	moveq	r3, #9
   1aa8c:	beq	1a9a4 <ftello64@plt+0x9354>
   1aa90:	b	1a91c <ftello64@plt+0x92cc>
   1aa94:	tst	r4, #524288	; 0x80000
   1aa98:	moveq	r3, #12
   1aa9c:	strbeq	r3, [r5, #4]
   1aaa0:	moveq	r3, #512	; 0x200
   1aaa4:	beq	1a9a4 <ftello64@plt+0x9354>
   1aaa8:	b	1a91c <ftello64@plt+0x92cc>
   1aaac:	tst	r4, #524288	; 0x80000
   1aab0:	moveq	r3, #33	; 0x21
   1aab4:	beq	1aa58 <ftello64@plt+0x9408>
   1aab8:	b	1a91c <ftello64@plt+0x92cc>
   1aabc:	tst	r4, #524288	; 0x80000
   1aac0:	moveq	r3, #34	; 0x22
   1aac4:	beq	1aa58 <ftello64@plt+0x9408>
   1aac8:	b	1a91c <ftello64@plt+0x92cc>
   1aacc:	tst	r4, #524288	; 0x80000
   1aad0:	moveq	r3, #12
   1aad4:	strbeq	r3, [r5, #4]
   1aad8:	moveq	r3, #64	; 0x40
   1aadc:	beq	1a9a4 <ftello64@plt+0x9354>
   1aae0:	b	1a91c <ftello64@plt+0x92cc>
   1aae4:	tst	r4, #524288	; 0x80000
   1aae8:	bne	1a91c <ftello64@plt+0x92cc>
   1aaec:	mov	r3, #12
   1aaf0:	strb	r3, [r5, #4]
   1aaf4:	mov	r3, #128	; 0x80
   1aaf8:	b	1a9a4 <ftello64@plt+0x9354>
   1aafc:	tst	r4, #8192	; 0x2000
   1ab00:	moveq	r3, #8
   1ab04:	beq	1aa58 <ftello64@plt+0x9408>
   1ab08:	b	1a91c <ftello64@plt+0x92cc>
   1ab0c:	tst	r4, #8192	; 0x2000
   1ab10:	moveq	r3, #9
   1ab14:	beq	1aa58 <ftello64@plt+0x9408>
   1ab18:	b	1a91c <ftello64@plt+0x92cc>
   1ab1c:	movw	r0, #1026	; 0x402
   1ab20:	and	r0, r4, r0
   1ab24:	cmp	r0, #2
   1ab28:	bne	1a91c <ftello64@plt+0x92cc>
   1ab2c:	mov	r3, #19
   1ab30:	b	1a96c <ftello64@plt+0x931c>
   1ab34:	and	r4, r4, #4608	; 0x1200
   1ab38:	cmp	r4, #512	; 0x200
   1ab3c:	moveq	r3, #23
   1ab40:	bne	1a91c <ftello64@plt+0x92cc>
   1ab44:	b	1aa58 <ftello64@plt+0x9408>
   1ab48:	mov	r2, #1
   1ab4c:	ldrb	r9, [r0, #6]
   1ab50:	cmp	r3, r2
   1ab54:	strb	r2, [r0, #4]
   1ab58:	ble	1ac08 <ftello64@plt+0x95b8>
   1ab5c:	mov	r1, r8
   1ab60:	mov	r0, r7
   1ab64:	bl	16384 <ftello64@plt+0x4d34>
   1ab68:	mov	fp, r0
   1ab6c:	bl	114dc <iswalnum@plt>
   1ab70:	adds	r0, r0, #0
   1ab74:	movne	r0, #1
   1ab78:	cmp	fp, #95	; 0x5f
   1ab7c:	orreq	r0, r0, #1
   1ab80:	bfi	r9, r0, #6, #1
   1ab84:	cmp	r6, #46	; 0x2e
   1ab88:	strb	r9, [r5, #6]
   1ab8c:	beq	1ad18 <ftello64@plt+0x96c8>
   1ab90:	bhi	1ac54 <ftello64@plt+0x9604>
   1ab94:	cmp	r6, #40	; 0x28
   1ab98:	beq	1acf8 <ftello64@plt+0x96a8>
   1ab9c:	bhi	1ac2c <ftello64@plt+0x95dc>
   1aba0:	cmp	r6, #10
   1aba4:	beq	1aca8 <ftello64@plt+0x9658>
   1aba8:	cmp	r6, #36	; 0x24
   1abac:	bne	1a7f8 <ftello64@plt+0x91a8>
   1abb0:	tst	r4, #8
   1abb4:	bne	1abf8 <ftello64@plt+0x95a8>
   1abb8:	ldr	r3, [r7, #48]	; 0x30
   1abbc:	add	r8, r8, #1
   1abc0:	cmp	r8, r3
   1abc4:	beq	1abf8 <ftello64@plt+0x95a8>
   1abc8:	mov	r2, r4
   1abcc:	mov	r1, r7
   1abd0:	str	r8, [r7, #40]	; 0x28
   1abd4:	mov	r0, sp
   1abd8:	bl	1a780 <ftello64@plt+0x9130>
   1abdc:	ldr	r3, [r7, #40]	; 0x28
   1abe0:	sub	r3, r3, #1
   1abe4:	str	r3, [r7, #40]	; 0x28
   1abe8:	ldrb	r3, [sp, #4]
   1abec:	sub	r3, r3, #9
   1abf0:	cmp	r3, #1
   1abf4:	bhi	1a7f8 <ftello64@plt+0x91a8>
   1abf8:	mov	r3, #12
   1abfc:	strb	r3, [r5, #4]
   1ac00:	mov	r3, #32
   1ac04:	b	1ad6c <ftello64@plt+0x971c>
   1ac08:	bl	11494 <__ctype_b_loc@plt>
   1ac0c:	ldr	r2, [r0]
   1ac10:	lsl	r3, r6, #1
   1ac14:	ldrh	r3, [r2, r3]
   1ac18:	ubfx	r3, r3, #3, #1
   1ac1c:	cmp	r6, #95	; 0x5f
   1ac20:	orreq	r3, r3, #1
   1ac24:	bfi	r9, r3, #6, #1
   1ac28:	b	1ab84 <ftello64@plt+0x9534>
   1ac2c:	cmp	r6, #42	; 0x2a
   1ac30:	beq	1acc8 <ftello64@plt+0x9678>
   1ac34:	bcc	1ad08 <ftello64@plt+0x96b8>
   1ac38:	cmp	r6, #43	; 0x2b
   1ac3c:	bne	1a7f8 <ftello64@plt+0x91a8>
   1ac40:	movw	r3, #1026	; 0x402
   1ac44:	tst	r4, r3
   1ac48:	moveq	r3, #18
   1ac4c:	beq	1ac74 <ftello64@plt+0x9624>
   1ac50:	b	1a7f8 <ftello64@plt+0x91a8>
   1ac54:	cmp	r6, #94	; 0x5e
   1ac58:	beq	1ad20 <ftello64@plt+0x96d0>
   1ac5c:	bhi	1ac7c <ftello64@plt+0x962c>
   1ac60:	cmp	r6, #63	; 0x3f
   1ac64:	beq	1acd0 <ftello64@plt+0x9680>
   1ac68:	cmp	r6, #91	; 0x5b
   1ac6c:	moveq	r3, #20
   1ac70:	bne	1a7f8 <ftello64@plt+0x91a8>
   1ac74:	strb	r3, [r5, #4]
   1ac78:	b	1a7f8 <ftello64@plt+0x91a8>
   1ac7c:	cmp	r6, #124	; 0x7c
   1ac80:	beq	1acb8 <ftello64@plt+0x9668>
   1ac84:	cmp	r6, #125	; 0x7d
   1ac88:	beq	1ace4 <ftello64@plt+0x9694>
   1ac8c:	cmp	r6, #123	; 0x7b
   1ac90:	bne	1a7f8 <ftello64@plt+0x91a8>
   1ac94:	and	r4, r4, #4608	; 0x1200
   1ac98:	cmp	r4, #4608	; 0x1200
   1ac9c:	moveq	r3, #23
   1aca0:	bne	1a7f8 <ftello64@plt+0x91a8>
   1aca4:	b	1ac74 <ftello64@plt+0x9624>
   1aca8:	tst	r4, #2048	; 0x800
   1acac:	beq	1a7f8 <ftello64@plt+0x91a8>
   1acb0:	mov	r3, #10
   1acb4:	b	1ac74 <ftello64@plt+0x9624>
   1acb8:	and	r4, r4, #33792	; 0x8400
   1acbc:	cmp	r4, #32768	; 0x8000
   1acc0:	bne	1a7f8 <ftello64@plt+0x91a8>
   1acc4:	b	1acb0 <ftello64@plt+0x9660>
   1acc8:	mov	r3, #11
   1accc:	b	1ac74 <ftello64@plt+0x9624>
   1acd0:	movw	r3, #1026	; 0x402
   1acd4:	tst	r4, r3
   1acd8:	moveq	r3, #19
   1acdc:	beq	1ac74 <ftello64@plt+0x9624>
   1ace0:	b	1a7f8 <ftello64@plt+0x91a8>
   1ace4:	and	r4, r4, #4608	; 0x1200
   1ace8:	cmp	r4, #4608	; 0x1200
   1acec:	moveq	r3, #24
   1acf0:	bne	1a7f8 <ftello64@plt+0x91a8>
   1acf4:	b	1ac74 <ftello64@plt+0x9624>
   1acf8:	tst	r4, #8192	; 0x2000
   1acfc:	movne	r3, #8
   1ad00:	bne	1ac74 <ftello64@plt+0x9624>
   1ad04:	b	1a7f8 <ftello64@plt+0x91a8>
   1ad08:	tst	r4, #8192	; 0x2000
   1ad0c:	movne	r3, #9
   1ad10:	bne	1ac74 <ftello64@plt+0x9624>
   1ad14:	b	1a7f8 <ftello64@plt+0x91a8>
   1ad18:	mov	r3, #5
   1ad1c:	b	1ac74 <ftello64@plt+0x9624>
   1ad20:	ldr	r3, [pc, #76]	; 1ad74 <ftello64@plt+0x9724>
   1ad24:	tst	r4, r3
   1ad28:	moveq	r3, #1
   1ad2c:	movne	r3, #0
   1ad30:	cmp	r8, #0
   1ad34:	moveq	r3, #0
   1ad38:	cmp	r3, #0
   1ad3c:	beq	1ad60 <ftello64@plt+0x9710>
   1ad40:	add	r8, sl, r8
   1ad44:	eor	r4, r4, #2048	; 0x800
   1ad48:	ldrb	r2, [r8, #-1]
   1ad4c:	ubfx	r4, r4, #11, #1
   1ad50:	cmp	r2, #10
   1ad54:	orrne	r4, r4, #1
   1ad58:	cmp	r4, #0
   1ad5c:	bne	1a7f8 <ftello64@plt+0x91a8>
   1ad60:	mov	r3, #12
   1ad64:	strb	r3, [r5, #4]
   1ad68:	mov	r3, #16
   1ad6c:	str	r3, [r5]
   1ad70:	b	1a7f8 <ftello64@plt+0x91a8>
   1ad74:	addeq	r0, r0, r8
   1ad78:	push	{r4, lr}
   1ad7c:	mov	r4, r1
   1ad80:	bl	1a780 <ftello64@plt+0x9130>
   1ad84:	ldr	r3, [r4, #40]	; 0x28
   1ad88:	add	r0, r3, r0
   1ad8c:	str	r0, [r4, #40]	; 0x28
   1ad90:	pop	{r4, pc}
   1ad94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ad98:	mov	r8, r0
   1ad9c:	mov	r5, r1
   1ada0:	mov	r9, r2
   1ada4:	mvn	r4, #0
   1ada8:	mov	r7, #10
   1adac:	movw	r6, #32816	; 0x8030
   1adb0:	mov	r2, r9
   1adb4:	mov	r1, r8
   1adb8:	mov	r0, r5
   1adbc:	bl	1ad78 <ftello64@plt+0x9728>
   1adc0:	ldrb	r2, [r5, #4]
   1adc4:	ldrb	r3, [r5]
   1adc8:	cmp	r2, #2
   1adcc:	beq	1ae30 <ftello64@plt+0x97e0>
   1add0:	cmp	r3, #44	; 0x2c
   1add4:	cmpne	r2, #24
   1add8:	beq	1ae34 <ftello64@plt+0x97e4>
   1addc:	cmp	r2, #1
   1ade0:	bne	1ae28 <ftello64@plt+0x97d8>
   1ade4:	sub	r1, r3, #48	; 0x30
   1ade8:	uxtb	r0, r1
   1adec:	cmp	r0, #9
   1adf0:	movhi	r2, #0
   1adf4:	movls	r2, #1
   1adf8:	cmn	r4, #2
   1adfc:	moveq	r2, #0
   1ae00:	cmp	r2, #0
   1ae04:	beq	1ae28 <ftello64@plt+0x97d8>
   1ae08:	cmn	r4, #1
   1ae0c:	moveq	r4, r1
   1ae10:	beq	1adb0 <ftello64@plt+0x9760>
   1ae14:	mla	r4, r7, r4, r3
   1ae18:	cmp	r4, r6
   1ae1c:	movge	r4, r6
   1ae20:	sub	r4, r4, #48	; 0x30
   1ae24:	b	1adb0 <ftello64@plt+0x9760>
   1ae28:	mvn	r4, #1
   1ae2c:	b	1adb0 <ftello64@plt+0x9760>
   1ae30:	mvn	r4, #1
   1ae34:	mov	r0, r4
   1ae38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ae3c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1ae40:	mov	r6, r0
   1ae44:	mov	r4, r1
   1ae48:	mov	r0, r1
   1ae4c:	mov	r7, r2
   1ae50:	mov	r8, r3
   1ae54:	ldr	r5, [r1, #40]	; 0x28
   1ae58:	mov	r1, r5
   1ae5c:	bl	185c0 <ftello64@plt+0x6f70>
   1ae60:	cmp	r0, #1
   1ae64:	ble	1ae94 <ftello64@plt+0x9844>
   1ae68:	mov	r3, #1
   1ae6c:	mov	r2, r0
   1ae70:	mov	r0, r4
   1ae74:	str	r3, [r6]
   1ae78:	bl	16384 <ftello64@plt+0x4d34>
   1ae7c:	add	r5, r5, r2
   1ae80:	str	r0, [r6, #4]
   1ae84:	mov	r0, #0
   1ae88:	str	r5, [r4, #40]	; 0x28
   1ae8c:	add	sp, sp, #8
   1ae90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ae94:	ldrb	r2, [r7, #4]
   1ae98:	add	r5, r5, r8
   1ae9c:	str	r5, [r4, #40]	; 0x28
   1aea0:	and	r3, r2, #251	; 0xfb
   1aea4:	cmp	r2, #28
   1aea8:	cmpne	r3, #26
   1aeac:	bne	1aff4 <ftello64@plt+0x99a4>
   1aeb0:	ldr	r3, [r4, #56]	; 0x38
   1aeb4:	cmp	r5, r3
   1aeb8:	ldrblt	sl, [r7]
   1aebc:	movlt	r9, #0
   1aec0:	blt	1af64 <ftello64@plt+0x9914>
   1aec4:	mov	r0, #7
   1aec8:	b	1ae8c <ftello64@plt+0x983c>
   1aecc:	ldrb	r3, [r4, #76]	; 0x4c
   1aed0:	cmp	r3, #0
   1aed4:	beq	1af90 <ftello64@plt+0x9940>
   1aed8:	ldr	r3, [r4, #28]
   1aedc:	cmp	r5, r3
   1aee0:	beq	1aef4 <ftello64@plt+0x98a4>
   1aee4:	ldr	r3, [r4, #8]
   1aee8:	ldr	r3, [r3, r5, lsl #2]
   1aeec:	cmn	r3, #1
   1aef0:	beq	1af80 <ftello64@plt+0x9930>
   1aef4:	ldr	r3, [r4]
   1aef8:	ldr	r2, [r4, #12]
   1aefc:	ldr	r1, [r2, r5, lsl #2]
   1af00:	ldr	r2, [r4, #24]
   1af04:	add	r3, r3, r1
   1af08:	ldrb	r8, [r3, r2]
   1af0c:	tst	r8, #128	; 0x80
   1af10:	bne	1af80 <ftello64@plt+0x9930>
   1af14:	mov	r1, r5
   1af18:	mov	r0, r4
   1af1c:	bl	185c0 <ftello64@plt+0x6f70>
   1af20:	add	r0, r5, r0
   1af24:	str	r0, [r4, #40]	; 0x28
   1af28:	ldr	r3, [r4, #40]	; 0x28
   1af2c:	ldr	r2, [r4, #56]	; 0x38
   1af30:	cmp	r2, r3
   1af34:	ble	1aec4 <ftello64@plt+0x9874>
   1af38:	cmp	sl, r8
   1af3c:	ldr	r2, [r6, #4]
   1af40:	bne	1af54 <ftello64@plt+0x9904>
   1af44:	ldr	r1, [r4, #4]
   1af48:	ldrb	r1, [r1, r3]
   1af4c:	cmp	r1, #93	; 0x5d
   1af50:	beq	1afac <ftello64@plt+0x995c>
   1af54:	strb	r8, [r2, r9]
   1af58:	add	r9, r9, #1
   1af5c:	cmp	r9, #32
   1af60:	beq	1aec4 <ftello64@plt+0x9874>
   1af64:	ldrb	r3, [r7, #4]
   1af68:	ldr	r5, [r4, #40]	; 0x28
   1af6c:	cmp	r3, #30
   1af70:	bne	1af80 <ftello64@plt+0x9930>
   1af74:	ldrb	r3, [r4, #75]	; 0x4b
   1af78:	cmp	r3, #0
   1af7c:	bne	1aecc <ftello64@plt+0x987c>
   1af80:	add	r2, r5, #1
   1af84:	ldr	r3, [r4, #4]
   1af88:	str	r2, [r4, #40]	; 0x28
   1af8c:	b	1afa4 <ftello64@plt+0x9954>
   1af90:	ldr	r0, [r4]
   1af94:	add	r2, r5, #1
   1af98:	ldr	r3, [r4, #24]
   1af9c:	str	r2, [r4, #40]	; 0x28
   1afa0:	add	r5, r0, r5
   1afa4:	ldrb	r8, [r3, r5]
   1afa8:	b	1af28 <ftello64@plt+0x98d8>
   1afac:	add	r3, r3, #1
   1afb0:	mov	r0, #0
   1afb4:	str	r3, [r4, #40]	; 0x28
   1afb8:	strb	r0, [r2, r9]
   1afbc:	ldrb	r3, [r7, #4]
   1afc0:	cmp	r3, #28
   1afc4:	beq	1afe4 <ftello64@plt+0x9994>
   1afc8:	cmp	r3, #30
   1afcc:	beq	1afec <ftello64@plt+0x999c>
   1afd0:	cmp	r3, #26
   1afd4:	moveq	r3, #3
   1afd8:	bne	1ae8c <ftello64@plt+0x983c>
   1afdc:	str	r3, [r6]
   1afe0:	b	1ae8c <ftello64@plt+0x983c>
   1afe4:	mov	r3, #2
   1afe8:	b	1afdc <ftello64@plt+0x998c>
   1afec:	mov	r3, #4
   1aff0:	b	1afdc <ftello64@plt+0x998c>
   1aff4:	ldrb	r3, [sp, #44]	; 0x2c
   1aff8:	cmp	r2, #22
   1affc:	orrne	r3, r3, #1
   1b000:	cmp	r3, #0
   1b004:	bne	1b028 <ftello64@plt+0x99d8>
   1b008:	mov	r1, r4
   1b00c:	mov	r0, sp
   1b010:	ldr	r2, [sp, #40]	; 0x28
   1b014:	bl	16554 <ftello64@plt+0x4f04>
   1b018:	ldrb	r3, [sp, #4]
   1b01c:	cmp	r3, #21
   1b020:	movne	r0, #11
   1b024:	bne	1ae8c <ftello64@plt+0x983c>
   1b028:	ldrb	r3, [r7]
   1b02c:	mov	r0, #0
   1b030:	str	r0, [r6]
   1b034:	strb	r3, [r6, #4]
   1b038:	b	1ae8c <ftello64@plt+0x983c>
   1b03c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b040:	mov	fp, #0
   1b044:	sub	sp, sp, #14400	; 0x3840
   1b048:	sub	sp, sp, #4
   1b04c:	mov	sl, r0
   1b050:	add	r0, sp, #64	; 0x40
   1b054:	mov	r9, r1
   1b058:	str	fp, [r1, #44]	; 0x2c
   1b05c:	str	fp, [r1, #48]	; 0x30
   1b060:	bl	16e6c <ftello64@plt+0x581c>
   1b064:	str	fp, [sp, #4]
   1b068:	ldr	r2, [sp, #4]
   1b06c:	ldr	r3, [r9, #8]
   1b070:	cmp	r2, r3
   1b074:	blt	1b0a8 <ftello64@plt+0x9a58>
   1b078:	cmp	fp, #0
   1b07c:	bgt	1b4c8 <ftello64@plt+0x9e78>
   1b080:	bne	1b4b0 <ftello64@plt+0x9e60>
   1b084:	mov	r1, #256	; 0x100
   1b088:	mov	r0, #4
   1b08c:	bl	220e8 <ftello64@plt+0x10a98>
   1b090:	str	r0, [r9, #44]	; 0x2c
   1b094:	adds	r0, r0, #0
   1b098:	movne	r0, #1
   1b09c:	add	sp, sp, #14400	; 0x3840
   1b0a0:	add	sp, sp, #4
   1b0a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b0a8:	ldr	r3, [sp, #4]
   1b0ac:	ldr	r2, [sp, #4]
   1b0b0:	lsl	r3, r3, #2
   1b0b4:	str	r3, [sp, #12]
   1b0b8:	ldr	r3, [r9, #12]
   1b0bc:	ldr	r2, [r3, r2, lsl #2]
   1b0c0:	ldr	r3, [sl]
   1b0c4:	add	r1, r3, r2, lsl #3
   1b0c8:	ldrb	r5, [r1, #4]
   1b0cc:	str	r1, [sp, #8]
   1b0d0:	ldr	r4, [r1, #4]
   1b0d4:	cmp	r5, #1
   1b0d8:	ubfx	r4, r4, #8, #10
   1b0dc:	bne	1b134 <ftello64@plt+0x9ae4>
   1b0e0:	ldrb	r1, [r3, r2, lsl #3]
   1b0e4:	add	r0, sp, #64	; 0x40
   1b0e8:	bl	162c8 <ftello64@plt+0x4c78>
   1b0ec:	cmp	r4, #0
   1b0f0:	beq	1b1d4 <ftello64@plt+0x9b84>
   1b0f4:	tst	r4, #32
   1b0f8:	beq	1b120 <ftello64@plt+0x9ad0>
   1b0fc:	ldr	r6, [sp, #64]	; 0x40
   1b100:	add	r0, sp, #64	; 0x40
   1b104:	bl	16e6c <ftello64@plt+0x581c>
   1b108:	and	r6, r6, #1024	; 0x400
   1b10c:	cmp	r6, #0
   1b110:	beq	1b250 <ftello64@plt+0x9c00>
   1b114:	ldr	r3, [sp, #64]	; 0x40
   1b118:	orr	r3, r3, #1024	; 0x400
   1b11c:	str	r3, [sp, #64]	; 0x40
   1b120:	tst	r4, #128	; 0x80
   1b124:	beq	1b1c4 <ftello64@plt+0x9b74>
   1b128:	add	r0, sp, #64	; 0x40
   1b12c:	bl	16e6c <ftello64@plt+0x581c>
   1b130:	b	1b250 <ftello64@plt+0x9c00>
   1b134:	cmp	r5, #3
   1b138:	bne	1b14c <ftello64@plt+0x9afc>
   1b13c:	add	r0, sp, #64	; 0x40
   1b140:	ldr	r1, [r3, r2, lsl #3]
   1b144:	bl	16334 <ftello64@plt+0x4ce4>
   1b148:	b	1b0ec <ftello64@plt+0x9a9c>
   1b14c:	cmp	r5, #5
   1b150:	bne	1b1a8 <ftello64@plt+0x9b58>
   1b154:	ldr	r3, [sl, #92]	; 0x5c
   1b158:	cmp	r3, #1
   1b15c:	ble	1b194 <ftello64@plt+0x9b44>
   1b160:	add	r0, sp, #64	; 0x40
   1b164:	ldr	r1, [sl, #60]	; 0x3c
   1b168:	bl	16334 <ftello64@plt+0x4ce4>
   1b16c:	ldr	r2, [sl, #128]	; 0x80
   1b170:	tst	r2, #64	; 0x40
   1b174:	ldreq	r3, [sp, #64]	; 0x40
   1b178:	biceq	r3, r3, #1024	; 0x400
   1b17c:	streq	r3, [sp, #64]	; 0x40
   1b180:	tst	r2, #128	; 0x80
   1b184:	ldrne	r3, [sp, #64]	; 0x40
   1b188:	bicne	r3, r3, #1
   1b18c:	strne	r3, [sp, #64]	; 0x40
   1b190:	b	1b0ec <ftello64@plt+0x9a9c>
   1b194:	mov	r2, #32
   1b198:	mvn	r1, #0
   1b19c:	add	r0, sp, #64	; 0x40
   1b1a0:	bl	1150c <memset@plt>
   1b1a4:	b	1b16c <ftello64@plt+0x9b1c>
   1b1a8:	cmp	r5, #7
   1b1ac:	bne	1b250 <ftello64@plt+0x9c00>
   1b1b0:	mvn	r2, #0
   1b1b4:	mvn	r3, #0
   1b1b8:	strd	r2, [sp, #64]	; 0x40
   1b1bc:	strd	r2, [sp, #72]	; 0x48
   1b1c0:	b	1b16c <ftello64@plt+0x9b1c>
   1b1c4:	tst	r4, #4
   1b1c8:	bne	1b1e4 <ftello64@plt+0x9b94>
   1b1cc:	tst	r4, #8
   1b1d0:	bne	1b288 <ftello64@plt+0x9c38>
   1b1d4:	add	r4, sp, #6208	; 0x1840
   1b1d8:	mov	r6, #0
   1b1dc:	add	r4, r4, #28
   1b1e0:	b	1b444 <ftello64@plt+0x9df4>
   1b1e4:	cmp	r5, #1
   1b1e8:	bne	1b1fc <ftello64@plt+0x9bac>
   1b1ec:	ldr	r3, [sp, #8]
   1b1f0:	ldrb	r3, [r3, #6]
   1b1f4:	tst	r3, #64	; 0x40
   1b1f8:	beq	1b128 <ftello64@plt+0x9ad8>
   1b1fc:	ldr	r3, [sl, #92]	; 0x5c
   1b200:	add	r2, sl, #96	; 0x60
   1b204:	cmp	r3, #1
   1b208:	add	r3, sp, #64	; 0x40
   1b20c:	ble	1b260 <ftello64@plt+0x9c10>
   1b210:	ldr	ip, [sl, #60]	; 0x3c
   1b214:	add	lr, sl, #128	; 0x80
   1b218:	mov	r0, #0
   1b21c:	sub	ip, ip, #4
   1b220:	ldr	r1, [ip, #4]!
   1b224:	ldr	r6, [r2], #4
   1b228:	ldr	r7, [r3]
   1b22c:	mvn	r1, r1
   1b230:	orr	r1, r1, r6
   1b234:	cmp	lr, r2
   1b238:	and	r1, r1, r7
   1b23c:	orr	r0, r0, r1
   1b240:	str	r1, [r3], #4
   1b244:	bne	1b220 <ftello64@plt+0x9bd0>
   1b248:	cmp	r0, #0
   1b24c:	bne	1b1cc <ftello64@plt+0x9b7c>
   1b250:	ldr	r3, [sp, #4]
   1b254:	add	r3, r3, #1
   1b258:	str	r3, [sp, #4]
   1b25c:	b	1b068 <ftello64@plt+0x9a18>
   1b260:	add	ip, sl, #128	; 0x80
   1b264:	mov	r0, #0
   1b268:	ldr	lr, [r2], #4
   1b26c:	ldr	r1, [r3]
   1b270:	cmp	r2, ip
   1b274:	and	r1, r1, lr
   1b278:	orr	r0, r0, r1
   1b27c:	str	r1, [r3], #4
   1b280:	bne	1b268 <ftello64@plt+0x9c18>
   1b284:	b	1b248 <ftello64@plt+0x9bf8>
   1b288:	cmp	r5, #1
   1b28c:	bne	1b2a0 <ftello64@plt+0x9c50>
   1b290:	ldr	r3, [sp, #8]
   1b294:	ldrb	r3, [r3, #6]
   1b298:	tst	r3, #64	; 0x40
   1b29c:	bne	1b128 <ftello64@plt+0x9ad8>
   1b2a0:	ldr	r3, [sl, #92]	; 0x5c
   1b2a4:	add	r2, sl, #96	; 0x60
   1b2a8:	cmp	r3, #1
   1b2ac:	add	r3, sp, #64	; 0x40
   1b2b0:	ble	1b2f4 <ftello64@plt+0x9ca4>
   1b2b4:	ldr	r0, [sl, #60]	; 0x3c
   1b2b8:	add	lr, sl, #128	; 0x80
   1b2bc:	mov	r1, #0
   1b2c0:	sub	r0, r0, #4
   1b2c4:	ldr	ip, [r2], #4
   1b2c8:	ldr	r4, [r0, #4]!
   1b2cc:	ldr	r6, [r3]
   1b2d0:	cmp	lr, r2
   1b2d4:	and	ip, ip, r4
   1b2d8:	bic	ip, r6, ip
   1b2dc:	orr	r1, r1, ip
   1b2e0:	str	ip, [r3], #4
   1b2e4:	bne	1b2c4 <ftello64@plt+0x9c74>
   1b2e8:	cmp	r1, #0
   1b2ec:	beq	1b250 <ftello64@plt+0x9c00>
   1b2f0:	b	1b1d4 <ftello64@plt+0x9b84>
   1b2f4:	add	ip, sl, #128	; 0x80
   1b2f8:	mov	r1, #0
   1b2fc:	ldr	lr, [r2], #4
   1b300:	ldr	r0, [r3]
   1b304:	cmp	r2, ip
   1b308:	bic	r0, r0, lr
   1b30c:	orr	r1, r1, r0
   1b310:	str	r0, [r3], #4
   1b314:	bne	1b2fc <ftello64@plt+0x9cac>
   1b318:	b	1b2e8 <ftello64@plt+0x9c98>
   1b31c:	cmp	r5, #1
   1b320:	sub	r0, r4, #28
   1b324:	bne	1b33c <ftello64@plt+0x9cec>
   1b328:	ldr	r3, [sp, #8]
   1b32c:	ldrb	r1, [r3]
   1b330:	bl	162fc <ftello64@plt+0x4cac>
   1b334:	cmp	r0, #0
   1b338:	beq	1b43c <ftello64@plt+0x9dec>
   1b33c:	add	r1, sp, #64	; 0x40
   1b340:	sub	r2, r4, #32
   1b344:	add	lr, sp, #1088	; 0x440
   1b348:	mov	ip, r2
   1b34c:	mov	r7, r1
   1b350:	mov	r0, #0
   1b354:	ldr	r8, [ip, #4]!
   1b358:	ldr	r3, [r7], #4
   1b35c:	cmp	r4, ip
   1b360:	and	r3, r3, r8
   1b364:	orr	r0, r0, r3
   1b368:	str	r3, [lr], #4
   1b36c:	bne	1b354 <ftello64@plt+0x9d04>
   1b370:	cmp	r0, #0
   1b374:	beq	1b43c <ftello64@plt+0x9dec>
   1b378:	mov	r7, #0
   1b37c:	add	r8, sp, #2112	; 0x840
   1b380:	mov	r0, r7
   1b384:	ldr	ip, [r2, #4]!
   1b388:	ldr	r3, [r1]
   1b38c:	cmp	r4, r2
   1b390:	bic	lr, ip, r3
   1b394:	bic	r3, r3, ip
   1b398:	orr	r0, r0, lr
   1b39c:	orr	r7, r7, r3
   1b3a0:	str	lr, [r8], #4
   1b3a4:	str	r3, [r1], #4
   1b3a8:	bne	1b384 <ftello64@plt+0x9d34>
   1b3ac:	mov	r3, #12
   1b3b0:	add	r2, sp, #3136	; 0xc40
   1b3b4:	cmp	r0, #0
   1b3b8:	mla	r8, r3, r6, r2
   1b3bc:	beq	1b418 <ftello64@plt+0x9dc8>
   1b3c0:	add	r2, sp, #14400	; 0x3840
   1b3c4:	add	lr, sp, #2112	; 0x840
   1b3c8:	add	ip, r2, fp, lsl #5
   1b3cc:	ldm	lr!, {r0, r1, r2, r3}
   1b3d0:	sub	ip, ip, #8192	; 0x2000
   1b3d4:	stmia	ip!, {r0, r1, r2, r3}
   1b3d8:	ldm	lr, {r0, r1, r2, r3}
   1b3dc:	add	lr, sp, #1088	; 0x440
   1b3e0:	stm	ip, {r0, r1, r2, r3}
   1b3e4:	sub	ip, r4, #28
   1b3e8:	ldm	lr!, {r0, r1, r2, r3}
   1b3ec:	stmia	ip!, {r0, r1, r2, r3}
   1b3f0:	ldm	lr, {r0, r1, r2, r3}
   1b3f4:	stm	ip, {r0, r1, r2, r3}
   1b3f8:	mov	r3, #12
   1b3fc:	add	r2, sp, #3136	; 0xc40
   1b400:	mov	r1, r8
   1b404:	mla	r0, r3, fp, r2
   1b408:	bl	18c4c <ftello64@plt+0x75fc>
   1b40c:	cmp	r0, #0
   1b410:	bne	1b49c <ftello64@plt+0x9e4c>
   1b414:	add	fp, fp, #1
   1b418:	ldr	r3, [r9, #12]
   1b41c:	mov	r0, r8
   1b420:	ldr	r2, [sp, #12]
   1b424:	ldr	r1, [r3, r2]
   1b428:	bl	1976c <ftello64@plt+0x811c>
   1b42c:	cmp	r0, #0
   1b430:	beq	1b49c <ftello64@plt+0x9e4c>
   1b434:	cmp	r7, #0
   1b438:	beq	1b44c <ftello64@plt+0x9dfc>
   1b43c:	add	r6, r6, #1
   1b440:	add	r4, r4, #32
   1b444:	cmp	r6, fp
   1b448:	blt	1b31c <ftello64@plt+0x9ccc>
   1b44c:	cmp	r6, fp
   1b450:	bne	1b250 <ftello64@plt+0x9c00>
   1b454:	add	r3, sp, #14400	; 0x3840
   1b458:	add	lr, sp, #64	; 0x40
   1b45c:	add	ip, r3, fp, lsl #5
   1b460:	ldm	lr!, {r0, r1, r2, r3}
   1b464:	sub	ip, ip, #8192	; 0x2000
   1b468:	stmia	ip!, {r0, r1, r2, r3}
   1b46c:	ldm	lr, {r0, r1, r2, r3}
   1b470:	stm	ip, {r0, r1, r2, r3}
   1b474:	ldr	r3, [r9, #12]
   1b478:	ldr	r2, [sp, #12]
   1b47c:	ldr	r1, [r3, r2]
   1b480:	mov	r3, #12
   1b484:	add	r2, sp, #3136	; 0xc40
   1b488:	mla	r0, r3, fp, r2
   1b48c:	bl	16e00 <ftello64@plt+0x57b0>
   1b490:	cmp	r0, #0
   1b494:	addeq	fp, fp, #1
   1b498:	beq	1b128 <ftello64@plt+0x9ad8>
   1b49c:	add	r5, sp, #3136	; 0xc40
   1b4a0:	mov	r4, #0
   1b4a4:	cmp	r4, fp
   1b4a8:	add	r5, r5, #12
   1b4ac:	blt	1b4b8 <ftello64@plt+0x9e68>
   1b4b0:	mov	r0, #0
   1b4b4:	b	1b09c <ftello64@plt+0x9a4c>
   1b4b8:	ldr	r0, [r5, #-4]
   1b4bc:	add	r4, r4, #1
   1b4c0:	bl	142a8 <ftello64@plt+0x2c58>
   1b4c4:	b	1b4a4 <ftello64@plt+0x9e54>
   1b4c8:	add	r1, fp, #1
   1b4cc:	add	r0, sp, #20
   1b4d0:	bl	16e40 <ftello64@plt+0x57f0>
   1b4d4:	add	r4, sp, #2112	; 0x840
   1b4d8:	cmp	r0, #0
   1b4dc:	str	r0, [r4, #-2096]	; 0xfffff7d0
   1b4e0:	mov	r6, r0
   1b4e4:	beq	1b514 <ftello64@plt+0x9ec4>
   1b4e8:	ldr	r0, [sp, #28]
   1b4ec:	add	r5, sp, #3136	; 0xc40
   1b4f0:	mov	r4, #0
   1b4f4:	bl	142a8 <ftello64@plt+0x2c58>
   1b4f8:	add	r4, r4, #1
   1b4fc:	ldr	r0, [r5, #8]
   1b500:	add	r5, r5, #12
   1b504:	bl	142a8 <ftello64@plt+0x2c58>
   1b508:	cmp	r4, fp
   1b50c:	bne	1b4f8 <ftello64@plt+0x9ea8>
   1b510:	b	1b4b0 <ftello64@plt+0x9e60>
   1b514:	add	r0, sp, #32
   1b518:	mov	r5, r6
   1b51c:	bl	16e6c <ftello64@plt+0x581c>
   1b520:	add	r3, sp, #3136	; 0xc40
   1b524:	str	r6, [sp, #4]
   1b528:	mov	r8, r3
   1b52c:	str	r3, [sp, #8]
   1b530:	mov	r3, #0
   1b534:	mov	r7, r3
   1b538:	str	r3, [r4, #-2088]	; 0xfffff7d8
   1b53c:	ldr	r3, [r8, #4]
   1b540:	cmp	r3, r7
   1b544:	bgt	1b5dc <ftello64@plt+0x9f8c>
   1b548:	mov	r3, #0
   1b54c:	add	r2, sp, #20
   1b550:	mov	r1, sl
   1b554:	add	r0, sp, #16
   1b558:	bl	18e04 <ftello64@plt+0x77b4>
   1b55c:	add	r3, sp, #64	; 0x40
   1b560:	cmp	r0, #0
   1b564:	mov	r7, r0
   1b568:	str	r0, [r3, r5, lsl #2]
   1b56c:	bne	1b57c <ftello64@plt+0x9f2c>
   1b570:	ldr	r3, [r4, #-2096]	; 0xfffff7d0
   1b574:	cmp	r3, #0
   1b578:	bne	1b4e8 <ftello64@plt+0x9e98>
   1b57c:	ldrsb	r3, [r7, #52]	; 0x34
   1b580:	cmp	r3, #0
   1b584:	addge	r3, sp, #1088	; 0x440
   1b588:	strge	r7, [r4, r5, lsl #2]
   1b58c:	strge	r7, [r3, r5, lsl #2]
   1b590:	bge	1b654 <ftello64@plt+0xa004>
   1b594:	mov	r3, #1
   1b598:	add	r2, sp, #20
   1b59c:	mov	r1, sl
   1b5a0:	add	r0, sp, #16
   1b5a4:	bl	18e04 <ftello64@plt+0x77b4>
   1b5a8:	add	r3, sp, #1088	; 0x440
   1b5ac:	cmp	r0, #0
   1b5b0:	str	r0, [r3, r5, lsl #2]
   1b5b4:	bne	1b620 <ftello64@plt+0x9fd0>
   1b5b8:	ldr	r3, [r4, #-2096]	; 0xfffff7d0
   1b5bc:	cmp	r3, #0
   1b5c0:	bne	1b4e8 <ftello64@plt+0x9e98>
   1b5c4:	ldr	r3, [sl, #92]	; 0x5c
   1b5c8:	cmp	r3, #2
   1b5cc:	ldr	r3, [sp, #4]
   1b5d0:	movge	r3, #1
   1b5d4:	str	r3, [sp, #4]
   1b5d8:	b	1b628 <ftello64@plt+0x9fd8>
   1b5dc:	ldr	r3, [r8, #8]
   1b5e0:	ldr	r2, [r3, r7, lsl #2]
   1b5e4:	ldr	r3, [sl, #12]
   1b5e8:	ldr	r3, [r3, r2, lsl #2]
   1b5ec:	cmn	r3, #1
   1b5f0:	bne	1b5fc <ftello64@plt+0x9fac>
   1b5f4:	add	r7, r7, #1
   1b5f8:	b	1b53c <ftello64@plt+0x9eec>
   1b5fc:	ldr	r1, [sl, #24]
   1b600:	mov	r2, #12
   1b604:	add	r0, sp, #20
   1b608:	mla	r1, r2, r3, r1
   1b60c:	bl	19b44 <ftello64@plt+0x84f4>
   1b610:	cmp	r0, #0
   1b614:	str	r0, [r4, #-2096]	; 0xfffff7d0
   1b618:	beq	1b5f4 <ftello64@plt+0x9fa4>
   1b61c:	b	1b4e8 <ftello64@plt+0x9e98>
   1b620:	cmp	r7, r0
   1b624:	bne	1b5c4 <ftello64@plt+0x9f74>
   1b628:	mov	r3, #2
   1b62c:	add	r2, sp, #20
   1b630:	mov	r1, sl
   1b634:	add	r0, sp, #16
   1b638:	bl	18e04 <ftello64@plt+0x77b4>
   1b63c:	cmp	r0, #0
   1b640:	str	r0, [r4, r5, lsl #2]
   1b644:	bne	1b654 <ftello64@plt+0xa004>
   1b648:	ldr	r3, [r4, #-2096]	; 0xfffff7d0
   1b64c:	cmp	r3, #0
   1b650:	bne	1b4e8 <ftello64@plt+0x9e98>
   1b654:	add	r7, sp, #6208	; 0x1840
   1b658:	add	r0, sp, #32
   1b65c:	add	r1, r7, r5, lsl #5
   1b660:	add	r5, r5, #1
   1b664:	add	r8, r8, #12
   1b668:	bl	16334 <ftello64@plt+0x4ce4>
   1b66c:	cmp	r5, fp
   1b670:	bne	1b530 <ftello64@plt+0x9ee0>
   1b674:	ldr	r3, [sp, #4]
   1b678:	cmp	r3, #0
   1b67c:	bne	1b790 <ftello64@plt+0xa140>
   1b680:	mov	r1, #256	; 0x100
   1b684:	mov	r0, #4
   1b688:	bl	220e8 <ftello64@plt+0x10a98>
   1b68c:	cmp	r0, #0
   1b690:	mov	r2, r0
   1b694:	str	r0, [r9, #44]	; 0x2c
   1b698:	beq	1b4e8 <ftello64@plt+0x9e98>
   1b69c:	ldr	r0, [sp, #4]
   1b6a0:	add	r1, sp, #32
   1b6a4:	mov	r5, r7
   1b6a8:	add	r9, sl, #96	; 0x60
   1b6ac:	ldr	ip, [r1], #4
   1b6b0:	add	r4, r2, r0, lsl #7
   1b6b4:	mov	lr, #1
   1b6b8:	cmp	ip, #0
   1b6bc:	bne	1b740 <ftello64@plt+0xa0f0>
   1b6c0:	add	r0, r0, #1
   1b6c4:	add	r5, r5, #4
   1b6c8:	cmp	r0, #8
   1b6cc:	bne	1b6ac <ftello64@plt+0xa05c>
   1b6d0:	add	r5, sp, #2112	; 0x840
   1b6d4:	ldr	r3, [r5, #-2080]	; 0xfffff7e0
   1b6d8:	tst	r3, #1024	; 0x400
   1b6dc:	beq	1b70c <ftello64@plt+0xa0bc>
   1b6e0:	mov	r4, #0
   1b6e4:	mov	r1, #10
   1b6e8:	mov	r0, r7
   1b6ec:	bl	162fc <ftello64@plt+0x4cac>
   1b6f0:	cmp	r0, #0
   1b6f4:	beq	1b828 <ftello64@plt+0xa1d8>
   1b6f8:	ldr	r1, [sp, #4]
   1b6fc:	ldr	r3, [r5, r4, lsl #2]
   1b700:	cmp	r1, #0
   1b704:	strne	r3, [r2, #1064]	; 0x428
   1b708:	str	r3, [r2, #40]	; 0x28
   1b70c:	ldr	r0, [r5, #-2084]	; 0xfffff7dc
   1b710:	bl	142a8 <ftello64@plt+0x2c58>
   1b714:	ldr	r3, [sp, #8]
   1b718:	add	r6, r6, #1
   1b71c:	ldr	r0, [r3, #8]
   1b720:	bl	142a8 <ftello64@plt+0x2c58>
   1b724:	ldr	r3, [sp, #8]
   1b728:	cmp	r6, fp
   1b72c:	add	r3, r3, #12
   1b730:	str	r3, [sp, #8]
   1b734:	bne	1b714 <ftello64@plt+0xa0c4>
   1b738:	mov	r0, #1
   1b73c:	b	1b09c <ftello64@plt+0x9a4c>
   1b740:	tst	ip, #1
   1b744:	beq	1b780 <ftello64@plt+0xa130>
   1b748:	mov	r3, #0
   1b74c:	b	1b754 <ftello64@plt+0xa104>
   1b750:	add	r3, r3, #1
   1b754:	ldr	sl, [r5, r3, lsl #5]
   1b758:	tst	lr, sl
   1b75c:	beq	1b750 <ftello64@plt+0xa100>
   1b760:	ldr	sl, [r9, r0, lsl #2]
   1b764:	lsl	r3, r3, #2
   1b768:	add	r8, sp, #2112	; 0x840
   1b76c:	add	r3, r8, r3
   1b770:	tst	lr, sl
   1b774:	ldrne	r3, [r3, #-1024]	; 0xfffffc00
   1b778:	ldreq	r3, [r3, #-2048]	; 0xfffff800
   1b77c:	str	r3, [r4]
   1b780:	lsl	lr, lr, #1
   1b784:	add	r4, r4, #4
   1b788:	lsr	ip, ip, #1
   1b78c:	b	1b6b8 <ftello64@plt+0xa068>
   1b790:	mov	r1, #512	; 0x200
   1b794:	mov	r0, #4
   1b798:	bl	220e8 <ftello64@plt+0x10a98>
   1b79c:	cmp	r0, #0
   1b7a0:	mov	r2, r0
   1b7a4:	str	r0, [r9, #48]	; 0x30
   1b7a8:	beq	1b4e8 <ftello64@plt+0x9e98>
   1b7ac:	add	r3, sp, #32
   1b7b0:	add	r9, r0, #1024	; 0x400
   1b7b4:	mov	r4, r7
   1b7b8:	ldr	ip, [r3], #4
   1b7bc:	mov	lr, r0
   1b7c0:	mov	r5, #1
   1b7c4:	cmp	ip, #0
   1b7c8:	bne	1b7e0 <ftello64@plt+0xa190>
   1b7cc:	add	r0, r0, #128	; 0x80
   1b7d0:	add	r4, r4, #4
   1b7d4:	cmp	r0, r9
   1b7d8:	bne	1b7b8 <ftello64@plt+0xa168>
   1b7dc:	b	1b6d0 <ftello64@plt+0xa080>
   1b7e0:	tst	ip, #1
   1b7e4:	beq	1b818 <ftello64@plt+0xa1c8>
   1b7e8:	mov	r1, #0
   1b7ec:	b	1b7f4 <ftello64@plt+0xa1a4>
   1b7f0:	add	r1, r1, #1
   1b7f4:	ldr	sl, [r4, r1, lsl #5]
   1b7f8:	tst	r5, sl
   1b7fc:	beq	1b7f0 <ftello64@plt+0xa1a0>
   1b800:	add	r8, sp, #2112	; 0x840
   1b804:	add	r1, r8, r1, lsl #2
   1b808:	ldr	sl, [r1, #-2048]	; 0xfffff800
   1b80c:	str	sl, [lr]
   1b810:	ldr	r1, [r1, #-1024]	; 0xfffffc00
   1b814:	str	r1, [lr, #1024]	; 0x400
   1b818:	lsl	r5, r5, #1
   1b81c:	add	lr, lr, #4
   1b820:	lsr	ip, ip, #1
   1b824:	b	1b7c4 <ftello64@plt+0xa174>
   1b828:	add	r4, r4, #1
   1b82c:	add	r7, r7, #32
   1b830:	cmp	r4, fp
   1b834:	bne	1b6e4 <ftello64@plt+0xa094>
   1b838:	b	1b70c <ftello64@plt+0xa0bc>
   1b83c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b840:	sub	sp, sp, #28
   1b844:	mov	r8, r0
   1b848:	add	r5, sp, #12
   1b84c:	mov	r4, r1
   1b850:	mov	r0, r5
   1b854:	mov	r9, r2
   1b858:	ldr	r1, [r1, #4]
   1b85c:	mov	sl, r3
   1b860:	bl	16e40 <ftello64@plt+0x57f0>
   1b864:	subs	r6, r0, #0
   1b868:	moveq	r7, r6
   1b86c:	beq	1b910 <ftello64@plt+0xa2c0>
   1b870:	mov	r0, r6
   1b874:	add	sp, sp, #28
   1b878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b87c:	ldr	r2, [r0, r7, lsl #2]
   1b880:	mov	r3, #12
   1b884:	ldr	r1, [r8, #24]
   1b888:	mla	r1, r3, r2, r1
   1b88c:	mov	r3, #0
   1b890:	ldr	lr, [r1, #4]
   1b894:	cmp	r3, lr
   1b898:	blt	1b8bc <ftello64@plt+0xa26c>
   1b89c:	mov	r0, r5
   1b8a0:	bl	19b44 <ftello64@plt+0x84f4>
   1b8a4:	subs	fp, r0, #0
   1b8a8:	beq	1b90c <ftello64@plt+0xa2bc>
   1b8ac:	ldr	r0, [sp, #20]
   1b8b0:	mov	r6, fp
   1b8b4:	bl	142a8 <ftello64@plt+0x2c58>
   1b8b8:	b	1b870 <ftello64@plt+0xa220>
   1b8bc:	ldr	r0, [r1, #8]
   1b8c0:	ldr	ip, [r8]
   1b8c4:	ldr	r0, [r0, r3, lsl #2]
   1b8c8:	add	fp, ip, r0, lsl #3
   1b8cc:	ldrb	fp, [fp, #4]
   1b8d0:	cmp	sl, fp
   1b8d4:	bne	1b8e4 <ftello64@plt+0xa294>
   1b8d8:	ldr	ip, [ip, r0, lsl #3]
   1b8dc:	cmp	r9, ip
   1b8e0:	beq	1b8ec <ftello64@plt+0xa29c>
   1b8e4:	add	r3, r3, #1
   1b8e8:	b	1b894 <ftello64@plt+0xa244>
   1b8ec:	cmn	r0, #1
   1b8f0:	beq	1b89c <ftello64@plt+0xa24c>
   1b8f4:	mov	r3, r9
   1b8f8:	mov	r1, r5
   1b8fc:	str	sl, [sp]
   1b900:	mov	r0, r8
   1b904:	bl	19a54 <ftello64@plt+0x8404>
   1b908:	b	1b8a4 <ftello64@plt+0xa254>
   1b90c:	add	r7, r7, #1
   1b910:	ldr	r3, [r4, #4]
   1b914:	ldr	r0, [r4, #8]
   1b918:	cmp	r3, r7
   1b91c:	bgt	1b87c <ftello64@plt+0xa22c>
   1b920:	bl	142a8 <ftello64@plt+0x2c58>
   1b924:	ldm	r5, {r0, r1, r2}
   1b928:	stm	r4, {r0, r1, r2}
   1b92c:	b	1b870 <ftello64@plt+0xa220>
   1b930:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b934:	mov	r3, #0
   1b938:	ldr	r4, [r2, #4]
   1b93c:	str	r3, [r0]
   1b940:	cmp	r4, r3
   1b944:	movne	r7, r4
   1b948:	bne	1b968 <ftello64@plt+0xa318>
   1b94c:	mov	r0, r4
   1b950:	add	sp, sp, #4
   1b954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b958:	ldr	ip, [r2, #8]
   1b95c:	ldr	ip, [ip, r3, lsl #2]
   1b960:	add	r3, r3, #1
   1b964:	add	r7, r7, ip
   1b968:	cmp	r4, r3
   1b96c:	bgt	1b958 <ftello64@plt+0xa308>
   1b970:	ldr	r3, [r1, #68]	; 0x44
   1b974:	mov	r5, r2
   1b978:	mov	r6, r1
   1b97c:	mov	r8, r0
   1b980:	mov	r9, #0
   1b984:	and	r2, r7, r3
   1b988:	mov	r3, #12
   1b98c:	mul	r3, r3, r2
   1b990:	ldr	r2, [r1, #32]
   1b994:	ldr	sl, [r2, r3]
   1b998:	add	fp, r2, r3
   1b99c:	cmp	sl, r9
   1b9a0:	bgt	1b9e8 <ftello64@plt+0xa398>
   1b9a4:	mov	r1, #1
   1b9a8:	mov	r0, #56	; 0x38
   1b9ac:	bl	220e8 <ftello64@plt+0x10a98>
   1b9b0:	subs	r4, r0, #0
   1b9b4:	beq	1b9d8 <ftello64@plt+0xa388>
   1b9b8:	add	r9, r4, #4
   1b9bc:	mov	r1, r5
   1b9c0:	mov	r0, r9
   1b9c4:	bl	18c4c <ftello64@plt+0x75fc>
   1b9c8:	cmp	r0, #0
   1b9cc:	beq	1ba18 <ftello64@plt+0xa3c8>
   1b9d0:	mov	r0, r4
   1b9d4:	bl	142a8 <ftello64@plt+0x2c58>
   1b9d8:	mov	r3, #12
   1b9dc:	mov	r4, #0
   1b9e0:	str	r3, [r8]
   1b9e4:	b	1b94c <ftello64@plt+0xa2fc>
   1b9e8:	ldr	r3, [fp, #8]
   1b9ec:	ldr	r4, [r3, r9, lsl #2]
   1b9f0:	ldr	r3, [r4]
   1b9f4:	cmp	r3, r7
   1b9f8:	bne	1ba10 <ftello64@plt+0xa3c0>
   1b9fc:	mov	r1, r5
   1ba00:	add	r0, r4, #4
   1ba04:	bl	163f0 <ftello64@plt+0x4da0>
   1ba08:	cmp	r0, #0
   1ba0c:	bne	1b94c <ftello64@plt+0xa2fc>
   1ba10:	add	r9, r9, #1
   1ba14:	b	1b99c <ftello64@plt+0xa34c>
   1ba18:	ldr	r1, [pc, #188]	; 1badc <ftello64@plt+0xa48c>
   1ba1c:	str	r9, [r4, #40]	; 0x28
   1ba20:	ldr	lr, [r5, #4]
   1ba24:	cmp	r0, lr
   1ba28:	blt	1ba50 <ftello64@plt+0xa400>
   1ba2c:	mov	r2, r7
   1ba30:	mov	r1, r4
   1ba34:	mov	r0, r6
   1ba38:	bl	18b6c <ftello64@plt+0x751c>
   1ba3c:	cmp	r0, #0
   1ba40:	beq	1b94c <ftello64@plt+0xa2fc>
   1ba44:	mov	r0, r4
   1ba48:	bl	17850 <ftello64@plt+0x6200>
   1ba4c:	b	1b9d8 <ftello64@plt+0xa388>
   1ba50:	ldr	r3, [r5, #8]
   1ba54:	ldr	r2, [r3, r0, lsl #2]
   1ba58:	ldr	r3, [r6]
   1ba5c:	add	r3, r3, r2, lsl #3
   1ba60:	ldrb	r2, [r3, #4]
   1ba64:	cmp	r2, #1
   1ba68:	bne	1ba78 <ftello64@plt+0xa428>
   1ba6c:	ldr	ip, [r3, #4]
   1ba70:	tst	r1, ip
   1ba74:	beq	1bad4 <ftello64@plt+0xa484>
   1ba78:	ldrb	sl, [r3, #6]
   1ba7c:	cmp	r2, #2
   1ba80:	ldrb	ip, [r4, #52]	; 0x34
   1ba84:	ubfx	sl, sl, #4, #1
   1ba88:	ubfx	r9, ip, #5, #1
   1ba8c:	orr	r9, r9, sl
   1ba90:	bfi	ip, r9, #5, #1
   1ba94:	uxtbeq	r3, ip
   1ba98:	orreq	r3, r3, #16
   1ba9c:	strb	ip, [r4, #52]	; 0x34
   1baa0:	beq	1bad0 <ftello64@plt+0xa480>
   1baa4:	cmp	r2, #4
   1baa8:	ldrbeq	r3, [r4, #52]	; 0x34
   1baac:	orreq	r3, r3, #64	; 0x40
   1bab0:	beq	1bad0 <ftello64@plt+0xa480>
   1bab4:	cmp	r2, #12
   1bab8:	beq	1bac8 <ftello64@plt+0xa478>
   1babc:	ldr	r3, [r3, #4]
   1bac0:	tst	r1, r3
   1bac4:	beq	1bad4 <ftello64@plt+0xa484>
   1bac8:	ldrb	r3, [r4, #52]	; 0x34
   1bacc:	orr	r3, r3, #128	; 0x80
   1bad0:	strb	r3, [r4, #52]	; 0x34
   1bad4:	add	r0, r0, #1
   1bad8:	b	1ba24 <ftello64@plt+0xa3d4>
   1badc:	andeq	pc, r3, r0, lsl #30
   1bae0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   1bae4:	mov	r7, r0
   1bae8:	mov	r5, r1
   1baec:	mov	r8, r2
   1baf0:	mov	r6, r3
   1baf4:	mov	r4, #0
   1baf8:	cmp	r4, r6
   1bafc:	blt	1bb0c <ftello64@plt+0xa4bc>
   1bb00:	mov	r0, #0
   1bb04:	add	sp, sp, #16
   1bb08:	pop	{r4, r5, r6, r7, r8, pc}
   1bb0c:	ldr	r1, [r5, r4, lsl #2]
   1bb10:	ldr	r2, [r8, r4, lsl #2]
   1bb14:	cmp	r1, #0
   1bb18:	streq	r2, [r5, r4, lsl #2]
   1bb1c:	beq	1bb6c <ftello64@plt+0xa51c>
   1bb20:	cmp	r2, #0
   1bb24:	beq	1bb6c <ftello64@plt+0xa51c>
   1bb28:	add	r2, r2, #4
   1bb2c:	add	r1, r1, #4
   1bb30:	add	r0, sp, #4
   1bb34:	bl	18cc4 <ftello64@plt+0x7674>
   1bb38:	cmp	r0, #0
   1bb3c:	str	r0, [sp]
   1bb40:	bne	1bb04 <ftello64@plt+0xa4b4>
   1bb44:	add	r2, sp, #4
   1bb48:	mov	r1, r7
   1bb4c:	mov	r0, sp
   1bb50:	bl	1b930 <ftello64@plt+0xa2e0>
   1bb54:	str	r0, [r5, r4, lsl #2]
   1bb58:	ldr	r0, [sp, #12]
   1bb5c:	bl	142a8 <ftello64@plt+0x2c58>
   1bb60:	ldr	r0, [sp]
   1bb64:	cmp	r0, #0
   1bb68:	bne	1bb04 <ftello64@plt+0xa4b4>
   1bb6c:	add	r4, r4, #1
   1bb70:	b	1baf8 <ftello64@plt+0xa4a8>
   1bb74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bb78:	sub	sp, sp, #36	; 0x24
   1bb7c:	mov	r8, r1
   1bb80:	mov	r1, r2
   1bb84:	mov	r6, r0
   1bb88:	mov	r9, r2
   1bb8c:	str	r3, [sp, #4]
   1bb90:	bl	168d4 <ftello64@plt+0x5284>
   1bb94:	cmn	r0, #1
   1bb98:	bne	1bba8 <ftello64@plt+0xa558>
   1bb9c:	mov	r0, #0
   1bba0:	add	sp, sp, #36	; 0x24
   1bba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bba8:	mov	r3, #24
   1bbac:	ldr	r7, [r6, #84]	; 0x54
   1bbb0:	mla	r3, r0, r3, r3
   1bbb4:	str	r3, [sp, #8]
   1bbb8:	ldr	r3, [sp, #8]
   1bbbc:	mov	fp, #12
   1bbc0:	ldr	r4, [r6, #116]	; 0x74
   1bbc4:	add	r4, r4, r3
   1bbc8:	ldr	sl, [r4, #-24]	; 0xffffffe8
   1bbcc:	mov	r0, r8
   1bbd0:	mov	r1, sl
   1bbd4:	bl	16468 <ftello64@plt+0x4e18>
   1bbd8:	cmp	r0, #0
   1bbdc:	beq	1bd28 <ftello64@plt+0xa6d8>
   1bbe0:	ldr	r2, [r4, #-16]
   1bbe4:	ldr	r5, [r4, #-12]
   1bbe8:	add	r5, r9, r5
   1bbec:	sub	r5, r5, r2
   1bbf0:	cmp	r9, r5
   1bbf4:	bne	1bc80 <ftello64@plt+0xa630>
   1bbf8:	ldr	r2, [r7, #20]
   1bbfc:	mov	r0, r8
   1bc00:	mla	r3, fp, sl, r2
   1bc04:	ldr	r3, [r3, #8]
   1bc08:	ldr	r5, [r3]
   1bc0c:	mov	r1, r5
   1bc10:	bl	16468 <ftello64@plt+0x4e18>
   1bc14:	cmp	r0, #0
   1bc18:	bne	1bd28 <ftello64@plt+0xa6d8>
   1bc1c:	add	r0, sp, #20
   1bc20:	bl	16e00 <ftello64@plt+0x57b0>
   1bc24:	add	r1, sp, #20
   1bc28:	str	r0, [sp, #16]
   1bc2c:	mov	r0, r7
   1bc30:	ldr	r2, [sp, #4]
   1bc34:	ldr	r3, [sp, #72]	; 0x48
   1bc38:	bl	1b83c <ftello64@plt+0xa1ec>
   1bc3c:	mov	r4, r0
   1bc40:	add	r1, sp, #20
   1bc44:	mov	r0, r8
   1bc48:	bl	19b44 <ftello64@plt+0x84f4>
   1bc4c:	mov	r5, r0
   1bc50:	ldr	r0, [sp, #28]
   1bc54:	bl	142a8 <ftello64@plt+0x2c58>
   1bc58:	ldr	r0, [sp, #16]
   1bc5c:	orr	r3, r4, r5
   1bc60:	orrs	r3, r3, r0
   1bc64:	beq	1bbb8 <ftello64@plt+0xa568>
   1bc68:	cmp	r0, #0
   1bc6c:	bne	1bba0 <ftello64@plt+0xa550>
   1bc70:	cmp	r4, #0
   1bc74:	movne	r0, r4
   1bc78:	moveq	r0, r5
   1bc7c:	b	1bba0 <ftello64@plt+0xa550>
   1bc80:	ldr	r3, [r6, #100]	; 0x64
   1bc84:	ldr	r2, [r7, #12]
   1bc88:	ldr	r3, [r3, r5, lsl #2]
   1bc8c:	ldr	sl, [r2, sl, lsl #2]
   1bc90:	cmp	r3, #0
   1bc94:	beq	1bd54 <ftello64@plt+0xa704>
   1bc98:	add	r3, r3, #4
   1bc9c:	mov	r1, sl
   1bca0:	mov	r0, r3
   1bca4:	str	r3, [sp, #12]
   1bca8:	bl	16468 <ftello64@plt+0x4e18>
   1bcac:	cmp	r0, #0
   1bcb0:	bne	1bd28 <ftello64@plt+0xa6d8>
   1bcb4:	ldr	r3, [sp, #12]
   1bcb8:	add	r0, sp, #20
   1bcbc:	mov	r1, r3
   1bcc0:	bl	18c4c <ftello64@plt+0x75fc>
   1bcc4:	mov	r1, sl
   1bcc8:	str	r0, [sp, #16]
   1bccc:	add	r0, sp, #20
   1bcd0:	bl	1976c <ftello64@plt+0x811c>
   1bcd4:	ldr	r3, [sp, #16]
   1bcd8:	eor	r0, r0, #1
   1bcdc:	cmp	r3, #0
   1bce0:	orrne	r0, r0, #1
   1bce4:	tst	r0, #255	; 0xff
   1bce8:	bne	1bd3c <ftello64@plt+0xa6ec>
   1bcec:	ldr	sl, [r6, #100]	; 0x64
   1bcf0:	add	r2, sp, #20
   1bcf4:	mov	r1, r7
   1bcf8:	add	r0, sp, #16
   1bcfc:	bl	1b930 <ftello64@plt+0xa2e0>
   1bd00:	str	r0, [sl, r5, lsl #2]
   1bd04:	ldr	r0, [sp, #28]
   1bd08:	bl	142a8 <ftello64@plt+0x2c58>
   1bd0c:	ldr	r3, [r6, #100]	; 0x64
   1bd10:	ldr	r3, [r3, r5, lsl #2]
   1bd14:	cmp	r3, #0
   1bd18:	bne	1bd28 <ftello64@plt+0xa6d8>
   1bd1c:	ldr	r0, [sp, #16]
   1bd20:	cmp	r0, #0
   1bd24:	bne	1bba0 <ftello64@plt+0xa550>
   1bd28:	add	r4, r4, #24
   1bd2c:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1bd30:	cmp	r3, #0
   1bd34:	bne	1bbc8 <ftello64@plt+0xa578>
   1bd38:	b	1bb9c <ftello64@plt+0xa54c>
   1bd3c:	ldr	r0, [sp, #28]
   1bd40:	bl	142a8 <ftello64@plt+0x2c58>
   1bd44:	ldr	r0, [sp, #16]
   1bd48:	cmp	r0, #0
   1bd4c:	moveq	r0, #12
   1bd50:	b	1bba0 <ftello64@plt+0xa550>
   1bd54:	mov	r1, sl
   1bd58:	add	r0, sp, #20
   1bd5c:	bl	16e00 <ftello64@plt+0x57b0>
   1bd60:	cmp	r0, #0
   1bd64:	str	r0, [sp, #16]
   1bd68:	beq	1bcec <ftello64@plt+0xa69c>
   1bd6c:	b	1bba0 <ftello64@plt+0xa550>
   1bd70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd74:	mov	r9, r3
   1bd78:	sub	sp, sp, #84	; 0x54
   1bd7c:	mov	sl, #0
   1bd80:	mov	r4, r0
   1bd84:	mov	r7, r1
   1bd88:	mov	r6, r2
   1bd8c:	ldr	r3, [r0, #84]	; 0x54
   1bd90:	ldr	r5, [r0, #120]	; 0x78
   1bd94:	ldr	r8, [r1, #4]
   1bd98:	str	r3, [sp, #12]
   1bd9c:	ldr	r3, [r3]
   1bda0:	str	sl, [sp, #48]	; 0x30
   1bda4:	ldr	r3, [r3, r2, lsl #3]
   1bda8:	str	r3, [sp, #16]
   1bdac:	ldr	r3, [sp, #124]	; 0x7c
   1bdb0:	add	r5, r3, r5
   1bdb4:	cmp	r5, r8
   1bdb8:	blt	1be14 <ftello64@plt+0xa7c4>
   1bdbc:	mvn	r3, #-2147483648	; 0x80000000
   1bdc0:	add	r5, r5, #1
   1bdc4:	sub	r3, r3, r8
   1bdc8:	cmp	r3, r5
   1bdcc:	bge	1bddc <ftello64@plt+0xa78c>
   1bdd0:	mov	r0, #12
   1bdd4:	add	sp, sp, #84	; 0x54
   1bdd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bddc:	add	fp, r8, r5
   1bde0:	cmn	fp, #-1073741823	; 0xc0000001
   1bde4:	bhi	1bdd0 <ftello64@plt+0xa780>
   1bde8:	lsl	r1, fp, #2
   1bdec:	ldr	r0, [r7, #8]
   1bdf0:	bl	22168 <ftello64@plt+0x10b18>
   1bdf4:	cmp	r0, #0
   1bdf8:	beq	1bdd0 <ftello64@plt+0xa780>
   1bdfc:	lsl	r2, r5, #2
   1be00:	mov	r1, sl
   1be04:	str	fp, [r7, #4]
   1be08:	str	r0, [r7, #8]
   1be0c:	add	r0, r0, r8, lsl #2
   1be10:	bl	1150c <memset@plt>
   1be14:	ldr	r5, [r7]
   1be18:	mov	r0, r4
   1be1c:	ldr	r3, [r4, #100]	; 0x64
   1be20:	ldr	sl, [r7, #8]
   1be24:	cmp	r5, #0
   1be28:	moveq	r5, r9
   1be2c:	ldr	r2, [r4, #88]	; 0x58
   1be30:	str	r3, [sp, #32]
   1be34:	sub	r1, r5, #1
   1be38:	ldr	r3, [r4, #40]	; 0x28
   1be3c:	str	r5, [r4, #40]	; 0x28
   1be40:	str	sl, [r4, #100]	; 0x64
   1be44:	str	r3, [sp, #36]	; 0x24
   1be48:	bl	19e90 <ftello64@plt+0x8840>
   1be4c:	cmp	r5, r9
   1be50:	mov	r8, r0
   1be54:	bne	1bed0 <ftello64@plt+0xa880>
   1be58:	mov	r1, r6
   1be5c:	add	r0, sp, #56	; 0x38
   1be60:	bl	16e00 <ftello64@plt+0x57b0>
   1be64:	cmp	r0, #0
   1be68:	str	r0, [sp, #48]	; 0x30
   1be6c:	bne	1bdd4 <ftello64@plt+0xa784>
   1be70:	add	r1, sp, #56	; 0x38
   1be74:	ldr	r0, [sp, #12]
   1be78:	ldr	r2, [sp, #16]
   1be7c:	ldr	r3, [sp, #128]	; 0x80
   1be80:	bl	1b83c <ftello64@plt+0xa1ec>
   1be84:	cmp	r0, #0
   1be88:	str	r0, [sp, #48]	; 0x30
   1be8c:	bne	1bfc0 <ftello64@plt+0xa970>
   1be90:	ldr	r3, [sp, #60]	; 0x3c
   1be94:	cmp	r3, #0
   1be98:	bne	1bf98 <ftello64@plt+0xa948>
   1be9c:	mov	r3, r8
   1bea0:	add	r2, sp, #56	; 0x38
   1bea4:	ldr	r1, [sp, #12]
   1bea8:	add	r0, sp, #48	; 0x30
   1beac:	bl	18e04 <ftello64@plt+0x77b4>
   1beb0:	subs	r6, r0, #0
   1beb4:	bne	1bec4 <ftello64@plt+0xa874>
   1beb8:	ldr	r3, [sp, #48]	; 0x30
   1bebc:	cmp	r3, #0
   1bec0:	bne	1bfc0 <ftello64@plt+0xa970>
   1bec4:	ldr	r3, [r4, #100]	; 0x64
   1bec8:	str	r6, [r3, r5, lsl #2]
   1becc:	b	1bf0c <ftello64@plt+0xa8bc>
   1bed0:	ldr	r6, [sl, r5, lsl #2]
   1bed4:	cmp	r6, #0
   1bed8:	beq	1bf7c <ftello64@plt+0xa92c>
   1bedc:	ldrb	r3, [r6, #52]	; 0x34
   1bee0:	tst	r3, #64	; 0x40
   1bee4:	beq	1bf7c <ftello64@plt+0xa92c>
   1bee8:	add	r1, r6, #4
   1beec:	add	r0, sp, #56	; 0x38
   1bef0:	bl	18c4c <ftello64@plt+0x75fc>
   1bef4:	cmp	r0, #0
   1bef8:	str	r0, [sp, #48]	; 0x30
   1befc:	bne	1bdd4 <ftello64@plt+0xa784>
   1bf00:	ldrb	r3, [r6, #52]	; 0x34
   1bf04:	tst	r3, #64	; 0x40
   1bf08:	bne	1be90 <ftello64@plt+0xa840>
   1bf0c:	mov	fp, #0
   1bf10:	mov	r8, fp
   1bf14:	ldr	r3, [sp, #124]	; 0x7c
   1bf18:	cmp	r5, r3
   1bf1c:	bge	1bf2c <ftello64@plt+0xa8dc>
   1bf20:	ldr	r3, [r4, #120]	; 0x78
   1bf24:	cmp	r3, fp
   1bf28:	bge	1bfd0 <ftello64@plt+0xa980>
   1bf2c:	ldr	r0, [sp, #64]	; 0x40
   1bf30:	bl	142a8 <ftello64@plt+0x2c58>
   1bf34:	ldr	r3, [r4, #100]	; 0x64
   1bf38:	ldr	r2, [sp, #124]	; 0x7c
   1bf3c:	ldr	r0, [r3, r2, lsl #2]
   1bf40:	str	r5, [r7]
   1bf44:	ldr	r3, [sp, #32]
   1bf48:	cmp	r0, #0
   1bf4c:	addne	r0, r0, #4
   1bf50:	str	r3, [r4, #100]	; 0x64
   1bf54:	cmp	r0, #0
   1bf58:	ldr	r3, [sp, #36]	; 0x24
   1bf5c:	moveq	r0, #1
   1bf60:	str	r3, [r4, #40]	; 0x28
   1bf64:	beq	1bdd4 <ftello64@plt+0xa784>
   1bf68:	ldr	r1, [sp, #120]	; 0x78
   1bf6c:	bl	16468 <ftello64@plt+0x4e18>
   1bf70:	clz	r0, r0
   1bf74:	lsr	r0, r0, #5
   1bf78:	b	1bdd4 <ftello64@plt+0xa784>
   1bf7c:	mov	r3, #0
   1bf80:	cmp	r6, r3
   1bf84:	str	r3, [sp, #56]	; 0x38
   1bf88:	str	r3, [sp, #60]	; 0x3c
   1bf8c:	str	r3, [sp, #64]	; 0x40
   1bf90:	bne	1bf00 <ftello64@plt+0xa8b0>
   1bf94:	b	1bf0c <ftello64@plt+0xa8bc>
   1bf98:	ldr	r3, [sp, #128]	; 0x80
   1bf9c:	mov	r2, r5
   1bfa0:	add	r1, sp, #56	; 0x38
   1bfa4:	mov	r0, r4
   1bfa8:	str	r3, [sp]
   1bfac:	ldr	r3, [sp, #16]
   1bfb0:	bl	1bb74 <ftello64@plt+0xa524>
   1bfb4:	cmp	r0, #0
   1bfb8:	str	r0, [sp, #48]	; 0x30
   1bfbc:	beq	1be9c <ftello64@plt+0xa84c>
   1bfc0:	ldr	r0, [sp, #64]	; 0x40
   1bfc4:	bl	142a8 <ftello64@plt+0x2c58>
   1bfc8:	ldr	r0, [sp, #48]	; 0x30
   1bfcc:	b	1bdd4 <ftello64@plt+0xa784>
   1bfd0:	add	r3, r5, #1
   1bfd4:	add	r2, r5, #1
   1bfd8:	str	r3, [sp, #40]	; 0x28
   1bfdc:	ldr	r3, [r4, #100]	; 0x64
   1bfe0:	str	r8, [sp, #60]	; 0x3c
   1bfe4:	ldr	r1, [r3, r2, lsl #2]
   1bfe8:	cmp	r1, #0
   1bfec:	beq	1c008 <ftello64@plt+0xa9b8>
   1bff0:	add	r1, r1, #4
   1bff4:	add	r0, sp, #56	; 0x38
   1bff8:	bl	19b44 <ftello64@plt+0x84f4>
   1bffc:	cmp	r0, #0
   1c000:	str	r0, [sp, #48]	; 0x30
   1c004:	bne	1bfc0 <ftello64@plt+0xa970>
   1c008:	cmp	r6, #0
   1c00c:	beq	1c120 <ftello64@plt+0xaad0>
   1c010:	ldr	sl, [r4, #84]	; 0x54
   1c014:	add	r3, sp, #68	; 0x44
   1c018:	mov	r2, #0
   1c01c:	str	r2, [sp, #20]
   1c020:	str	r3, [sp, #28]
   1c024:	str	r8, [sp, #52]	; 0x34
   1c028:	str	r8, [sp, #68]	; 0x44
   1c02c:	str	r8, [sp, #72]	; 0x48
   1c030:	str	r8, [sp, #76]	; 0x4c
   1c034:	ldr	r3, [r6, #20]
   1c038:	ldr	r2, [sp, #20]
   1c03c:	cmp	r2, r3
   1c040:	blt	1c054 <ftello64@plt+0xaa04>
   1c044:	ldr	r0, [sp, #76]	; 0x4c
   1c048:	bl	142a8 <ftello64@plt+0x2c58>
   1c04c:	str	r8, [sp, #48]	; 0x30
   1c050:	b	1c120 <ftello64@plt+0xaad0>
   1c054:	ldr	r2, [sp, #20]
   1c058:	ldr	r3, [r6, #24]
   1c05c:	ldr	r3, [r3, r2, lsl #2]
   1c060:	lsl	r9, r3, #3
   1c064:	str	r3, [sp, #24]
   1c068:	ldr	r3, [sl]
   1c06c:	add	r3, r3, r9
   1c070:	ldrb	r3, [r3, #6]
   1c074:	tst	r3, #16
   1c078:	bne	1c0a8 <ftello64@plt+0xaa58>
   1c07c:	ldr	r1, [sl]
   1c080:	mov	r2, r5
   1c084:	mov	r0, r4
   1c088:	add	r1, r1, r9
   1c08c:	bl	19f70 <ftello64@plt+0x8920>
   1c090:	cmp	r0, #0
   1c094:	bne	1c228 <ftello64@plt+0xabd8>
   1c098:	ldr	r3, [sp, #20]
   1c09c:	add	r3, r3, #1
   1c0a0:	str	r3, [sp, #20]
   1c0a4:	b	1c034 <ftello64@plt+0xa9e4>
   1c0a8:	mov	r3, r5
   1c0ac:	mov	r2, r4
   1c0b0:	ldr	r1, [sp, #24]
   1c0b4:	mov	r0, sl
   1c0b8:	bl	18614 <ftello64@plt+0x6fc4>
   1c0bc:	cmp	r0, #1
   1c0c0:	ble	1c258 <ftello64@plt+0xac08>
   1c0c4:	ldr	r3, [sl, #12]
   1c0c8:	add	r9, r5, r0
   1c0cc:	ldr	r2, [sp, #24]
   1c0d0:	ldr	r3, [r3, r2, lsl #2]
   1c0d4:	ldr	r2, [r4, #100]	; 0x64
   1c0d8:	ldr	r1, [r2, r9, lsl #2]
   1c0dc:	str	r8, [sp, #72]	; 0x48
   1c0e0:	cmp	r1, #0
   1c0e4:	beq	1c1d0 <ftello64@plt+0xab80>
   1c0e8:	add	r1, r1, #4
   1c0ec:	ldr	r0, [sp, #28]
   1c0f0:	str	r3, [sp, #44]	; 0x2c
   1c0f4:	bl	19b44 <ftello64@plt+0x84f4>
   1c0f8:	cmp	r0, #0
   1c0fc:	str	r0, [sp, #52]	; 0x34
   1c100:	ldr	r3, [sp, #44]	; 0x2c
   1c104:	beq	1c1d0 <ftello64@plt+0xab80>
   1c108:	ldr	r0, [sp, #76]	; 0x4c
   1c10c:	bl	142a8 <ftello64@plt+0x2c58>
   1c110:	ldr	r3, [sp, #52]	; 0x34
   1c114:	cmp	r3, #0
   1c118:	str	r3, [sp, #48]	; 0x30
   1c11c:	bne	1bfc0 <ftello64@plt+0xa970>
   1c120:	ldr	r3, [sp, #60]	; 0x3c
   1c124:	add	r9, r5, #1
   1c128:	cmp	r3, #0
   1c12c:	beq	1c178 <ftello64@plt+0xab28>
   1c130:	add	r1, sp, #56	; 0x38
   1c134:	ldr	r0, [sp, #12]
   1c138:	ldr	r2, [sp, #16]
   1c13c:	ldr	r3, [sp, #128]	; 0x80
   1c140:	bl	1b83c <ftello64@plt+0xa1ec>
   1c144:	cmp	r0, #0
   1c148:	str	r0, [sp, #48]	; 0x30
   1c14c:	bne	1bfc0 <ftello64@plt+0xa970>
   1c150:	ldr	r3, [sp, #128]	; 0x80
   1c154:	mov	r2, r9
   1c158:	add	r1, sp, #56	; 0x38
   1c15c:	mov	r0, r4
   1c160:	str	r3, [sp]
   1c164:	ldr	r3, [sp, #16]
   1c168:	bl	1bb74 <ftello64@plt+0xa524>
   1c16c:	cmp	r0, #0
   1c170:	str	r0, [sp, #48]	; 0x30
   1c174:	bne	1bfc0 <ftello64@plt+0xa970>
   1c178:	mov	r1, r5
   1c17c:	mov	r0, r4
   1c180:	ldr	r2, [r4, #88]	; 0x58
   1c184:	bl	19e90 <ftello64@plt+0x8840>
   1c188:	mov	r3, r0
   1c18c:	add	r2, sp, #56	; 0x38
   1c190:	ldr	r1, [sp, #12]
   1c194:	add	r0, sp, #48	; 0x30
   1c198:	bl	18e04 <ftello64@plt+0x77b4>
   1c19c:	subs	r6, r0, #0
   1c1a0:	bne	1c1b0 <ftello64@plt+0xab60>
   1c1a4:	ldr	r3, [sp, #48]	; 0x30
   1c1a8:	cmp	r3, #0
   1c1ac:	bne	1bfc0 <ftello64@plt+0xa970>
   1c1b0:	ldr	r2, [sp, #40]	; 0x28
   1c1b4:	cmp	r6, #0
   1c1b8:	addeq	fp, fp, #1
   1c1bc:	ldr	r3, [r4, #100]	; 0x64
   1c1c0:	str	r6, [r3, r2, lsl #2]
   1c1c4:	movne	fp, #0
   1c1c8:	mov	r5, r9
   1c1cc:	b	1bf14 <ftello64@plt+0xa8c4>
   1c1d0:	mov	r1, r3
   1c1d4:	ldr	r0, [sp, #28]
   1c1d8:	bl	1976c <ftello64@plt+0x811c>
   1c1dc:	cmp	r0, #0
   1c1e0:	bne	1c1f8 <ftello64@plt+0xaba8>
   1c1e4:	ldr	r0, [sp, #76]	; 0x4c
   1c1e8:	bl	142a8 <ftello64@plt+0x2c58>
   1c1ec:	mov	r3, #12
   1c1f0:	str	r3, [sp, #48]	; 0x30
   1c1f4:	b	1bfc0 <ftello64@plt+0xa970>
   1c1f8:	ldr	r3, [r4, #100]	; 0x64
   1c1fc:	mov	r1, sl
   1c200:	add	r0, sp, #52	; 0x34
   1c204:	ldr	r2, [sp, #28]
   1c208:	str	r3, [sp, #44]	; 0x2c
   1c20c:	bl	1b930 <ftello64@plt+0xa2e0>
   1c210:	ldr	r3, [sp, #44]	; 0x2c
   1c214:	str	r0, [r3, r9, lsl #2]
   1c218:	ldr	r3, [r4, #100]	; 0x64
   1c21c:	ldr	r3, [r3, r9, lsl #2]
   1c220:	cmp	r3, #0
   1c224:	beq	1c248 <ftello64@plt+0xabf8>
   1c228:	ldr	r3, [sl, #12]
   1c22c:	add	r0, sp, #56	; 0x38
   1c230:	ldr	r2, [sp, #24]
   1c234:	ldr	r1, [r3, r2, lsl #2]
   1c238:	bl	1976c <ftello64@plt+0x811c>
   1c23c:	cmp	r0, #0
   1c240:	bne	1c098 <ftello64@plt+0xaa48>
   1c244:	b	1c1e4 <ftello64@plt+0xab94>
   1c248:	ldr	r3, [sp, #52]	; 0x34
   1c24c:	cmp	r3, #0
   1c250:	beq	1c228 <ftello64@plt+0xabd8>
   1c254:	b	1c108 <ftello64@plt+0xaab8>
   1c258:	cmp	r0, #0
   1c25c:	beq	1c07c <ftello64@plt+0xaa2c>
   1c260:	b	1c228 <ftello64@plt+0xabd8>
   1c264:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c268:	sub	sp, sp, #20
   1c26c:	mov	r9, r3
   1c270:	mov	r3, #8
   1c274:	mov	r8, r1
   1c278:	mov	r7, r2
   1c27c:	add	r1, r2, #8
   1c280:	ldr	r5, [sp, #56]	; 0x38
   1c284:	mov	r4, r0
   1c288:	str	r9, [sp]
   1c28c:	str	r5, [sp, #4]
   1c290:	str	r3, [sp, #8]
   1c294:	ldrd	r2, [r2]
   1c298:	bl	1bd70 <ftello64@plt+0xa720>
   1c29c:	subs	fp, r0, #0
   1c2a0:	bne	1c2dc <ftello64@plt+0xac8c>
   1c2a4:	ldrd	r2, [r4, #108]	; 0x6c
   1c2a8:	ldr	sl, [r8]
   1c2ac:	ldr	r6, [r7, #4]
   1c2b0:	cmp	r2, r3
   1c2b4:	blt	1c314 <ftello64@plt+0xacc4>
   1c2b8:	mov	r1, #48	; 0x30
   1c2bc:	ldr	r0, [r4, #116]	; 0x74
   1c2c0:	mul	r1, r1, r3
   1c2c4:	bl	22168 <ftello64@plt+0x10b18>
   1c2c8:	subs	r3, r0, #0
   1c2cc:	bne	1c2e8 <ftello64@plt+0xac98>
   1c2d0:	ldr	r0, [r4, #116]	; 0x74
   1c2d4:	mov	fp, #12
   1c2d8:	bl	142a8 <ftello64@plt+0x2c58>
   1c2dc:	mov	r0, fp
   1c2e0:	add	sp, sp, #20
   1c2e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2e8:	ldr	ip, [r4, #108]	; 0x6c
   1c2ec:	mov	r0, #24
   1c2f0:	mov	r1, fp
   1c2f4:	str	r3, [r4, #116]	; 0x74
   1c2f8:	ldr	r2, [r4, #112]	; 0x70
   1c2fc:	mul	r2, r0, r2
   1c300:	mla	r0, r0, ip, r3
   1c304:	bl	1150c <memset@plt>
   1c308:	ldr	r3, [r4, #112]	; 0x70
   1c30c:	lsl	r3, r3, #1
   1c310:	str	r3, [r4, #112]	; 0x70
   1c314:	ldr	r2, [r4, #108]	; 0x6c
   1c318:	mov	r1, #24
   1c31c:	ldr	r0, [r4, #116]	; 0x74
   1c320:	cmp	r2, #0
   1c324:	mul	r1, r1, r2
   1c328:	ble	1c344 <ftello64@plt+0xacf4>
   1c32c:	sub	r3, r1, #24
   1c330:	add	r3, r0, r3
   1c334:	ldr	ip, [r3, #4]
   1c338:	cmp	r5, ip
   1c33c:	moveq	ip, #1
   1c340:	strbeq	ip, [r3, #20]
   1c344:	cmp	sl, r6
   1c348:	add	r3, r0, r1
   1c34c:	str	r9, [r0, r1]
   1c350:	add	r2, r2, #1
   1c354:	movne	r1, #0
   1c358:	mvneq	r1, #0
   1c35c:	stmib	r3, {r5, sl}
   1c360:	mov	r0, r4
   1c364:	str	r6, [r3, #12]
   1c368:	sub	r6, r6, sl
   1c36c:	str	r1, [r3, #16]
   1c370:	str	r2, [r4, #108]	; 0x6c
   1c374:	mov	r2, #0
   1c378:	strb	r2, [r3, #20]
   1c37c:	ldr	r3, [r4, #120]	; 0x78
   1c380:	ldr	r1, [r7, #4]
   1c384:	cmp	r3, r6
   1c388:	add	r5, r5, r1
   1c38c:	strlt	r6, [r4, #120]	; 0x78
   1c390:	ldr	r1, [r8]
   1c394:	sub	r1, r5, r1
   1c398:	add	sp, sp, #20
   1c39c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c3a0:	b	17bc4 <ftello64@plt+0x6574>
   1c3a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c3a8:	sub	sp, sp, #84	; 0x54
   1c3ac:	mov	r4, r0
   1c3b0:	ldr	r9, [r0, #40]	; 0x28
   1c3b4:	str	r1, [sp, #56]	; 0x38
   1c3b8:	ldr	sl, [r0, #84]	; 0x54
   1c3bc:	lsl	r3, r9, #2
   1c3c0:	str	r3, [sp, #44]	; 0x2c
   1c3c4:	mov	r3, #0
   1c3c8:	str	r3, [sp, #20]
   1c3cc:	ldr	r2, [sp, #20]
   1c3d0:	ldr	r3, [sp, #56]	; 0x38
   1c3d4:	ldr	r3, [r3, #4]
   1c3d8:	cmp	r3, r2
   1c3dc:	movle	r3, #0
   1c3e0:	ble	1c838 <ftello64@plt+0xb1e8>
   1c3e4:	ldr	r2, [sp, #20]
   1c3e8:	ldr	r3, [sp, #56]	; 0x38
   1c3ec:	ldr	r3, [r3, #8]
   1c3f0:	ldr	r3, [r3, r2, lsl #2]
   1c3f4:	str	r3, [sp, #16]
   1c3f8:	ldr	r3, [sl]
   1c3fc:	ldr	r2, [sp, #16]
   1c400:	add	r3, r3, r2, lsl #3
   1c404:	ldrb	r2, [r3, #4]
   1c408:	cmp	r2, #4
   1c40c:	beq	1c41c <ftello64@plt+0xadcc>
   1c410:	ldr	r3, [sp, #20]
   1c414:	add	r3, r3, #1
   1c418:	b	1c3c8 <ftello64@plt+0xad78>
   1c41c:	ldr	r5, [r3, #4]
   1c420:	ldr	r3, [pc, #1400]	; 1c9a0 <ftello64@plt+0xb350>
   1c424:	and	r3, r3, r5
   1c428:	cmp	r3, #0
   1c42c:	beq	1c484 <ftello64@plt+0xae34>
   1c430:	mov	r1, r9
   1c434:	mov	r0, r4
   1c438:	ldr	r2, [r4, #88]	; 0x58
   1c43c:	bl	19e90 <ftello64@plt+0x8840>
   1c440:	ubfx	r3, r5, #8, #10
   1c444:	tst	r3, #4
   1c448:	beq	1c454 <ftello64@plt+0xae04>
   1c44c:	tst	r0, #1
   1c450:	beq	1c410 <ftello64@plt+0xadc0>
   1c454:	tst	r3, #8
   1c458:	beq	1c464 <ftello64@plt+0xae14>
   1c45c:	tst	r0, #1
   1c460:	bne	1c410 <ftello64@plt+0xadc0>
   1c464:	tst	r3, #32
   1c468:	beq	1c474 <ftello64@plt+0xae24>
   1c46c:	tst	r0, #2
   1c470:	beq	1c410 <ftello64@plt+0xadc0>
   1c474:	tst	r3, #128	; 0x80
   1c478:	beq	1c484 <ftello64@plt+0xae34>
   1c47c:	tst	r0, #8
   1c480:	beq	1c410 <ftello64@plt+0xadc0>
   1c484:	ldr	r3, [r4, #108]	; 0x6c
   1c488:	mov	r1, r9
   1c48c:	mov	r0, r4
   1c490:	str	r3, [sp, #24]
   1c494:	bl	168d4 <ftello64@plt+0x5284>
   1c498:	cmn	r0, #1
   1c49c:	beq	1c534 <ftello64@plt+0xaee4>
   1c4a0:	mov	r3, #24
   1c4a4:	mla	r3, r0, r3, r3
   1c4a8:	ldr	r0, [r4, #116]	; 0x74
   1c4ac:	add	r0, r0, r3
   1c4b0:	ldr	r3, [r0, #-24]	; 0xffffffe8
   1c4b4:	ldr	r2, [sp, #16]
   1c4b8:	cmp	r2, r3
   1c4bc:	bne	1c524 <ftello64@plt+0xaed4>
   1c4c0:	mov	r3, #0
   1c4c4:	ldr	r2, [sp, #16]
   1c4c8:	str	r3, [sp, #64]	; 0x40
   1c4cc:	ldr	r3, [sp, #16]
   1c4d0:	lsl	r3, r3, #2
   1c4d4:	str	r3, [sp, #28]
   1c4d8:	mov	r3, #12
   1c4dc:	mul	fp, r3, r2
   1c4e0:	ldr	r2, [sp, #24]
   1c4e4:	ldr	r3, [r4, #108]	; 0x6c
   1c4e8:	cmp	r3, r2
   1c4ec:	ble	1c410 <ftello64@plt+0xadc0>
   1c4f0:	ldr	r2, [sp, #24]
   1c4f4:	mov	r3, #24
   1c4f8:	ldr	r1, [r4, #116]	; 0x74
   1c4fc:	mul	r3, r3, r2
   1c500:	add	r2, r1, r3
   1c504:	ldr	r3, [r1, r3]
   1c508:	ldr	r1, [sp, #16]
   1c50c:	cmp	r3, r1
   1c510:	beq	1c840 <ftello64@plt+0xb1f0>
   1c514:	ldr	r3, [sp, #24]
   1c518:	add	r3, r3, #1
   1c51c:	str	r3, [sp, #24]
   1c520:	b	1c4e0 <ftello64@plt+0xae90>
   1c524:	add	r0, r0, #24
   1c528:	ldrb	r3, [r0, #-28]	; 0xffffffe4
   1c52c:	cmp	r3, #0
   1c530:	bne	1c4b0 <ftello64@plt+0xae60>
   1c534:	ldr	r2, [sp, #16]
   1c538:	ldr	r3, [r4, #84]	; 0x54
   1c53c:	ldr	r7, [r4, #4]
   1c540:	str	r3, [sp, #36]	; 0x24
   1c544:	ldr	r3, [r3]
   1c548:	ldr	r3, [r3, r2, lsl #3]
   1c54c:	str	r3, [sp, #48]	; 0x30
   1c550:	mov	r3, #0
   1c554:	str	r3, [sp, #28]
   1c558:	ldr	r2, [sp, #28]
   1c55c:	ldr	r3, [r4, #124]	; 0x7c
   1c560:	cmp	r2, r3
   1c564:	bge	1c4c0 <ftello64@plt+0xae70>
   1c568:	ldr	r2, [sp, #28]
   1c56c:	ldr	r3, [r4, #132]	; 0x84
   1c570:	ldr	r5, [r3, r2, lsl #2]
   1c574:	ldr	r3, [sp, #36]	; 0x24
   1c578:	ldr	r2, [r5, #4]
   1c57c:	ldr	r3, [r3]
   1c580:	ldr	r3, [r3, r2, lsl #3]
   1c584:	ldr	r2, [sp, #48]	; 0x30
   1c588:	cmp	r2, r3
   1c58c:	moveq	fp, r9
   1c590:	moveq	r8, #0
   1c594:	ldreq	r6, [r5]
   1c598:	beq	1c6dc <ftello64@plt+0xb08c>
   1c59c:	ldr	r3, [sp, #28]
   1c5a0:	add	r3, r3, #1
   1c5a4:	b	1c554 <ftello64@plt+0xaf04>
   1c5a8:	ldr	r3, [r4, #28]
   1c5ac:	add	r1, r2, fp
   1c5b0:	cmp	r3, r1
   1c5b4:	bge	1c5e8 <ftello64@plt+0xaf98>
   1c5b8:	str	r2, [sp, #60]	; 0x3c
   1c5bc:	ldr	r2, [sp, #32]
   1c5c0:	ldr	r3, [r4, #48]	; 0x30
   1c5c4:	cmp	r3, r2
   1c5c8:	blt	1c5fc <ftello64@plt+0xafac>
   1c5cc:	mov	r1, r2
   1c5d0:	mov	r0, r4
   1c5d4:	bl	17bc4 <ftello64@plt+0x6574>
   1c5d8:	cmp	r0, #0
   1c5dc:	bne	1c734 <ftello64@plt+0xb0e4>
   1c5e0:	ldr	r7, [r4, #4]
   1c5e4:	ldr	r2, [sp, #60]	; 0x3c
   1c5e8:	add	r1, r7, r6
   1c5ec:	add	r0, r7, fp
   1c5f0:	bl	1135c <memcmp@plt>
   1c5f4:	cmp	r0, #0
   1c5f8:	beq	1c710 <ftello64@plt+0xb0c0>
   1c5fc:	ldr	r3, [r5, #16]
   1c600:	cmp	r8, r3
   1c604:	blt	1c59c <ftello64@plt+0xaf4c>
   1c608:	cmp	r8, #0
   1c60c:	ble	1c614 <ftello64@plt+0xafc4>
   1c610:	add	r6, r6, #1
   1c614:	cmp	r9, r6
   1c618:	blt	1c59c <ftello64@plt+0xaf4c>
   1c61c:	ldr	r3, [r5]
   1c620:	sub	r3, r6, r3
   1c624:	cmp	r3, #0
   1c628:	ble	1c678 <ftello64@plt+0xb028>
   1c62c:	ldr	r3, [r4, #28]
   1c630:	cmp	r3, fp
   1c634:	bgt	1c65c <ftello64@plt+0xb00c>
   1c638:	ldr	r3, [r4, #48]	; 0x30
   1c63c:	cmp	fp, r3
   1c640:	bge	1c59c <ftello64@plt+0xaf4c>
   1c644:	add	r1, fp, #1
   1c648:	mov	r0, r4
   1c64c:	bl	174fc <ftello64@plt+0x5eac>
   1c650:	cmp	r0, #0
   1c654:	bne	1c734 <ftello64@plt+0xb0e4>
   1c658:	ldr	r7, [r4, #4]
   1c65c:	add	r3, r7, r6
   1c660:	add	r2, fp, #1
   1c664:	ldrb	r1, [r7, fp]
   1c668:	ldrb	r3, [r3, #-1]
   1c66c:	cmp	r1, r3
   1c670:	bne	1c59c <ftello64@plt+0xaf4c>
   1c674:	mov	fp, r2
   1c678:	ldr	r3, [r4, #100]	; 0x64
   1c67c:	ldr	r2, [r3, r6, lsl #2]
   1c680:	cmp	r2, #0
   1c684:	movne	r3, #0
   1c688:	ldrne	r0, [r2, #8]
   1c68c:	beq	1c610 <ftello64@plt+0xafc0>
   1c690:	cmp	r3, r0
   1c694:	bge	1c610 <ftello64@plt+0xafc0>
   1c698:	ldr	r1, [r2, #12]
   1c69c:	ldr	r8, [r1, r3, lsl #2]
   1c6a0:	ldr	r1, [sp, #36]	; 0x24
   1c6a4:	ldr	r1, [r1]
   1c6a8:	add	ip, r1, r8, lsl #3
   1c6ac:	ldrb	ip, [ip, #4]
   1c6b0:	cmp	ip, #9
   1c6b4:	bne	1c6c8 <ftello64@plt+0xb078>
   1c6b8:	ldr	r1, [r1, r8, lsl #3]
   1c6bc:	ldr	ip, [sp, #48]	; 0x30
   1c6c0:	cmp	ip, r1
   1c6c4:	beq	1c744 <ftello64@plt+0xb0f4>
   1c6c8:	add	r3, r3, #1
   1c6cc:	b	1c690 <ftello64@plt+0xb040>
   1c6d0:	ldr	fp, [sp, #32]
   1c6d4:	add	r8, r8, #1
   1c6d8:	ldr	r6, [sp, #40]	; 0x28
   1c6dc:	ldr	r3, [r5, #16]
   1c6e0:	cmp	r8, r3
   1c6e4:	bge	1c5fc <ftello64@plt+0xafac>
   1c6e8:	ldr	r3, [r5, #20]
   1c6ec:	ldr	r3, [r3, r8, lsl #2]
   1c6f0:	str	r3, [sp, #52]	; 0x34
   1c6f4:	ldr	r3, [r3, #4]
   1c6f8:	sub	r2, r3, r6
   1c6fc:	str	r3, [sp, #40]	; 0x28
   1c700:	add	r3, r2, fp
   1c704:	cmp	r2, #0
   1c708:	str	r3, [sp, #32]
   1c70c:	bgt	1c5a8 <ftello64@plt+0xaf58>
   1c710:	mov	r1, r5
   1c714:	mov	r0, r4
   1c718:	str	r9, [sp]
   1c71c:	ldr	r3, [sp, #16]
   1c720:	ldr	r2, [sp, #52]	; 0x34
   1c724:	bl	1c264 <ftello64@plt+0xac14>
   1c728:	cmp	r0, #1
   1c72c:	ldr	r7, [r4, #4]
   1c730:	bls	1c6d0 <ftello64@plt+0xb080>
   1c734:	str	r0, [sp, #64]	; 0x40
   1c738:	ldr	r0, [sp, #64]	; 0x40
   1c73c:	add	sp, sp, #84	; 0x54
   1c740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c744:	cmn	r8, #1
   1c748:	beq	1c610 <ftello64@plt+0xafc0>
   1c74c:	ldr	r3, [r5, #8]
   1c750:	cmp	r3, #0
   1c754:	beq	1c814 <ftello64@plt+0xb1c4>
   1c758:	mov	r3, #9
   1c75c:	mov	r0, r4
   1c760:	str	r8, [sp]
   1c764:	str	r6, [sp, #4]
   1c768:	str	r3, [sp, #8]
   1c76c:	ldr	r3, [r5]
   1c770:	ldr	r2, [r5, #4]
   1c774:	ldr	r1, [r5, #8]
   1c778:	bl	1bd70 <ftello64@plt+0xa720>
   1c77c:	cmp	r0, #1
   1c780:	beq	1c610 <ftello64@plt+0xafc0>
   1c784:	cmp	r0, #0
   1c788:	bne	1c734 <ftello64@plt+0xb0e4>
   1c78c:	ldr	r3, [r5, #12]
   1c790:	ldr	r7, [r5, #16]
   1c794:	cmp	r7, r3
   1c798:	bne	1c7c0 <ftello64@plt+0xb170>
   1c79c:	lsl	r7, r7, #1
   1c7a0:	ldr	r0, [r5, #20]
   1c7a4:	add	r7, r7, #1
   1c7a8:	lsl	r1, r7, #2
   1c7ac:	bl	22168 <ftello64@plt+0x10b18>
   1c7b0:	cmp	r0, #0
   1c7b4:	beq	1c834 <ftello64@plt+0xb1e4>
   1c7b8:	str	r7, [r5, #12]
   1c7bc:	str	r0, [r5, #20]
   1c7c0:	mov	r1, #20
   1c7c4:	mov	r0, #1
   1c7c8:	bl	220e8 <ftello64@plt+0x10a98>
   1c7cc:	subs	r2, r0, #0
   1c7d0:	beq	1c834 <ftello64@plt+0xb1e4>
   1c7d4:	ldr	r3, [r5, #16]
   1c7d8:	mov	r0, r4
   1c7dc:	ldr	r1, [r5, #20]
   1c7e0:	str	r2, [r1, r3, lsl #2]
   1c7e4:	add	r3, r3, #1
   1c7e8:	mov	r1, r5
   1c7ec:	str	r8, [r2]
   1c7f0:	str	r6, [r2, #4]
   1c7f4:	str	r3, [r5, #16]
   1c7f8:	str	r9, [sp]
   1c7fc:	ldr	r3, [sp, #16]
   1c800:	bl	1c264 <ftello64@plt+0xac14>
   1c804:	cmp	r0, #1
   1c808:	ldr	r7, [r4, #4]
   1c80c:	bls	1c610 <ftello64@plt+0xafc0>
   1c810:	b	1c734 <ftello64@plt+0xb0e4>
   1c814:	ldr	r1, [r5]
   1c818:	mov	r0, #12
   1c81c:	sub	r1, r6, r1
   1c820:	add	r1, r1, #1
   1c824:	bl	220e8 <ftello64@plt+0x10a98>
   1c828:	cmp	r0, #0
   1c82c:	str	r0, [r5, #8]
   1c830:	bne	1c758 <ftello64@plt+0xb108>
   1c834:	mov	r3, #12
   1c838:	str	r3, [sp, #64]	; 0x40
   1c83c:	b	1c738 <ftello64@plt+0xb0e8>
   1c840:	ldr	r3, [r2, #4]
   1c844:	cmp	r3, r9
   1c848:	bne	1c514 <ftello64@plt+0xaec4>
   1c84c:	ldr	r3, [r2, #8]
   1c850:	mov	r0, r4
   1c854:	ldr	r5, [r2, #12]
   1c858:	ldr	r6, [sl, #24]
   1c85c:	subs	r2, r5, r3
   1c860:	add	r5, r5, r9
   1c864:	ldrne	r1, [sp, #28]
   1c868:	sub	r5, r5, r3
   1c86c:	str	r2, [sp, #32]
   1c870:	ldreq	r2, [sl, #20]
   1c874:	ldrne	r2, [sl, #12]
   1c878:	addeq	r2, r2, fp
   1c87c:	ldreq	r2, [r2, #8]
   1c880:	ldrne	r2, [r2, r1]
   1c884:	mov	r1, #12
   1c888:	ldreq	r2, [r2]
   1c88c:	mla	r6, r1, r2, r6
   1c890:	sub	r1, r5, #1
   1c894:	ldr	r2, [r4, #88]	; 0x58
   1c898:	bl	19e90 <ftello64@plt+0x8840>
   1c89c:	ldr	r2, [sp, #44]	; 0x2c
   1c8a0:	mov	r3, r0
   1c8a4:	ldr	r8, [r4, #100]	; 0x64
   1c8a8:	ldr	r7, [r8, r2]
   1c8ac:	ldr	r1, [r8, r5, lsl #2]
   1c8b0:	cmp	r7, #0
   1c8b4:	ldrne	r7, [r7, #8]
   1c8b8:	cmp	r1, #0
   1c8bc:	bne	1c94c <ftello64@plt+0xb2fc>
   1c8c0:	mov	r2, r6
   1c8c4:	mov	r1, sl
   1c8c8:	add	r0, sp, #64	; 0x40
   1c8cc:	bl	18e04 <ftello64@plt+0x77b4>
   1c8d0:	str	r0, [r8, r5, lsl #2]
   1c8d4:	ldr	r3, [r4, #100]	; 0x64
   1c8d8:	ldr	r3, [r3, r5, lsl #2]
   1c8dc:	cmp	r3, #0
   1c8e0:	bne	1c8f0 <ftello64@plt+0xb2a0>
   1c8e4:	ldr	r3, [sp, #64]	; 0x40
   1c8e8:	cmp	r3, #0
   1c8ec:	bne	1c738 <ftello64@plt+0xb0e8>
   1c8f0:	ldr	r3, [sp, #32]
   1c8f4:	cmp	r3, #0
   1c8f8:	bne	1c514 <ftello64@plt+0xaec4>
   1c8fc:	ldr	r2, [sp, #44]	; 0x2c
   1c900:	ldr	r3, [r4, #100]	; 0x64
   1c904:	ldr	r3, [r3, r2]
   1c908:	ldr	r3, [r3, #8]
   1c90c:	cmp	r3, r7
   1c910:	ble	1c514 <ftello64@plt+0xaec4>
   1c914:	mov	r2, r9
   1c918:	mov	r1, r6
   1c91c:	mov	r0, r4
   1c920:	bl	17ae4 <ftello64@plt+0x6494>
   1c924:	cmp	r0, #0
   1c928:	str	r0, [sp, #64]	; 0x40
   1c92c:	bne	1c738 <ftello64@plt+0xb0e8>
   1c930:	mov	r1, r6
   1c934:	mov	r0, r4
   1c938:	bl	1c3a4 <ftello64@plt+0xad54>
   1c93c:	cmp	r0, #0
   1c940:	str	r0, [sp, #64]	; 0x40
   1c944:	beq	1c514 <ftello64@plt+0xaec4>
   1c948:	b	1c738 <ftello64@plt+0xb0e8>
   1c94c:	mov	r2, r6
   1c950:	add	r0, sp, #68	; 0x44
   1c954:	ldr	r1, [r1, #40]	; 0x28
   1c958:	str	r3, [sp, #36]	; 0x24
   1c95c:	bl	18cc4 <ftello64@plt+0x7674>
   1c960:	cmp	r0, #0
   1c964:	str	r0, [sp, #64]	; 0x40
   1c968:	ldr	r3, [sp, #36]	; 0x24
   1c96c:	beq	1c97c <ftello64@plt+0xb32c>
   1c970:	ldr	r0, [sp, #76]	; 0x4c
   1c974:	bl	142a8 <ftello64@plt+0x2c58>
   1c978:	b	1c738 <ftello64@plt+0xb0e8>
   1c97c:	ldr	r8, [r4, #100]	; 0x64
   1c980:	add	r2, sp, #68	; 0x44
   1c984:	mov	r1, sl
   1c988:	add	r0, sp, #64	; 0x40
   1c98c:	bl	18e04 <ftello64@plt+0x77b4>
   1c990:	str	r0, [r8, r5, lsl #2]
   1c994:	ldr	r0, [sp, #76]	; 0x4c
   1c998:	bl	142a8 <ftello64@plt+0x2c58>
   1c99c:	b	1c8d4 <ftello64@plt+0xb284>
   1c9a0:	andeq	pc, r3, r0, lsl #30
   1c9a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c9a8:	mov	r4, r2
   1c9ac:	sub	sp, sp, #20
   1c9b0:	mov	r8, r0
   1c9b4:	mov	r5, r1
   1c9b8:	ldr	r6, [r1, #40]	; 0x28
   1c9bc:	ldr	sl, [r1, #84]	; 0x54
   1c9c0:	ldr	r2, [r1, #104]	; 0x68
   1c9c4:	ldr	r3, [r1, #100]	; 0x64
   1c9c8:	cmp	r2, r6
   1c9cc:	strlt	r4, [r3, r6, lsl #2]
   1c9d0:	strlt	r6, [r1, #104]	; 0x68
   1c9d4:	blt	1ca74 <ftello64@plt+0xb424>
   1c9d8:	ldr	r2, [r3, r6, lsl #2]
   1c9dc:	cmp	r2, #0
   1c9e0:	streq	r4, [r3, r6, lsl #2]
   1c9e4:	beq	1ca74 <ftello64@plt+0xb424>
   1c9e8:	cmp	r4, #0
   1c9ec:	add	r7, sp, #4
   1c9f0:	ldr	r2, [r2, #40]	; 0x28
   1c9f4:	beq	1ca24 <ftello64@plt+0xb3d4>
   1c9f8:	ldr	r9, [r4, #40]	; 0x28
   1c9fc:	mov	r0, r7
   1ca00:	mov	r1, r9
   1ca04:	bl	18cc4 <ftello64@plt+0x7674>
   1ca08:	cmp	r0, #0
   1ca0c:	str	r0, [r8]
   1ca10:	beq	1ca30 <ftello64@plt+0xb3e0>
   1ca14:	mov	r4, #0
   1ca18:	mov	r0, r4
   1ca1c:	add	sp, sp, #20
   1ca20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ca24:	ldm	r2, {r0, r1, r2}
   1ca28:	mov	r9, r4
   1ca2c:	stm	r7, {r0, r1, r2}
   1ca30:	mov	r0, r5
   1ca34:	ldr	r1, [r5, #40]	; 0x28
   1ca38:	ldr	r2, [r5, #88]	; 0x58
   1ca3c:	sub	r1, r1, #1
   1ca40:	bl	19e90 <ftello64@plt+0x8840>
   1ca44:	ldr	fp, [r5, #100]	; 0x64
   1ca48:	mov	r3, r0
   1ca4c:	mov	r2, r7
   1ca50:	mov	r1, sl
   1ca54:	mov	r0, r8
   1ca58:	bl	18e04 <ftello64@plt+0x77b4>
   1ca5c:	cmp	r9, #0
   1ca60:	mov	r4, r0
   1ca64:	str	r0, [fp, r6, lsl #2]
   1ca68:	beq	1ca74 <ftello64@plt+0xb424>
   1ca6c:	ldr	r0, [sp, #12]
   1ca70:	bl	142a8 <ftello64@plt+0x2c58>
   1ca74:	ldr	r3, [sl, #76]	; 0x4c
   1ca78:	cmp	r3, #0
   1ca7c:	beq	1ca18 <ftello64@plt+0xb3c8>
   1ca80:	cmp	r4, #0
   1ca84:	beq	1ca14 <ftello64@plt+0xb3c4>
   1ca88:	add	r7, r4, #4
   1ca8c:	mov	r2, r6
   1ca90:	mov	r1, r7
   1ca94:	mov	r0, r5
   1ca98:	bl	17ae4 <ftello64@plt+0x6494>
   1ca9c:	cmp	r0, #0
   1caa0:	str	r0, [r8]
   1caa4:	bne	1ca14 <ftello64@plt+0xb3c4>
   1caa8:	ldrb	r3, [r4, #52]	; 0x34
   1caac:	tst	r3, #64	; 0x40
   1cab0:	beq	1ca18 <ftello64@plt+0xb3c8>
   1cab4:	mov	r1, r7
   1cab8:	mov	r0, r5
   1cabc:	bl	1c3a4 <ftello64@plt+0xad54>
   1cac0:	cmp	r0, #0
   1cac4:	str	r0, [r8]
   1cac8:	bne	1ca14 <ftello64@plt+0xb3c4>
   1cacc:	ldr	r3, [r5, #100]	; 0x64
   1cad0:	ldr	r4, [r3, r6, lsl #2]
   1cad4:	b	1ca18 <ftello64@plt+0xb3c8>
   1cad8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cadc:	mov	r4, r3
   1cae0:	sub	sp, sp, #84	; 0x54
   1cae4:	mov	r3, #0
   1cae8:	mov	r5, r2
   1caec:	mov	r7, r0
   1caf0:	mov	r6, r1
   1caf4:	str	r3, [sp, #48]	; 0x30
   1caf8:	lsl	r3, r2, #2
   1cafc:	ldr	r8, [r0, #84]	; 0x54
   1cb00:	str	r3, [sp, #24]
   1cb04:	ldr	r3, [r0, #100]	; 0x64
   1cb08:	ldr	fp, [r3, r2, lsl #2]
   1cb0c:	ldr	r3, [r4, #4]
   1cb10:	cmp	fp, #0
   1cb14:	addne	fp, fp, #4
   1cb18:	cmp	r3, #0
   1cb1c:	ldreq	r2, [r1]
   1cb20:	streq	r3, [r2, r5, lsl #2]
   1cb24:	beq	1ce1c <ftello64@plt+0xb7cc>
   1cb28:	cmp	fp, #0
   1cb2c:	bne	1cb60 <ftello64@plt+0xb510>
   1cb30:	mov	r2, r4
   1cb34:	mov	r1, r8
   1cb38:	ldr	r9, [r6]
   1cb3c:	add	r0, sp, #48	; 0x30
   1cb40:	bl	1b930 <ftello64@plt+0xa2e0>
   1cb44:	ldr	r3, [sp, #48]	; 0x30
   1cb48:	str	r0, [r9, r5, lsl #2]
   1cb4c:	cmp	r3, #0
   1cb50:	beq	1ce1c <ftello64@plt+0xb7cc>
   1cb54:	mov	r0, r3
   1cb58:	add	sp, sp, #84	; 0x54
   1cb5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb60:	mov	r3, #0
   1cb64:	mov	r2, r4
   1cb68:	mov	r1, r8
   1cb6c:	add	r0, sp, #52	; 0x34
   1cb70:	str	r3, [sp, #52]	; 0x34
   1cb74:	bl	1b930 <ftello64@plt+0xa2e0>
   1cb78:	ldr	r3, [sp, #52]	; 0x34
   1cb7c:	cmp	r3, #0
   1cb80:	bne	1cba8 <ftello64@plt+0xb558>
   1cb84:	ldr	r3, [r0, #28]
   1cb88:	add	sl, r0, #28
   1cb8c:	cmp	r3, #0
   1cb90:	beq	1cbe4 <ftello64@plt+0xb594>
   1cb94:	mov	r2, sl
   1cb98:	mov	r1, fp
   1cb9c:	mov	r0, r4
   1cba0:	bl	18a08 <ftello64@plt+0x73b8>
   1cba4:	mov	r3, r0
   1cba8:	cmp	r3, #0
   1cbac:	str	r3, [sp, #48]	; 0x30
   1cbb0:	bne	1cb54 <ftello64@plt+0xb504>
   1cbb4:	ldr	r2, [r6, #20]
   1cbb8:	cmp	r2, #0
   1cbbc:	ldrne	r2, [r7, #116]	; 0x74
   1cbc0:	strne	r2, [sp, #16]
   1cbc4:	beq	1cb30 <ftello64@plt+0xb4e0>
   1cbc8:	str	r3, [sp, #12]
   1cbcc:	ldr	r2, [sp, #12]
   1cbd0:	ldr	r3, [r6, #20]
   1cbd4:	cmp	r2, r3
   1cbd8:	blt	1cc44 <ftello64@plt+0xb5f4>
   1cbdc:	mov	r3, #0
   1cbe0:	b	1cd30 <ftello64@plt+0xb6e0>
   1cbe4:	mov	r0, sl
   1cbe8:	ldr	r1, [r4, #4]
   1cbec:	bl	16e40 <ftello64@plt+0x57f0>
   1cbf0:	cmp	r0, #0
   1cbf4:	mov	r9, r0
   1cbf8:	str	r0, [sp, #52]	; 0x34
   1cbfc:	movne	r3, #12
   1cc00:	bne	1cb54 <ftello64@plt+0xb504>
   1cc04:	ldr	r3, [r4, #4]
   1cc08:	mov	r2, #12
   1cc0c:	cmp	r9, r3
   1cc10:	bge	1cb94 <ftello64@plt+0xb544>
   1cc14:	ldr	r3, [r4, #8]
   1cc18:	mov	r0, sl
   1cc1c:	ldr	r1, [r3, r9, lsl #2]
   1cc20:	ldr	r3, [r8, #28]
   1cc24:	mla	r1, r2, r1, r3
   1cc28:	bl	19b44 <ftello64@plt+0x84f4>
   1cc2c:	cmp	r0, #0
   1cc30:	str	r0, [sp, #52]	; 0x34
   1cc34:	addeq	r9, r9, #1
   1cc38:	beq	1cc04 <ftello64@plt+0xb5b4>
   1cc3c:	mov	r3, #12
   1cc40:	b	1cba8 <ftello64@plt+0xb558>
   1cc44:	ldr	r2, [sp, #12]
   1cc48:	ldr	r3, [r6, #24]
   1cc4c:	ldr	r3, [r3, r2, lsl #2]
   1cc50:	mov	r2, #24
   1cc54:	mul	r3, r2, r3
   1cc58:	ldr	r2, [sp, #16]
   1cc5c:	add	r2, r2, r3
   1cc60:	ldr	r1, [r2, #8]
   1cc64:	cmp	r5, r1
   1cc68:	bgt	1cc78 <ftello64@plt+0xb628>
   1cc6c:	ldr	r3, [sp, #12]
   1cc70:	add	r3, r3, #1
   1cc74:	b	1cbc8 <ftello64@plt+0xb578>
   1cc78:	ldr	r1, [r2, #4]
   1cc7c:	cmp	r5, r1
   1cc80:	bgt	1cc6c <ftello64@plt+0xb61c>
   1cc84:	ldr	r1, [sp, #16]
   1cc88:	ldr	r0, [r8]
   1cc8c:	ldr	r3, [r1, r3]
   1cc90:	ldr	r9, [r0, r3, lsl #3]
   1cc94:	ldr	r3, [r2, #12]
   1cc98:	cmp	r5, r3
   1cc9c:	movne	sl, #0
   1cca0:	bne	1cde4 <ftello64@plt+0xb794>
   1cca4:	ldr	lr, [r4, #4]
   1cca8:	mvn	sl, #0
   1ccac:	mov	r2, #0
   1ccb0:	mov	r1, sl
   1ccb4:	cmp	r2, lr
   1ccb8:	blt	1ccd4 <ftello64@plt+0xb684>
   1ccbc:	cmp	r1, #0
   1ccc0:	bge	1cd18 <ftello64@plt+0xb6c8>
   1ccc4:	cmp	sl, #0
   1ccc8:	blt	1cc6c <ftello64@plt+0xb61c>
   1cccc:	mov	r9, #0
   1ccd0:	b	1cdb0 <ftello64@plt+0xb760>
   1ccd4:	ldr	r3, [r4, #8]
   1ccd8:	ldr	r3, [r3, r2, lsl #2]
   1ccdc:	add	ip, r0, r3, lsl #3
   1cce0:	ldrb	ip, [ip, #4]
   1cce4:	cmp	ip, #8
   1cce8:	bne	1cd00 <ftello64@plt+0xb6b0>
   1ccec:	ldr	ip, [r0, r3, lsl #3]
   1ccf0:	cmp	r9, ip
   1ccf4:	moveq	r1, r3
   1ccf8:	add	r2, r2, #1
   1ccfc:	b	1ccb4 <ftello64@plt+0xb664>
   1cd00:	cmp	ip, #9
   1cd04:	bne	1ccf8 <ftello64@plt+0xb6a8>
   1cd08:	ldr	ip, [r0, r3, lsl #3]
   1cd0c:	cmp	r9, ip
   1cd10:	moveq	sl, r3
   1cd14:	b	1ccf8 <ftello64@plt+0xb6a8>
   1cd18:	mov	r3, fp
   1cd1c:	mov	r2, r4
   1cd20:	mov	r0, r8
   1cd24:	bl	19250 <ftello64@plt+0x7c00>
   1cd28:	subs	r3, r0, #0
   1cd2c:	beq	1ccc4 <ftello64@plt+0xb674>
   1cd30:	cmp	r3, #0
   1cd34:	str	r3, [sp, #48]	; 0x30
   1cd38:	beq	1cb30 <ftello64@plt+0xb4e0>
   1cd3c:	b	1cb54 <ftello64@plt+0xb504>
   1cd40:	ldr	r3, [r4, #8]
   1cd44:	mov	r1, sl
   1cd48:	ldr	r0, [r8, #28]
   1cd4c:	ldr	r3, [r3, r9, lsl #2]
   1cd50:	str	r3, [sp, #20]
   1cd54:	mov	r3, #12
   1cd58:	ldr	r2, [sp, #20]
   1cd5c:	mul	r3, r3, r2
   1cd60:	add	r0, r0, r3
   1cd64:	str	r3, [sp, #28]
   1cd68:	bl	16468 <ftello64@plt+0x4e18>
   1cd6c:	cmp	r0, #0
   1cd70:	bne	1cdac <ftello64@plt+0xb75c>
   1cd74:	ldr	r0, [r8, #24]
   1cd78:	ldr	r3, [sp, #28]
   1cd7c:	add	r0, r0, r3
   1cd80:	bl	16468 <ftello64@plt+0x4e18>
   1cd84:	cmp	r0, #0
   1cd88:	bne	1cdac <ftello64@plt+0xb75c>
   1cd8c:	mov	r3, fp
   1cd90:	mov	r2, r4
   1cd94:	ldr	r1, [sp, #20]
   1cd98:	mov	r0, r8
   1cd9c:	bl	19250 <ftello64@plt+0x7c00>
   1cda0:	subs	r3, r0, #0
   1cda4:	bne	1cd30 <ftello64@plt+0xb6e0>
   1cda8:	sub	r9, r9, #1
   1cdac:	add	r9, r9, #1
   1cdb0:	ldr	r3, [r4, #4]
   1cdb4:	cmp	r9, r3
   1cdb8:	blt	1cd40 <ftello64@plt+0xb6f0>
   1cdbc:	b	1cc6c <ftello64@plt+0xb61c>
   1cdc0:	ldr	r3, [r4, #8]
   1cdc4:	ldr	r2, [r8]
   1cdc8:	ldr	r1, [r3, sl, lsl #2]
   1cdcc:	add	r3, r2, r1, lsl #3
   1cdd0:	ldrb	r3, [r3, #4]
   1cdd4:	sub	r3, r3, #8
   1cdd8:	cmp	r3, #1
   1cddc:	bls	1cdf4 <ftello64@plt+0xb7a4>
   1cde0:	add	sl, sl, #1
   1cde4:	ldr	r3, [r4, #4]
   1cde8:	cmp	sl, r3
   1cdec:	blt	1cdc0 <ftello64@plt+0xb770>
   1cdf0:	b	1cc6c <ftello64@plt+0xb61c>
   1cdf4:	ldr	r3, [r2, r1, lsl #3]
   1cdf8:	cmp	r9, r3
   1cdfc:	bne	1cde0 <ftello64@plt+0xb790>
   1ce00:	mov	r3, fp
   1ce04:	mov	r2, r4
   1ce08:	mov	r0, r8
   1ce0c:	bl	19250 <ftello64@plt+0x7c00>
   1ce10:	subs	r3, r0, #0
   1ce14:	beq	1cde0 <ftello64@plt+0xb790>
   1ce18:	b	1cd30 <ftello64@plt+0xb6e0>
   1ce1c:	cmp	fp, #0
   1ce20:	moveq	r3, fp
   1ce24:	beq	1cb54 <ftello64@plt+0xb504>
   1ce28:	ldr	r3, [r7, #100]	; 0x64
   1ce2c:	ldr	r3, [r3, r5, lsl #2]
   1ce30:	ldrb	r3, [r3, #52]	; 0x34
   1ce34:	ands	r3, r3, #64	; 0x40
   1ce38:	beq	1cb54 <ftello64@plt+0xb504>
   1ce3c:	mov	r1, r5
   1ce40:	mov	r0, r7
   1ce44:	bl	168d4 <ftello64@plt+0x5284>
   1ce48:	cmn	r0, #1
   1ce4c:	mov	r2, #0
   1ce50:	str	r0, [sp, #16]
   1ce54:	mov	r3, r0
   1ce58:	moveq	r3, r2
   1ce5c:	beq	1cb54 <ftello64@plt+0xb504>
   1ce60:	ldr	r1, [sp, #16]
   1ce64:	mov	r3, #24
   1ce68:	str	r2, [sp, #12]
   1ce6c:	ldr	sl, [r7, #84]	; 0x54
   1ce70:	str	r2, [sp, #52]	; 0x34
   1ce74:	mul	r3, r3, r1
   1ce78:	str	r3, [sp, #28]
   1ce7c:	add	r3, r6, #16
   1ce80:	str	r3, [sp, #20]
   1ce84:	ldr	r3, [fp, #4]
   1ce88:	ldr	r2, [sp, #12]
   1ce8c:	cmp	r2, r3
   1ce90:	movge	r3, #0
   1ce94:	bge	1cfd0 <ftello64@plt+0xb980>
   1ce98:	ldr	r3, [fp, #8]
   1ce9c:	ldr	r2, [sp, #12]
   1cea0:	ldr	r8, [r3, r2, lsl #2]
   1cea4:	ldr	r3, [sl]
   1cea8:	ldr	r2, [r6, #8]
   1ceac:	add	r3, r3, r8, lsl #3
   1ceb0:	cmp	r8, r2
   1ceb4:	ldrb	r3, [r3, #4]
   1ceb8:	bne	1ced8 <ftello64@plt+0xb888>
   1cebc:	ldr	r2, [r6, #12]
   1cec0:	cmp	r5, r2
   1cec4:	bne	1ced8 <ftello64@plt+0xb888>
   1cec8:	ldr	r3, [sp, #12]
   1cecc:	add	r3, r3, #1
   1ced0:	str	r3, [sp, #12]
   1ced4:	b	1ce84 <ftello64@plt+0xb834>
   1ced8:	cmp	r3, #4
   1cedc:	bne	1cec8 <ftello64@plt+0xb878>
   1cee0:	ldr	r4, [r7, #116]	; 0x74
   1cee4:	ldr	r3, [sp, #28]
   1cee8:	ldr	r9, [sp, #16]
   1ceec:	add	r4, r4, r3
   1cef0:	mov	r3, #12
   1cef4:	mul	r3, r3, r8
   1cef8:	str	r3, [sp, #36]	; 0x24
   1cefc:	lsl	r3, r8, #2
   1cf00:	str	r3, [sp, #32]
   1cf04:	ldr	r3, [r4]
   1cf08:	cmp	r8, r3
   1cf0c:	bne	1d080 <ftello64@plt+0xba30>
   1cf10:	ldrd	r2, [r4, #8]
   1cf14:	sub	r3, r3, r2
   1cf18:	cmp	r3, #0
   1cf1c:	add	r2, r5, r3
   1cf20:	ldreq	r1, [sp, #36]	; 0x24
   1cf24:	ldreq	r3, [sl, #20]
   1cf28:	ldrne	r1, [sp, #32]
   1cf2c:	ldrne	r3, [sl, #12]
   1cf30:	addeq	r3, r3, r1
   1cf34:	ldreq	r3, [r3, #8]
   1cf38:	ldrne	r3, [r3, r1]
   1cf3c:	ldr	r1, [r6, #12]
   1cf40:	ldreq	r3, [r3]
   1cf44:	cmp	r2, r1
   1cf48:	bgt	1d080 <ftello64@plt+0xba30>
   1cf4c:	ldr	r1, [r6]
   1cf50:	str	r2, [sp, #44]	; 0x2c
   1cf54:	ldr	r0, [r1, r2, lsl #2]
   1cf58:	cmp	r0, #0
   1cf5c:	beq	1d080 <ftello64@plt+0xba30>
   1cf60:	mov	r1, r3
   1cf64:	add	r0, r0, #4
   1cf68:	str	r3, [sp, #40]	; 0x28
   1cf6c:	bl	16468 <ftello64@plt+0x4e18>
   1cf70:	cmp	r0, #0
   1cf74:	beq	1d080 <ftello64@plt+0xba30>
   1cf78:	mov	r0, r7
   1cf7c:	ldr	r1, [sp, #20]
   1cf80:	ldr	r3, [sp, #40]	; 0x28
   1cf84:	ldr	r2, [sp, #44]	; 0x2c
   1cf88:	str	r3, [sp]
   1cf8c:	mov	r3, r5
   1cf90:	str	r2, [sp, #4]
   1cf94:	mov	r2, r8
   1cf98:	bl	16940 <ftello64@plt+0x52f0>
   1cf9c:	cmp	r0, #0
   1cfa0:	bne	1d080 <ftello64@plt+0xba30>
   1cfa4:	ldr	r3, [sp, #52]	; 0x34
   1cfa8:	cmp	r3, #0
   1cfac:	beq	1cff0 <ftello64@plt+0xb9a0>
   1cfb0:	mov	r1, r9
   1cfb4:	add	r0, sp, #68	; 0x44
   1cfb8:	str	r8, [sp, #60]	; 0x3c
   1cfbc:	str	r5, [sp, #64]	; 0x40
   1cfc0:	bl	1976c <ftello64@plt+0x811c>
   1cfc4:	cmp	r0, #0
   1cfc8:	bne	1d024 <ftello64@plt+0xb9d4>
   1cfcc:	mov	r3, #12
   1cfd0:	ldr	r2, [sp, #52]	; 0x34
   1cfd4:	cmp	r2, #0
   1cfd8:	beq	1cb54 <ftello64@plt+0xb504>
   1cfdc:	ldr	r0, [sp, #76]	; 0x4c
   1cfe0:	str	r3, [sp, #12]
   1cfe4:	bl	142a8 <ftello64@plt+0x2c58>
   1cfe8:	ldr	r3, [sp, #12]
   1cfec:	b	1cb54 <ftello64@plt+0xb504>
   1cff0:	mov	lr, r6
   1cff4:	add	ip, sp, #52	; 0x34
   1cff8:	ldm	lr!, {r0, r1, r2, r3}
   1cffc:	stmia	ip!, {r0, r1, r2, r3}
   1d000:	ldr	r3, [sp, #20]
   1d004:	ldm	r3, {r0, r1, r2}
   1d008:	stm	ip, {r0, r1, r2}
   1d00c:	mov	r1, r3
   1d010:	add	r0, sp, #68	; 0x44
   1d014:	bl	18c4c <ftello64@plt+0x75fc>
   1d018:	subs	r3, r0, #0
   1d01c:	beq	1cfb0 <ftello64@plt+0xb960>
   1d020:	b	1cfd0 <ftello64@plt+0xb980>
   1d024:	ldr	r2, [sp, #24]
   1d028:	add	r1, sp, #52	; 0x34
   1d02c:	mov	r0, r7
   1d030:	ldr	r3, [sp, #52]	; 0x34
   1d034:	ldr	r4, [r3, r2]
   1d038:	bl	1d0b8 <ftello64@plt+0xba68>
   1d03c:	subs	r3, r0, #0
   1d040:	bne	1cfd0 <ftello64@plt+0xb980>
   1d044:	ldr	r1, [r6, #4]
   1d048:	cmp	r1, #0
   1d04c:	bne	1d09c <ftello64@plt+0xba4c>
   1d050:	ldr	r2, [sp, #24]
   1d054:	mov	r1, r9
   1d058:	add	r0, sp, #68	; 0x44
   1d05c:	ldr	r3, [sp, #52]	; 0x34
   1d060:	str	r4, [r3, r2]
   1d064:	mov	r4, #24
   1d068:	bl	16468 <ftello64@plt+0x4e18>
   1d06c:	sub	r1, r0, #1
   1d070:	add	r0, sp, #68	; 0x44
   1d074:	bl	1887c <ftello64@plt+0x722c>
   1d078:	ldr	r3, [r7, #116]	; 0x74
   1d07c:	mla	r4, r4, r9, r3
   1d080:	ldrb	r3, [r4, #20]
   1d084:	add	r9, r9, #1
   1d088:	add	r2, r4, #24
   1d08c:	cmp	r3, #0
   1d090:	beq	1cec8 <ftello64@plt+0xb878>
   1d094:	mov	r4, r2
   1d098:	b	1cf04 <ftello64@plt+0xb8b4>
   1d09c:	add	r3, r5, #1
   1d0a0:	mov	r0, sl
   1d0a4:	ldr	r2, [sp, #52]	; 0x34
   1d0a8:	bl	1bae0 <ftello64@plt+0xa490>
   1d0ac:	subs	r3, r0, #0
   1d0b0:	beq	1d050 <ftello64@plt+0xba00>
   1d0b4:	b	1cfd0 <ftello64@plt+0xb980>
   1d0b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d0bc:	sub	sp, sp, #52	; 0x34
   1d0c0:	mov	r6, r0
   1d0c4:	mov	r5, r1
   1d0c8:	add	r0, sp, #36	; 0x24
   1d0cc:	ldr	r4, [r1, #12]
   1d0d0:	ldr	r1, [r1, #8]
   1d0d4:	bl	16e00 <ftello64@plt+0x57b0>
   1d0d8:	subs	r8, r0, #0
   1d0dc:	bne	1d110 <ftello64@plt+0xbac0>
   1d0e0:	add	r3, sp, #36	; 0x24
   1d0e4:	mov	r2, r4
   1d0e8:	mov	r1, r5
   1d0ec:	mov	r0, r6
   1d0f0:	bl	1cad8 <ftello64@plt+0xb488>
   1d0f4:	subs	r8, r0, #0
   1d0f8:	addeq	r3, r5, #16
   1d0fc:	moveq	fp, r8
   1d100:	streq	r3, [sp, #28]
   1d104:	beq	1d2d8 <ftello64@plt+0xbc88>
   1d108:	ldr	r0, [sp, #44]	; 0x2c
   1d10c:	bl	142a8 <ftello64@plt+0x2c58>
   1d110:	mov	r0, r8
   1d114:	add	sp, sp, #52	; 0x34
   1d118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d11c:	mov	r3, #0
   1d120:	ldr	r2, [sp, #16]
   1d124:	sub	r4, r4, #1
   1d128:	str	r3, [sp, #40]	; 0x28
   1d12c:	ldr	r3, [r6, #100]	; 0x64
   1d130:	add	r3, r3, r2
   1d134:	ldr	sl, [r3, #-4]
   1d138:	cmp	sl, #0
   1d13c:	movne	r3, #0
   1d140:	ldrne	r9, [r6, #84]	; 0x54
   1d144:	bne	1d1c0 <ftello64@plt+0xbb70>
   1d148:	add	r3, sp, #36	; 0x24
   1d14c:	mov	r2, r4
   1d150:	mov	r1, r5
   1d154:	mov	r0, r6
   1d158:	bl	1cad8 <ftello64@plt+0xb488>
   1d15c:	cmp	r0, #0
   1d160:	beq	1d2d8 <ftello64@plt+0xbc88>
   1d164:	mov	r8, r0
   1d168:	b	1d108 <ftello64@plt+0xbab8>
   1d16c:	ldr	r2, [sp, #12]
   1d170:	ldr	r3, [sl, #24]
   1d174:	ldr	r7, [r3, r2, lsl #2]
   1d178:	lsl	r3, r7, #3
   1d17c:	lsl	r2, r7, #3
   1d180:	str	r3, [sp, #20]
   1d184:	ldr	r3, [r9]
   1d188:	add	r3, r3, r2
   1d18c:	ldrb	r3, [r3, #6]
   1d190:	tst	r3, #16
   1d194:	bne	1d1d8 <ftello64@plt+0xbb88>
   1d198:	ldr	r1, [r9]
   1d19c:	lsl	r3, r7, #3
   1d1a0:	mov	r2, r4
   1d1a4:	mov	r0, r6
   1d1a8:	add	r1, r1, r3
   1d1ac:	bl	19f70 <ftello64@plt+0x8920>
   1d1b0:	cmp	r0, #0
   1d1b4:	bne	1d278 <ftello64@plt+0xbc28>
   1d1b8:	ldr	r3, [sp, #12]
   1d1bc:	add	r3, r3, #1
   1d1c0:	str	r3, [sp, #12]
   1d1c4:	ldr	r2, [sp, #12]
   1d1c8:	ldr	r3, [sl, #20]
   1d1cc:	cmp	r2, r3
   1d1d0:	blt	1d16c <ftello64@plt+0xbb1c>
   1d1d4:	b	1d148 <ftello64@plt+0xbaf8>
   1d1d8:	ldr	r3, [r5, #12]
   1d1dc:	mov	r2, r6
   1d1e0:	mov	r1, r7
   1d1e4:	str	r3, [sp, #24]
   1d1e8:	ldr	r3, [r6, #84]	; 0x54
   1d1ec:	str	r3, [sp, #20]
   1d1f0:	mov	r3, r4
   1d1f4:	ldr	r0, [sp, #20]
   1d1f8:	bl	18614 <ftello64@plt+0x6fc4>
   1d1fc:	subs	r3, r0, #0
   1d200:	ble	1d270 <ftello64@plt+0xbc20>
   1d204:	ldr	r1, [sp, #24]
   1d208:	add	r2, r4, r3
   1d20c:	cmp	r1, r2
   1d210:	blt	1d248 <ftello64@plt+0xbbf8>
   1d214:	ldr	r1, [r5]
   1d218:	str	r3, [sp, #24]
   1d21c:	ldr	r0, [r1, r2, lsl #2]
   1d220:	cmp	r0, #0
   1d224:	beq	1d198 <ftello64@plt+0xbb48>
   1d228:	ldr	r3, [sp, #20]
   1d22c:	add	r0, r0, #4
   1d230:	ldr	r2, [r3, #12]
   1d234:	ldr	r1, [r2, r7, lsl #2]
   1d238:	bl	16468 <ftello64@plt+0x4e18>
   1d23c:	cmp	r0, #0
   1d240:	ldrne	r3, [sp, #24]
   1d244:	beq	1d198 <ftello64@plt+0xbb48>
   1d248:	ldr	r2, [r5, #20]
   1d24c:	cmp	r2, #0
   1d250:	bne	1d2ac <ftello64@plt+0xbc5c>
   1d254:	mov	r1, r7
   1d258:	add	r0, sp, #36	; 0x24
   1d25c:	bl	1976c <ftello64@plt+0x811c>
   1d260:	cmp	r0, #0
   1d264:	bne	1d1b8 <ftello64@plt+0xbb68>
   1d268:	mov	r8, #12
   1d26c:	b	1d108 <ftello64@plt+0xbab8>
   1d270:	beq	1d198 <ftello64@plt+0xbb48>
   1d274:	b	1d248 <ftello64@plt+0xbbf8>
   1d278:	ldr	r3, [r5]
   1d27c:	ldr	r2, [sp, #16]
   1d280:	ldr	r0, [r3, r2]
   1d284:	cmp	r0, #0
   1d288:	beq	1d1b8 <ftello64@plt+0xbb68>
   1d28c:	ldr	r3, [r9, #12]
   1d290:	add	r0, r0, #4
   1d294:	ldr	r1, [r3, r7, lsl #2]
   1d298:	bl	16468 <ftello64@plt+0x4e18>
   1d29c:	cmp	r0, #0
   1d2a0:	beq	1d1b8 <ftello64@plt+0xbb68>
   1d2a4:	mov	r3, #1
   1d2a8:	b	1d248 <ftello64@plt+0xbbf8>
   1d2ac:	ldr	r2, [r9, #12]
   1d2b0:	add	r3, r4, r3
   1d2b4:	mov	r0, r6
   1d2b8:	str	r7, [sp]
   1d2bc:	str	r4, [sp, #4]
   1d2c0:	ldr	r1, [sp, #28]
   1d2c4:	ldr	r2, [r2, r7, lsl #2]
   1d2c8:	bl	16940 <ftello64@plt+0x52f0>
   1d2cc:	cmp	r0, #0
   1d2d0:	beq	1d254 <ftello64@plt+0xbc04>
   1d2d4:	b	1d1b8 <ftello64@plt+0xbb68>
   1d2d8:	cmp	r4, #0
   1d2dc:	ble	1d108 <ftello64@plt+0xbab8>
   1d2e0:	ldr	r0, [r5]
   1d2e4:	lsl	r3, r4, #2
   1d2e8:	str	r3, [sp, #16]
   1d2ec:	ldr	r3, [r0, r4, lsl #2]
   1d2f0:	cmp	r3, #0
   1d2f4:	ldr	r3, [r6, #120]	; 0x78
   1d2f8:	addeq	fp, fp, #1
   1d2fc:	movne	fp, #0
   1d300:	cmp	r3, fp
   1d304:	bge	1d11c <ftello64@plt+0xbacc>
   1d308:	mov	r1, #0
   1d30c:	ldr	r2, [sp, #16]
   1d310:	bl	1150c <memset@plt>
   1d314:	b	1d108 <ftello64@plt+0xbab8>
   1d318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d31c:	sub	sp, sp, #412	; 0x19c
   1d320:	mov	sl, r0
   1d324:	add	r4, sp, #448	; 0x1c0
   1d328:	mov	r7, r3
   1d32c:	str	r2, [sp, #24]
   1d330:	mov	r2, #136	; 0x88
   1d334:	str	r1, [sp, #40]	; 0x28
   1d338:	mov	r1, #0
   1d33c:	ldr	fp, [r0]
   1d340:	add	r0, sp, #132	; 0x84
   1d344:	ldm	r4, {r4, r6, r8}
   1d348:	ldr	r5, [sp, #460]	; 0x1cc
   1d34c:	bl	1150c <memset@plt>
   1d350:	ldr	r3, [sl, #16]
   1d354:	cmp	r3, #0
   1d358:	str	r3, [sp, #16]
   1d35c:	str	fp, [sp, #216]	; 0xd8
   1d360:	beq	1d388 <ftello64@plt+0xbd38>
   1d364:	ldrb	r2, [sl, #28]
   1d368:	subs	r3, r7, r4
   1d36c:	movne	r3, #1
   1d370:	ands	r3, r3, r2, lsr #3
   1d374:	beq	1d384 <ftello64@plt+0xbd34>
   1d378:	tst	r2, #1
   1d37c:	ldr	r3, [sp, #16]
   1d380:	movne	r3, #0
   1d384:	str	r3, [sp, #16]
   1d388:	ldr	r3, [sl, #24]
   1d38c:	cmp	r3, r8
   1d390:	subcc	r2, r8, #1
   1d394:	movcs	r3, #0
   1d398:	subcc	r3, r2, r3
   1d39c:	str	r3, [sp, #56]	; 0x38
   1d3a0:	ldr	r3, [sl, #8]
   1d3a4:	cmp	r3, #0
   1d3a8:	beq	1e8fc <ftello64@plt+0xd2ac>
   1d3ac:	ldr	r1, [fp, #36]	; 0x24
   1d3b0:	cmp	r1, #0
   1d3b4:	beq	1e8fc <ftello64@plt+0xd2ac>
   1d3b8:	ldr	r2, [fp, #40]	; 0x28
   1d3bc:	cmp	r2, #0
   1d3c0:	beq	1e8fc <ftello64@plt+0xd2ac>
   1d3c4:	ldr	r3, [fp, #44]	; 0x2c
   1d3c8:	cmp	r3, #0
   1d3cc:	beq	1e8fc <ftello64@plt+0xd2ac>
   1d3d0:	ldr	r0, [fp, #48]	; 0x30
   1d3d4:	cmp	r0, #0
   1d3d8:	beq	1e8fc <ftello64@plt+0xd2ac>
   1d3dc:	ldr	r1, [r1, #8]
   1d3e0:	cmp	r1, #0
   1d3e4:	bne	1d428 <ftello64@plt+0xbdd8>
   1d3e8:	ldr	r2, [r2, #8]
   1d3ec:	cmp	r2, #0
   1d3f0:	bne	1d428 <ftello64@plt+0xbdd8>
   1d3f4:	ldr	r3, [r3, #8]
   1d3f8:	cmp	r3, #0
   1d3fc:	beq	1d40c <ftello64@plt+0xbdbc>
   1d400:	ldrsb	r3, [sl, #28]
   1d404:	cmp	r3, #0
   1d408:	blt	1d428 <ftello64@plt+0xbdd8>
   1d40c:	adds	r4, r4, #0
   1d410:	movne	r4, #1
   1d414:	cmp	r7, #0
   1d418:	moveq	r4, #0
   1d41c:	cmp	r4, #0
   1d420:	bne	1e8fc <ftello64@plt+0xd2ac>
   1d424:	mov	r7, r4
   1d428:	ldr	r3, [sp, #56]	; 0x38
   1d42c:	subs	r3, r8, r3
   1d430:	str	r3, [sp, #8]
   1d434:	movne	r3, #1
   1d438:	bne	1d448 <ftello64@plt+0xbdf8>
   1d43c:	ldr	r3, [fp, #76]	; 0x4c
   1d440:	adds	r3, r3, #0
   1d444:	movne	r3, #1
   1d448:	str	r3, [sp, #36]	; 0x24
   1d44c:	ldr	ip, [sp, #40]	; 0x28
   1d450:	ldr	r2, [sl, #12]
   1d454:	ldr	r3, [sl, #20]
   1d458:	ldr	r0, [fp, #92]	; 0x5c
   1d45c:	ldr	r1, [sp, #24]
   1d460:	str	ip, [sp, #132]	; 0x84
   1d464:	ldr	ip, [sp, #24]
   1d468:	str	r3, [sp, #20]
   1d46c:	ldr	r3, [fp, #8]
   1d470:	add	r1, r1, #1
   1d474:	str	ip, [sp, #176]	; 0xb0
   1d478:	str	ip, [sp, #180]	; 0xb4
   1d47c:	ldr	ip, [sp, #20]
   1d480:	add	r3, r3, #1
   1d484:	cmp	r3, r0
   1d488:	movlt	r3, r0
   1d48c:	str	ip, [sp, #196]	; 0xc4
   1d490:	and	ip, r2, #4194304	; 0x400000
   1d494:	ubfx	r2, r2, #22, #1
   1d498:	str	r0, [sp, #212]	; 0xd4
   1d49c:	strb	r2, [sp, #204]	; 0xcc
   1d4a0:	ldr	r2, [sp, #20]
   1d4a4:	orrs	r2, r2, ip
   1d4a8:	movne	r2, #1
   1d4ac:	moveq	r2, #0
   1d4b0:	cmp	r3, r1
   1d4b4:	strb	r2, [sp, #207]	; 0xcf
   1d4b8:	movlt	r1, r3
   1d4bc:	ldrb	r2, [fp, #88]	; 0x58
   1d4c0:	ubfx	r0, r2, #2, #1
   1d4c4:	ubfx	r2, r2, #3, #1
   1d4c8:	strb	r0, [sp, #205]	; 0xcd
   1d4cc:	add	r0, sp, #132	; 0x84
   1d4d0:	strb	r2, [sp, #206]	; 0xce
   1d4d4:	ldr	r2, [sp, #24]
   1d4d8:	str	r2, [sp, #184]	; 0xb8
   1d4dc:	str	r2, [sp, #188]	; 0xbc
   1d4e0:	bl	16a10 <ftello64@plt+0x53c0>
   1d4e4:	cmp	r0, #0
   1d4e8:	bne	1e5d8 <ftello64@plt+0xcf88>
   1d4ec:	add	r3, fp, #96	; 0x60
   1d4f0:	str	r3, [sp, #200]	; 0xc8
   1d4f4:	ldrb	r3, [fp, #88]	; 0x58
   1d4f8:	ubfx	r3, r3, #4, #1
   1d4fc:	strb	r3, [sp, #210]	; 0xd2
   1d500:	ldrb	r3, [sp, #207]	; 0xcf
   1d504:	cmp	r3, #0
   1d508:	ldrne	r2, [sp, #136]	; 0x88
   1d50c:	ldreq	r2, [sp, #40]	; 0x28
   1d510:	cmp	r3, #0
   1d514:	movne	r3, #0
   1d518:	str	r2, [sp, #136]	; 0x88
   1d51c:	bne	1d530 <ftello64@plt+0xbee0>
   1d520:	ldr	r3, [fp, #92]	; 0x5c
   1d524:	cmp	r3, #1
   1d528:	ldr	r3, [sp, #24]
   1d52c:	movgt	r3, #0
   1d530:	str	r3, [sp, #160]	; 0xa0
   1d534:	str	r3, [sp, #164]	; 0xa4
   1d538:	ldrb	r3, [sl, #28]
   1d53c:	str	r6, [sp, #184]	; 0xb8
   1d540:	str	r6, [sp, #188]	; 0xbc
   1d544:	ubfx	r3, r3, #7, #1
   1d548:	strb	r3, [sp, #209]	; 0xd1
   1d54c:	ldr	r8, [fp, #76]	; 0x4c
   1d550:	ldr	r3, [sp, #464]	; 0x1d0
   1d554:	lsl	r6, r8, #1
   1d558:	str	r3, [sp, #220]	; 0xdc
   1d55c:	mvn	r3, #0
   1d560:	cmp	r6, #0
   1d564:	str	r3, [sp, #224]	; 0xe0
   1d568:	bgt	1d5f0 <ftello64@plt+0xbfa0>
   1d56c:	mov	r3, #1
   1d570:	str	r6, [sp, #244]	; 0xf4
   1d574:	str	r3, [sp, #252]	; 0xfc
   1d578:	ldr	r3, [sp, #8]
   1d57c:	str	r6, [sp, #260]	; 0x104
   1d580:	cmp	r3, #1
   1d584:	bhi	1d634 <ftello64@plt+0xbfe4>
   1d588:	ldrb	r3, [fp, #88]	; 0x58
   1d58c:	tst	r3, #2
   1d590:	bne	1d634 <ftello64@plt+0xbfe4>
   1d594:	ldr	r3, [sp, #464]	; 0x1d0
   1d598:	str	r7, [sp, #100]	; 0x64
   1d59c:	tst	r3, #1
   1d5a0:	movne	r3, #4
   1d5a4:	moveq	r3, #6
   1d5a8:	cmp	r7, r4
   1d5ac:	str	r3, [sp, #192]	; 0xc0
   1d5b0:	mvngt	r3, #0
   1d5b4:	movle	r3, #1
   1d5b8:	str	r3, [sp, #76]	; 0x4c
   1d5bc:	movlt	r3, r7
   1d5c0:	movge	r3, r4
   1d5c4:	str	r3, [sp, #60]	; 0x3c
   1d5c8:	movge	r3, r7
   1d5cc:	movlt	r3, r4
   1d5d0:	str	r3, [sp, #28]
   1d5d4:	ldr	r3, [fp, #92]	; 0x5c
   1d5d8:	str	r3, [sp, #72]	; 0x48
   1d5dc:	ldr	r3, [sp, #16]
   1d5e0:	cmp	r3, #0
   1d5e4:	bne	1d65c <ftello64@plt+0xc00c>
   1d5e8:	mov	r3, #8
   1d5ec:	b	1d6a0 <ftello64@plt+0xc050>
   1d5f0:	ldr	r3, [pc, #4072]	; 1e5e0 <ftello64@plt+0xcf90>
   1d5f4:	cmp	r6, r3
   1d5f8:	ble	1d604 <ftello64@plt+0xbfb4>
   1d5fc:	mov	r3, #12
   1d600:	b	1d788 <ftello64@plt+0xc138>
   1d604:	mov	r0, #24
   1d608:	mul	r0, r0, r6
   1d60c:	bl	2213c <ftello64@plt+0x10aec>
   1d610:	str	r0, [sp, #248]	; 0xf8
   1d614:	lsl	r0, r8, #3
   1d618:	bl	2213c <ftello64@plt+0x10aec>
   1d61c:	ldr	r3, [sp, #248]	; 0xf8
   1d620:	str	r0, [sp, #264]	; 0x108
   1d624:	cmp	r0, #0
   1d628:	cmpne	r3, #0
   1d62c:	bne	1d56c <ftello64@plt+0xbf1c>
   1d630:	b	1d5fc <ftello64@plt+0xbfac>
   1d634:	ldr	r0, [sp, #168]	; 0xa8
   1d638:	cmn	r0, #-1073741822	; 0xc0000002
   1d63c:	bhi	1d5fc <ftello64@plt+0xbfac>
   1d640:	add	r0, r0, #1
   1d644:	lsl	r0, r0, #2
   1d648:	bl	2213c <ftello64@plt+0x10aec>
   1d64c:	cmp	r0, #0
   1d650:	str	r0, [sp, #232]	; 0xe8
   1d654:	bne	1d594 <ftello64@plt+0xbf44>
   1d658:	b	1d5fc <ftello64@plt+0xbfac>
   1d65c:	ldr	r3, [sp, #72]	; 0x48
   1d660:	cmp	r3, #1
   1d664:	moveq	r3, #4
   1d668:	beq	1d684 <ftello64@plt+0xc034>
   1d66c:	ldr	r3, [sl, #12]
   1d670:	ldr	r2, [sp, #20]
   1d674:	and	r3, r3, #4194304	; 0x400000
   1d678:	orrs	r3, r2, r3
   1d67c:	moveq	r3, #4
   1d680:	movne	r3, #0
   1d684:	ldr	r1, [sp, #20]
   1d688:	cmp	r7, r4
   1d68c:	movle	r2, #2
   1d690:	movgt	r2, #0
   1d694:	cmp	r1, #0
   1d698:	orrne	r3, r3, #1
   1d69c:	orr	r3, r3, r2
   1d6a0:	cmp	r7, r4
   1d6a4:	str	r3, [sp, #80]	; 0x50
   1d6a8:	add	r3, sp, #408	; 0x198
   1d6ac:	suble	r3, r3, #308	; 0x134
   1d6b0:	movgt	r3, #0
   1d6b4:	str	r3, [sp, #84]	; 0x54
   1d6b8:	adds	r3, r3, #0
   1d6bc:	movne	r3, #1
   1d6c0:	str	r3, [sp, #88]	; 0x58
   1d6c4:	ldr	r2, [sp, #28]
   1d6c8:	ldr	r1, [sp, #60]	; 0x3c
   1d6cc:	ldr	r3, [sp, #100]	; 0x64
   1d6d0:	cmp	r3, r2
   1d6d4:	movle	r2, #0
   1d6d8:	movgt	r2, #1
   1d6dc:	cmp	r3, r1
   1d6e0:	orrlt	r2, r2, #1
   1d6e4:	cmp	r2, #0
   1d6e8:	str	r2, [sp, #32]
   1d6ec:	bne	1d784 <ftello64@plt+0xc134>
   1d6f0:	ldr	r2, [sp, #80]	; 0x50
   1d6f4:	sub	r2, r2, #4
   1d6f8:	cmp	r2, #4
   1d6fc:	ldrls	pc, [pc, r2, lsl #2]
   1d700:	b	1d8a0 <ftello64@plt+0xc250>
   1d704:	andeq	sp, r1, r4, lsl #16
   1d708:	andeq	sp, r1, r4, lsl #16
   1d70c:	andeq	sp, r1, ip, asr #15
   1d710:	andeq	sp, r1, r8, lsl r7
   1d714:	andeq	sp, r1, r0, asr #18
   1d718:	mov	r2, #0
   1d71c:	ldr	r0, [sp, #28]
   1d720:	mov	r1, r3
   1d724:	cmp	r0, r3
   1d728:	bgt	1d82c <ftello64@plt+0xc1dc>
   1d72c:	cmp	r2, #0
   1d730:	strne	r3, [sp, #100]	; 0x64
   1d734:	ldr	r2, [sp, #28]
   1d738:	ldr	r3, [sp, #100]	; 0x64
   1d73c:	cmp	r3, r2
   1d740:	bne	1d940 <ftello64@plt+0xc2f0>
   1d744:	mov	r3, r2
   1d748:	ldr	r1, [sp, #20]
   1d74c:	ldr	r2, [sp, #24]
   1d750:	cmp	r3, r2
   1d754:	ldrlt	r3, [sp, #40]	; 0x28
   1d758:	movge	r3, #0
   1d75c:	ldrlt	r2, [sp, #28]
   1d760:	ldrblt	r3, [r3, r2]
   1d764:	cmp	r1, #0
   1d768:	mov	r2, r3
   1d76c:	movne	r2, r1
   1d770:	ldrbne	r2, [r2, r3]
   1d774:	ldr	r3, [sp, #16]
   1d778:	ldrb	r3, [r3, r2]
   1d77c:	cmp	r3, #0
   1d780:	bne	1d940 <ftello64@plt+0xc2f0>
   1d784:	mov	r3, #1
   1d788:	str	r3, [sp, #12]
   1d78c:	ldr	r0, [sp, #232]	; 0xe8
   1d790:	bl	142a8 <ftello64@plt+0x2c58>
   1d794:	ldr	r3, [fp, #76]	; 0x4c
   1d798:	cmp	r3, #0
   1d79c:	beq	1d7b8 <ftello64@plt+0xc168>
   1d7a0:	add	r0, sp, #132	; 0x84
   1d7a4:	bl	178dc <ftello64@plt+0x628c>
   1d7a8:	ldr	r0, [sp, #264]	; 0x108
   1d7ac:	bl	142a8 <ftello64@plt+0x2c58>
   1d7b0:	ldr	r0, [sp, #248]	; 0xf8
   1d7b4:	bl	142a8 <ftello64@plt+0x2c58>
   1d7b8:	add	r0, sp, #132	; 0x84
   1d7bc:	bl	178ac <ftello64@plt+0x625c>
   1d7c0:	ldr	r0, [sp, #12]
   1d7c4:	add	sp, sp, #412	; 0x19c
   1d7c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7cc:	mov	r2, #0
   1d7d0:	ldr	r0, [sp, #28]
   1d7d4:	mov	r1, r3
   1d7d8:	cmp	r0, r3
   1d7dc:	ble	1d72c <ftello64@plt+0xc0dc>
   1d7e0:	ldr	ip, [sp, #16]
   1d7e4:	ldr	r0, [sp, #40]	; 0x28
   1d7e8:	ldrb	r0, [r0, r3]
   1d7ec:	add	r3, r3, #1
   1d7f0:	ldrb	r0, [ip, r0]
   1d7f4:	cmp	r0, #0
   1d7f8:	bne	1d850 <ftello64@plt+0xc200>
   1d7fc:	mov	r2, #1
   1d800:	b	1d7d0 <ftello64@plt+0xc180>
   1d804:	mov	r2, #0
   1d808:	ldr	r1, [sp, #60]	; 0x3c
   1d80c:	mov	ip, r3
   1d810:	cmp	r1, r3
   1d814:	ble	1d85c <ftello64@plt+0xc20c>
   1d818:	cmp	r2, #0
   1d81c:	strne	r3, [sp, #100]	; 0x64
   1d820:	b	1d784 <ftello64@plt+0xc134>
   1d824:	mov	r2, #1
   1d828:	b	1d71c <ftello64@plt+0xc0cc>
   1d82c:	ldr	ip, [sp, #20]
   1d830:	ldr	r0, [sp, #40]	; 0x28
   1d834:	ldrb	r0, [r0, r3]
   1d838:	add	r3, r3, #1
   1d83c:	ldrb	r0, [ip, r0]
   1d840:	ldr	ip, [sp, #16]
   1d844:	ldrb	r0, [ip, r0]
   1d848:	cmp	r0, #0
   1d84c:	beq	1d824 <ftello64@plt+0xc1d4>
   1d850:	cmp	r2, #0
   1d854:	strne	r1, [sp, #100]	; 0x64
   1d858:	b	1d734 <ftello64@plt+0xc0e4>
   1d85c:	ldr	lr, [sp, #20]
   1d860:	ldr	r1, [sp, #24]
   1d864:	cmp	r1, r3
   1d868:	ldrgt	r1, [sp, #40]	; 0x28
   1d86c:	movle	r1, #0
   1d870:	ldrbgt	r1, [r1, r3]
   1d874:	cmp	lr, #0
   1d878:	sub	r3, r3, #1
   1d87c:	mov	r0, r1
   1d880:	movne	r0, lr
   1d884:	ldrbne	r0, [r0, r1]
   1d888:	ldr	r1, [sp, #16]
   1d88c:	ldrb	r1, [r1, r0]
   1d890:	cmp	r1, #0
   1d894:	bne	1d938 <ftello64@plt+0xc2e8>
   1d898:	mov	r2, #1
   1d89c:	b	1d808 <ftello64@plt+0xc1b8>
   1d8a0:	ldr	r4, [sp, #100]	; 0x64
   1d8a4:	ldr	r3, [sp, #156]	; 0x9c
   1d8a8:	ldr	r2, [sp, #164]	; 0xa4
   1d8ac:	sub	r3, r4, r3
   1d8b0:	cmp	r2, r3
   1d8b4:	bhi	1d8dc <ftello64@plt+0xc28c>
   1d8b8:	mov	r1, r4
   1d8bc:	add	r0, sp, #132	; 0x84
   1d8c0:	ldr	r2, [sp, #464]	; 0x1d0
   1d8c4:	bl	1a090 <ftello64@plt+0x8a40>
   1d8c8:	subs	r3, r0, #0
   1d8cc:	str	r3, [sp, #12]
   1d8d0:	bne	1d78c <ftello64@plt+0xc13c>
   1d8d4:	ldr	r3, [sp, #156]	; 0x9c
   1d8d8:	sub	r3, r4, r3
   1d8dc:	ldr	r2, [sp, #160]	; 0xa0
   1d8e0:	cmp	r2, r3
   1d8e4:	ldrhi	r2, [sp, #136]	; 0x88
   1d8e8:	movls	r3, #0
   1d8ec:	ldrbhi	r3, [r2, r3]
   1d8f0:	ldr	r2, [sp, #16]
   1d8f4:	ldrb	r3, [r2, r3]
   1d8f8:	cmp	r3, #0
   1d8fc:	bne	1d940 <ftello64@plt+0xc2f0>
   1d900:	ldr	r2, [sp, #60]	; 0x3c
   1d904:	ldr	r3, [sp, #76]	; 0x4c
   1d908:	add	r4, r4, r3
   1d90c:	ldr	r3, [sp, #28]
   1d910:	str	r4, [sp, #100]	; 0x64
   1d914:	cmp	r4, r3
   1d918:	movle	r3, #0
   1d91c:	movgt	r3, #1
   1d920:	cmp	r4, r2
   1d924:	movge	r4, r3
   1d928:	orrlt	r4, r3, #1
   1d92c:	cmp	r4, #0
   1d930:	beq	1d8a0 <ftello64@plt+0xc250>
   1d934:	b	1d784 <ftello64@plt+0xc134>
   1d938:	cmp	r2, #0
   1d93c:	strne	ip, [sp, #100]	; 0x64
   1d940:	add	r0, sp, #132	; 0x84
   1d944:	ldr	r1, [sp, #100]	; 0x64
   1d948:	ldr	r2, [sp, #464]	; 0x1d0
   1d94c:	bl	1a090 <ftello64@plt+0x8a40>
   1d950:	subs	r3, r0, #0
   1d954:	str	r3, [sp, #12]
   1d958:	bne	1d78c <ftello64@plt+0xc13c>
   1d95c:	ldr	r3, [sp, #72]	; 0x48
   1d960:	cmp	r3, #1
   1d964:	beq	1d984 <ftello64@plt+0xc334>
   1d968:	ldr	r3, [sp, #160]	; 0xa0
   1d96c:	cmp	r3, #0
   1d970:	beq	1d984 <ftello64@plt+0xc334>
   1d974:	ldr	r3, [sp, #140]	; 0x8c
   1d978:	ldr	r3, [r3]
   1d97c:	cmn	r3, #1
   1d980:	beq	1da90 <ftello64@plt+0xc440>
   1d984:	mov	r3, #0
   1d988:	ldr	r9, [sp, #172]	; 0xac
   1d98c:	ldr	r4, [sp, #216]	; 0xd8
   1d990:	ldr	r6, [r4, #36]	; 0x24
   1d994:	str	r3, [sp, #108]	; 0x6c
   1d998:	str	r3, [sp, #236]	; 0xec
   1d99c:	str	r3, [sp, #240]	; 0xf0
   1d9a0:	str	r3, [sp, #252]	; 0xfc
   1d9a4:	ldrsb	r3, [r6, #52]	; 0x34
   1d9a8:	cmp	r3, #0
   1d9ac:	bge	1da18 <ftello64@plt+0xc3c8>
   1d9b0:	sub	r1, r9, #1
   1d9b4:	add	r0, sp, #132	; 0x84
   1d9b8:	ldr	r2, [sp, #220]	; 0xdc
   1d9bc:	bl	19e90 <ftello64@plt+0x8840>
   1d9c0:	tst	r0, #1
   1d9c4:	mov	r3, r0
   1d9c8:	ldrne	r6, [r4, #40]	; 0x28
   1d9cc:	bne	1da10 <ftello64@plt+0xc3c0>
   1d9d0:	cmp	r0, #0
   1d9d4:	beq	1da18 <ftello64@plt+0xc3c8>
   1d9d8:	and	r2, r0, #6
   1d9dc:	cmp	r2, #6
   1d9e0:	ldreq	r6, [r4, #48]	; 0x30
   1d9e4:	beq	1da10 <ftello64@plt+0xc3c0>
   1d9e8:	tst	r0, #2
   1d9ec:	ldrne	r6, [r4, #44]	; 0x2c
   1d9f0:	bne	1da10 <ftello64@plt+0xc3c0>
   1d9f4:	tst	r0, #4
   1d9f8:	beq	1da18 <ftello64@plt+0xc3c8>
   1d9fc:	mov	r1, r4
   1da00:	add	r0, sp, #108	; 0x6c
   1da04:	ldr	r2, [r6, #40]	; 0x28
   1da08:	bl	18e04 <ftello64@plt+0x77b4>
   1da0c:	mov	r6, r0
   1da10:	cmp	r6, #0
   1da14:	beq	1d5fc <ftello64@plt+0xbfac>
   1da18:	ldr	r3, [sp, #232]	; 0xe8
   1da1c:	cmp	r3, #0
   1da20:	beq	1daa4 <ftello64@plt+0xc454>
   1da24:	str	r6, [r3, r9, lsl #2]
   1da28:	ldr	r3, [r4, #76]	; 0x4c
   1da2c:	cmp	r3, #0
   1da30:	beq	1daa4 <ftello64@plt+0xc454>
   1da34:	add	r7, r6, #4
   1da38:	mov	r2, #0
   1da3c:	mov	r1, r7
   1da40:	add	r0, sp, #132	; 0x84
   1da44:	bl	17ae4 <ftello64@plt+0x6494>
   1da48:	cmp	r0, #0
   1da4c:	mov	r4, r0
   1da50:	str	r0, [sp, #108]	; 0x6c
   1da54:	bne	1da80 <ftello64@plt+0xc430>
   1da58:	ldrb	r3, [r6, #52]	; 0x34
   1da5c:	tst	r3, #64	; 0x40
   1da60:	beq	1daac <ftello64@plt+0xc45c>
   1da64:	mov	r1, r7
   1da68:	add	r0, sp, #132	; 0x84
   1da6c:	bl	1c3a4 <ftello64@plt+0xad54>
   1da70:	cmp	r0, #0
   1da74:	mov	r4, r0
   1da78:	str	r0, [sp, #108]	; 0x6c
   1da7c:	beq	1daac <ftello64@plt+0xc45c>
   1da80:	cmn	r4, #1
   1da84:	bne	1df34 <ftello64@plt+0xc8e4>
   1da88:	add	r0, sp, #132	; 0x84
   1da8c:	bl	178dc <ftello64@plt+0x628c>
   1da90:	ldr	r2, [sp, #76]	; 0x4c
   1da94:	ldr	r3, [sp, #100]	; 0x64
   1da98:	add	r3, r3, r2
   1da9c:	str	r3, [sp, #100]	; 0x64
   1daa0:	b	1d6c4 <ftello64@plt+0xc074>
   1daa4:	ldr	r3, [sp, #88]	; 0x58
   1daa8:	str	r3, [sp, #32]
   1daac:	ldrb	r3, [r6, #52]	; 0x34
   1dab0:	ubfx	r3, r3, #4, #1
   1dab4:	cmp	r3, #0
   1dab8:	streq	r3, [sp, #44]	; 0x2c
   1dabc:	beq	1df2c <ftello64@plt+0xc8dc>
   1dac0:	ldrsb	r3, [r6, #52]	; 0x34
   1dac4:	cmp	r3, #0
   1dac8:	bge	1dae8 <ftello64@plt+0xc498>
   1dacc:	mov	r2, r9
   1dad0:	mov	r1, r6
   1dad4:	add	r0, sp, #132	; 0x84
   1dad8:	bl	1a6cc <ftello64@plt+0x907c>
   1dadc:	subs	r3, r0, #0
   1dae0:	str	r3, [sp, #44]	; 0x2c
   1dae4:	beq	1df2c <ftello64@plt+0xc8dc>
   1dae8:	ldr	r3, [sp, #36]	; 0x24
   1daec:	mov	r4, r9
   1daf0:	cmp	r3, #0
   1daf4:	ldrne	r3, [sp, #36]	; 0x24
   1daf8:	strne	r3, [sp, #44]	; 0x2c
   1dafc:	beq	1da80 <ftello64@plt+0xc430>
   1db00:	ldr	r3, [sp, #84]	; 0x54
   1db04:	str	r3, [sp, #48]	; 0x30
   1db08:	ldr	r1, [sp, #172]	; 0xac
   1db0c:	ldr	r3, [sp, #188]	; 0xbc
   1db10:	cmp	r1, r3
   1db14:	bge	1dc18 <ftello64@plt+0xc5c8>
   1db18:	add	r3, r1, #1
   1db1c:	add	r2, r1, #1
   1db20:	str	r3, [sp, #64]	; 0x40
   1db24:	ldr	r3, [sp, #168]	; 0xa8
   1db28:	cmp	r2, r3
   1db2c:	blt	1db3c <ftello64@plt+0xc4ec>
   1db30:	ldr	r2, [sp, #180]	; 0xb4
   1db34:	cmp	r3, r2
   1db38:	blt	1db58 <ftello64@plt+0xc508>
   1db3c:	ldr	r3, [sp, #160]	; 0xa0
   1db40:	add	r2, r1, #1
   1db44:	cmp	r2, r3
   1db48:	blt	1db70 <ftello64@plt+0xc520>
   1db4c:	ldr	r2, [sp, #180]	; 0xb4
   1db50:	cmp	r3, r2
   1db54:	bge	1db70 <ftello64@plt+0xc520>
   1db58:	add	r1, r1, #2
   1db5c:	add	r0, sp, #132	; 0x84
   1db60:	bl	174fc <ftello64@plt+0x5eac>
   1db64:	cmp	r0, #0
   1db68:	str	r0, [sp, #108]	; 0x6c
   1db6c:	bne	1d5fc <ftello64@plt+0xbfac>
   1db70:	ldrb	r3, [r6, #52]	; 0x34
   1db74:	tst	r3, #32
   1db78:	bne	1dc34 <ftello64@plt+0xc5e4>
   1db7c:	ldr	r3, [sp, #172]	; 0xac
   1db80:	add	r2, r3, #1
   1db84:	str	r2, [sp, #172]	; 0xac
   1db88:	ldr	r2, [sp, #136]	; 0x88
   1db8c:	ldrb	r8, [r2, r3]
   1db90:	ldr	r3, [r6, #44]	; 0x2c
   1db94:	cmp	r3, #0
   1db98:	beq	1de0c <ftello64@plt+0xc7bc>
   1db9c:	ldr	r7, [r3, r8, lsl #2]
   1dba0:	ldr	r3, [sp, #232]	; 0xe8
   1dba4:	cmp	r3, #0
   1dba8:	beq	1dbc0 <ftello64@plt+0xc570>
   1dbac:	mov	r2, r7
   1dbb0:	add	r1, sp, #132	; 0x84
   1dbb4:	add	r0, sp, #108	; 0x6c
   1dbb8:	bl	1c9a4 <ftello64@plt+0xb354>
   1dbbc:	mov	r7, r0
   1dbc0:	cmp	r7, #0
   1dbc4:	bne	1de9c <ftello64@plt+0xc84c>
   1dbc8:	ldr	r2, [sp, #108]	; 0x6c
   1dbcc:	ldr	r3, [sp, #232]	; 0xe8
   1dbd0:	cmp	r2, #0
   1dbd4:	bne	1d5fc <ftello64@plt+0xbfac>
   1dbd8:	cmp	r3, #0
   1dbdc:	beq	1dc18 <ftello64@plt+0xc5c8>
   1dbe0:	ldr	r3, [sp, #36]	; 0x24
   1dbe4:	ldr	r2, [sp, #44]	; 0x2c
   1dbe8:	eor	r3, r3, #1
   1dbec:	tst	r2, r3
   1dbf0:	bne	1dc18 <ftello64@plt+0xc5c8>
   1dbf4:	ldr	r3, [sp, #172]	; 0xac
   1dbf8:	mov	r2, #0
   1dbfc:	ldr	r0, [sp, #232]	; 0xe8
   1dc00:	ldr	ip, [sp, #236]	; 0xec
   1dc04:	add	r1, r3, #1
   1dc08:	cmp	ip, r1
   1dc0c:	bge	1de5c <ftello64@plt+0xc80c>
   1dc10:	cmp	r2, #0
   1dc14:	strne	r3, [sp, #172]	; 0xac
   1dc18:	ldr	r3, [sp, #48]	; 0x30
   1dc1c:	cmp	r3, #0
   1dc20:	ldrne	r3, [r3]
   1dc24:	ldrne	r2, [sp, #48]	; 0x30
   1dc28:	addne	r3, r3, r9
   1dc2c:	strne	r3, [r2]
   1dc30:	b	1da80 <ftello64@plt+0xc430>
   1dc34:	ldr	r8, [sp, #216]	; 0xd8
   1dc38:	mov	r3, #0
   1dc3c:	str	r3, [sp, #52]	; 0x34
   1dc40:	ldr	r3, [r6, #8]
   1dc44:	ldr	r2, [sp, #52]	; 0x34
   1dc48:	cmp	r2, r3
   1dc4c:	movge	r0, #0
   1dc50:	bge	1ddf8 <ftello64@plt+0xc7a8>
   1dc54:	ldr	r3, [r6, #12]
   1dc58:	ldr	r2, [sp, #52]	; 0x34
   1dc5c:	ldr	r3, [r3, r2, lsl #2]
   1dc60:	str	r3, [sp, #68]	; 0x44
   1dc64:	ldr	r3, [r8]
   1dc68:	ldr	r2, [sp, #68]	; 0x44
   1dc6c:	add	r3, r3, r2, lsl #3
   1dc70:	ldrb	r2, [r3, #6]
   1dc74:	tst	r2, #16
   1dc78:	beq	1ddd0 <ftello64@plt+0xc780>
   1dc7c:	ldr	r7, [r3, #4]
   1dc80:	ldr	r3, [pc, #2396]	; 1e5e4 <ftello64@plt+0xcf94>
   1dc84:	ldr	r2, [sp, #172]	; 0xac
   1dc88:	tst	r3, r7
   1dc8c:	str	r2, [sp, #92]	; 0x5c
   1dc90:	beq	1dce8 <ftello64@plt+0xc698>
   1dc94:	ubfx	r7, r7, #8, #10
   1dc98:	add	r0, sp, #132	; 0x84
   1dc9c:	ldr	r1, [sp, #92]	; 0x5c
   1dca0:	ldr	r2, [sp, #220]	; 0xdc
   1dca4:	bl	19e90 <ftello64@plt+0x8840>
   1dca8:	tst	r7, #4
   1dcac:	beq	1dcb8 <ftello64@plt+0xc668>
   1dcb0:	tst	r0, #1
   1dcb4:	beq	1ddd0 <ftello64@plt+0xc780>
   1dcb8:	tst	r7, #8
   1dcbc:	beq	1dcc8 <ftello64@plt+0xc678>
   1dcc0:	tst	r0, #1
   1dcc4:	bne	1ddd0 <ftello64@plt+0xc780>
   1dcc8:	tst	r7, #32
   1dccc:	beq	1dcd8 <ftello64@plt+0xc688>
   1dcd0:	tst	r0, #2
   1dcd4:	beq	1ddd0 <ftello64@plt+0xc780>
   1dcd8:	tst	r7, #128	; 0x80
   1dcdc:	beq	1dce8 <ftello64@plt+0xc698>
   1dce0:	tst	r0, #8
   1dce4:	beq	1ddd0 <ftello64@plt+0xc780>
   1dce8:	add	r2, sp, #132	; 0x84
   1dcec:	mov	r0, r8
   1dcf0:	ldr	r1, [sp, #68]	; 0x44
   1dcf4:	ldr	r3, [sp, #92]	; 0x5c
   1dcf8:	bl	18614 <ftello64@plt+0x6fc4>
   1dcfc:	cmp	r0, #0
   1dd00:	beq	1ddd0 <ftello64@plt+0xc780>
   1dd04:	ldr	r7, [sp, #172]	; 0xac
   1dd08:	ldr	r3, [sp, #252]	; 0xfc
   1dd0c:	add	r7, r0, r7
   1dd10:	mov	r1, r7
   1dd14:	cmp	r3, r0
   1dd18:	strge	r3, [sp, #252]	; 0xfc
   1dd1c:	strlt	r0, [sp, #252]	; 0xfc
   1dd20:	add	r0, sp, #132	; 0x84
   1dd24:	bl	17bc4 <ftello64@plt+0x6574>
   1dd28:	cmp	r0, #0
   1dd2c:	str	r0, [sp, #120]	; 0x78
   1dd30:	bne	1ddf8 <ftello64@plt+0xc7a8>
   1dd34:	ldr	r3, [r8, #12]
   1dd38:	mov	r1, #12
   1dd3c:	ldr	r2, [sp, #68]	; 0x44
   1dd40:	ldr	r2, [r3, r2, lsl #2]
   1dd44:	ldr	r3, [r8, #24]
   1dd48:	mla	r2, r1, r2, r3
   1dd4c:	ldr	r3, [sp, #232]	; 0xe8
   1dd50:	ldr	r3, [r3, r7, lsl #2]
   1dd54:	cmp	r3, #0
   1dd58:	str	r3, [sp, #68]	; 0x44
   1dd5c:	add	r3, sp, #268	; 0x10c
   1dd60:	bne	1dddc <ftello64@plt+0xc78c>
   1dd64:	ldm	r2, {r0, r1, r2}
   1dd68:	stm	r3, {r0, r1, r2}
   1dd6c:	sub	r1, r7, #1
   1dd70:	add	r0, sp, #132	; 0x84
   1dd74:	ldr	r2, [sp, #220]	; 0xdc
   1dd78:	bl	19e90 <ftello64@plt+0x8840>
   1dd7c:	ldr	r3, [sp, #232]	; 0xe8
   1dd80:	add	r2, sp, #268	; 0x10c
   1dd84:	mov	r1, r8
   1dd88:	str	r3, [sp, #92]	; 0x5c
   1dd8c:	mov	r3, r0
   1dd90:	add	r0, sp, #120	; 0x78
   1dd94:	bl	18e04 <ftello64@plt+0x77b4>
   1dd98:	ldr	r3, [sp, #92]	; 0x5c
   1dd9c:	str	r0, [r3, r7, lsl #2]
   1dda0:	ldr	r3, [sp, #68]	; 0x44
   1dda4:	cmp	r3, #0
   1dda8:	beq	1ddb4 <ftello64@plt+0xc764>
   1ddac:	ldr	r0, [sp, #276]	; 0x114
   1ddb0:	bl	142a8 <ftello64@plt+0x2c58>
   1ddb4:	ldr	r3, [sp, #232]	; 0xe8
   1ddb8:	ldr	r3, [r3, r7, lsl #2]
   1ddbc:	cmp	r3, #0
   1ddc0:	bne	1ddd0 <ftello64@plt+0xc780>
   1ddc4:	ldr	r0, [sp, #120]	; 0x78
   1ddc8:	cmp	r0, #0
   1ddcc:	bne	1ddf8 <ftello64@plt+0xc7a8>
   1ddd0:	ldr	r3, [sp, #52]	; 0x34
   1ddd4:	add	r3, r3, #1
   1ddd8:	b	1dc3c <ftello64@plt+0xc5ec>
   1dddc:	ldr	r1, [sp, #68]	; 0x44
   1dde0:	mov	r0, r3
   1dde4:	ldr	r1, [r1, #40]	; 0x28
   1dde8:	bl	18cc4 <ftello64@plt+0x7674>
   1ddec:	cmp	r0, #0
   1ddf0:	str	r0, [sp, #120]	; 0x78
   1ddf4:	beq	1dd6c <ftello64@plt+0xc71c>
   1ddf8:	cmp	r0, #0
   1ddfc:	str	r0, [sp, #108]	; 0x6c
   1de00:	beq	1db7c <ftello64@plt+0xc52c>
   1de04:	mov	r7, #0
   1de08:	b	1dba0 <ftello64@plt+0xc550>
   1de0c:	ldr	r7, [r6, #48]	; 0x30
   1de10:	cmp	r7, #0
   1de14:	beq	1de3c <ftello64@plt+0xc7ec>
   1de18:	ldr	r1, [sp, #172]	; 0xac
   1de1c:	add	r0, sp, #132	; 0x84
   1de20:	ldr	r2, [sp, #220]	; 0xdc
   1de24:	sub	r1, r1, #1
   1de28:	bl	19e90 <ftello64@plt+0x8840>
   1de2c:	tst	r0, #1
   1de30:	addne	r8, r8, #256	; 0x100
   1de34:	ldr	r7, [r7, r8, lsl #2]
   1de38:	b	1dba0 <ftello64@plt+0xc550>
   1de3c:	mov	r1, r6
   1de40:	ldr	r0, [sp, #216]	; 0xd8
   1de44:	bl	1b03c <ftello64@plt+0x99ec>
   1de48:	cmp	r0, #0
   1de4c:	bne	1db90 <ftello64@plt+0xc540>
   1de50:	mov	r3, #12
   1de54:	str	r3, [sp, #108]	; 0x6c
   1de58:	b	1dba0 <ftello64@plt+0xc550>
   1de5c:	mov	r3, r1
   1de60:	ldr	r1, [r0, r1, lsl #2]
   1de64:	mov	r2, #1
   1de68:	cmp	r1, #0
   1de6c:	beq	1dc04 <ftello64@plt+0xc5b4>
   1de70:	mov	r2, #0
   1de74:	add	r1, sp, #132	; 0x84
   1de78:	str	r3, [sp, #172]	; 0xac
   1de7c:	add	r0, sp, #108	; 0x6c
   1de80:	bl	1c9a4 <ftello64@plt+0xb354>
   1de84:	ldr	r3, [sp, #108]	; 0x6c
   1de88:	mov	r7, r0
   1de8c:	cmp	r3, #0
   1de90:	bne	1df20 <ftello64@plt+0xc8d0>
   1de94:	cmp	r0, #0
   1de98:	beq	1dbf4 <ftello64@plt+0xc5a4>
   1de9c:	ldr	r3, [sp, #32]
   1dea0:	cmp	r6, r7
   1dea4:	movne	r3, #0
   1dea8:	andeq	r3, r3, #1
   1deac:	str	r3, [sp, #32]
   1deb0:	ldr	r2, [sp, #32]
   1deb4:	ldr	r3, [sp, #64]	; 0x40
   1deb8:	cmp	r2, #0
   1debc:	moveq	r3, r9
   1dec0:	str	r3, [sp, #64]	; 0x40
   1dec4:	ldrb	r3, [r7, #52]	; 0x34
   1dec8:	tst	r3, #16
   1decc:	beq	1df14 <ftello64@plt+0xc8c4>
   1ded0:	tst	r3, #128	; 0x80
   1ded4:	ldr	r6, [sp, #172]	; 0xac
   1ded8:	beq	1def4 <ftello64@plt+0xc8a4>
   1dedc:	mov	r2, r6
   1dee0:	mov	r1, r7
   1dee4:	add	r0, sp, #132	; 0x84
   1dee8:	bl	1a6cc <ftello64@plt+0x907c>
   1deec:	cmp	r0, #0
   1def0:	beq	1df14 <ftello64@plt+0xc8c4>
   1def4:	ldr	r3, [sp, #36]	; 0x24
   1def8:	mov	r4, r6
   1defc:	cmp	r3, #0
   1df00:	beq	1da80 <ftello64@plt+0xc430>
   1df04:	ldr	r3, [sp, #36]	; 0x24
   1df08:	str	r3, [sp, #44]	; 0x2c
   1df0c:	mov	r3, #0
   1df10:	str	r3, [sp, #48]	; 0x30
   1df14:	mov	r6, r7
   1df18:	ldr	r9, [sp, #64]	; 0x40
   1df1c:	b	1db08 <ftello64@plt+0xc4b8>
   1df20:	cmp	r0, #0
   1df24:	bne	1de9c <ftello64@plt+0xc84c>
   1df28:	b	1dc18 <ftello64@plt+0xc5c8>
   1df2c:	mvn	r4, #0
   1df30:	b	1db00 <ftello64@plt+0xc4b0>
   1df34:	cmn	r4, #2
   1df38:	beq	1d5fc <ftello64@plt+0xbfac>
   1df3c:	ldr	r2, [sp, #8]
   1df40:	str	r4, [sp, #224]	; 0xe0
   1df44:	ldrb	r3, [sl, #28]
   1df48:	cmp	r2, #1
   1df4c:	movls	r2, #0
   1df50:	movhi	r2, #1
   1df54:	eor	r3, r3, #16
   1df58:	ands	r6, r2, r3, lsr #4
   1df5c:	bne	1df6c <ftello64@plt+0xc91c>
   1df60:	ldr	r3, [fp, #76]	; 0x4c
   1df64:	cmp	r3, #0
   1df68:	beq	1df98 <ftello64@plt+0xc948>
   1df6c:	ldr	r3, [sp, #232]	; 0xe8
   1df70:	mov	r2, r4
   1df74:	add	r0, sp, #132	; 0x84
   1df78:	ldr	r1, [r3, r4, lsl #2]
   1df7c:	bl	1a6cc <ftello64@plt+0x907c>
   1df80:	cmp	r6, #0
   1df84:	str	r0, [sp, #228]	; 0xe4
   1df88:	beq	1df98 <ftello64@plt+0xc948>
   1df8c:	ldrb	r3, [fp, #88]	; 0x58
   1df90:	tst	r3, #1
   1df94:	bne	1dfa4 <ftello64@plt+0xc954>
   1df98:	ldr	r3, [fp, #76]	; 0x4c
   1df9c:	cmp	r3, #0
   1dfa0:	beq	1e914 <ftello64@plt+0xd2c4>
   1dfa4:	ldr	r3, [sp, #216]	; 0xd8
   1dfa8:	cmn	r4, #-1073741822	; 0xc0000002
   1dfac:	ldr	r8, [sp, #228]	; 0xe4
   1dfb0:	str	r3, [sp, #32]
   1dfb4:	bhi	1d5fc <ftello64@plt+0xbfac>
   1dfb8:	add	r9, r4, #1
   1dfbc:	lsl	r9, r9, #2
   1dfc0:	mov	r0, r9
   1dfc4:	bl	2213c <ftello64@plt+0x10aec>
   1dfc8:	subs	r7, r0, #0
   1dfcc:	beq	1e130 <ftello64@plt+0xcae0>
   1dfd0:	ldr	r3, [sp, #32]
   1dfd4:	ldr	r6, [r3, #76]	; 0x4c
   1dfd8:	cmp	r6, #0
   1dfdc:	beq	1e0c8 <ftello64@plt+0xca78>
   1dfe0:	mov	r0, r9
   1dfe4:	bl	2213c <ftello64@plt+0x10aec>
   1dfe8:	subs	r6, r0, #0
   1dfec:	beq	1e134 <ftello64@plt+0xcae4>
   1dff0:	add	r3, r4, #1
   1dff4:	mov	r1, #0
   1dff8:	lsl	r2, r3, #2
   1dffc:	mov	r0, r6
   1e000:	str	r3, [sp, #44]	; 0x2c
   1e004:	bl	1150c <memset@plt>
   1e008:	mov	r3, #0
   1e00c:	add	r1, sp, #268	; 0x10c
   1e010:	str	r7, [sp, #268]	; 0x10c
   1e014:	add	r0, sp, #132	; 0x84
   1e018:	str	r6, [sp, #272]	; 0x110
   1e01c:	str	r8, [sp, #276]	; 0x114
   1e020:	str	r4, [sp, #280]	; 0x118
   1e024:	str	r3, [sp, #284]	; 0x11c
   1e028:	str	r3, [sp, #288]	; 0x120
   1e02c:	str	r3, [sp, #292]	; 0x124
   1e030:	bl	1d0b8 <ftello64@plt+0xba68>
   1e034:	mov	r9, r0
   1e038:	ldr	r0, [sp, #292]	; 0x124
   1e03c:	bl	142a8 <ftello64@plt+0x2c58>
   1e040:	cmp	r9, #0
   1e044:	bne	1e138 <ftello64@plt+0xcae8>
   1e048:	ldr	r2, [r7]
   1e04c:	ldr	r3, [sp, #44]	; 0x2c
   1e050:	cmp	r2, #0
   1e054:	bne	1e09c <ftello64@plt+0xca4c>
   1e058:	ldr	r2, [r6]
   1e05c:	cmp	r2, #0
   1e060:	bne	1e09c <ftello64@plt+0xca4c>
   1e064:	ldr	r2, [sp, #232]	; 0xe8
   1e068:	subs	r4, r4, #1
   1e06c:	bcc	1e160 <ftello64@plt+0xcb10>
   1e070:	ldr	r1, [r2, r4, lsl #2]
   1e074:	cmp	r1, #0
   1e078:	beq	1e068 <ftello64@plt+0xca18>
   1e07c:	ldrb	r3, [r1, #52]	; 0x34
   1e080:	tst	r3, #16
   1e084:	beq	1e068 <ftello64@plt+0xca18>
   1e088:	mov	r2, r4
   1e08c:	add	r0, sp, #132	; 0x84
   1e090:	bl	1a6cc <ftello64@plt+0x907c>
   1e094:	mov	r8, r0
   1e098:	b	1dff0 <ftello64@plt+0xc9a0>
   1e09c:	mov	r2, r6
   1e0a0:	mov	r1, r7
   1e0a4:	ldr	r0, [sp, #32]
   1e0a8:	bl	1bae0 <ftello64@plt+0xa490>
   1e0ac:	mov	r9, r0
   1e0b0:	mov	r0, r6
   1e0b4:	bl	142a8 <ftello64@plt+0x2c58>
   1e0b8:	cmp	r9, #0
   1e0bc:	beq	1e110 <ftello64@plt+0xcac0>
   1e0c0:	mov	r6, #0
   1e0c4:	b	1e138 <ftello64@plt+0xcae8>
   1e0c8:	add	r1, sp, #268	; 0x10c
   1e0cc:	add	r0, sp, #132	; 0x84
   1e0d0:	str	r7, [sp, #268]	; 0x10c
   1e0d4:	str	r6, [sp, #272]	; 0x110
   1e0d8:	str	r8, [sp, #276]	; 0x114
   1e0dc:	str	r4, [sp, #280]	; 0x118
   1e0e0:	str	r6, [sp, #284]	; 0x11c
   1e0e4:	str	r6, [sp, #288]	; 0x120
   1e0e8:	str	r6, [sp, #292]	; 0x124
   1e0ec:	bl	1d0b8 <ftello64@plt+0xba68>
   1e0f0:	mov	r9, r0
   1e0f4:	ldr	r0, [sp, #292]	; 0x124
   1e0f8:	bl	142a8 <ftello64@plt+0x2c58>
   1e0fc:	cmp	r9, #0
   1e100:	bne	1e138 <ftello64@plt+0xcae8>
   1e104:	ldr	r6, [r7]
   1e108:	cmp	r6, #0
   1e10c:	beq	1e160 <ftello64@plt+0xcb10>
   1e110:	ldr	r0, [sp, #232]	; 0xe8
   1e114:	bl	142a8 <ftello64@plt+0x2c58>
   1e118:	str	r4, [sp, #224]	; 0xe0
   1e11c:	str	r7, [sp, #232]	; 0xe8
   1e120:	mov	r7, #0
   1e124:	mov	r9, r7
   1e128:	str	r8, [sp, #228]	; 0xe4
   1e12c:	b	1e0c0 <ftello64@plt+0xca70>
   1e130:	mov	r6, r7
   1e134:	mov	r9, #12
   1e138:	mov	r0, r7
   1e13c:	bl	142a8 <ftello64@plt+0x2c58>
   1e140:	mov	r0, r6
   1e144:	bl	142a8 <ftello64@plt+0x2c58>
   1e148:	cmp	r9, #0
   1e14c:	beq	1e914 <ftello64@plt+0xd2c4>
   1e150:	cmp	r9, #1
   1e154:	beq	1da88 <ftello64@plt+0xc438>
   1e158:	str	r9, [sp, #12]
   1e15c:	b	1d78c <ftello64@plt+0xc13c>
   1e160:	mov	r9, #1
   1e164:	b	1e138 <ftello64@plt+0xcae8>
   1e168:	str	r2, [r1, r3, lsl #3]
   1e16c:	str	r2, [r5, r3, lsl #3]
   1e170:	add	r3, r3, #1
   1e174:	ldr	r0, [sp, #8]
   1e178:	cmp	r3, r0
   1e17c:	bne	1e168 <ftello64@plt+0xcb18>
   1e180:	mov	r3, #0
   1e184:	subs	r2, r0, #1
   1e188:	movne	r2, #1
   1e18c:	str	r3, [r5]
   1e190:	ldr	r3, [sp, #224]	; 0xe0
   1e194:	str	r3, [r5, #4]
   1e198:	ldrb	r3, [sl, #28]
   1e19c:	eor	r3, r3, #16
   1e1a0:	ands	r3, r2, r3, lsr #4
   1e1a4:	beq	1e7f4 <ftello64@plt+0xd1a4>
   1e1a8:	ldrb	r4, [fp, #88]	; 0x58
   1e1ac:	ands	r4, r4, #1
   1e1b0:	beq	1e1c4 <ftello64@plt+0xcb74>
   1e1b4:	ldr	r4, [fp, #76]	; 0x4c
   1e1b8:	cmp	r4, #0
   1e1bc:	movle	r4, #0
   1e1c0:	movgt	r4, #1
   1e1c4:	ldr	r3, [sl]
   1e1c8:	mov	r2, #2
   1e1cc:	add	r7, sp, #280	; 0x118
   1e1d0:	cmp	r4, #0
   1e1d4:	str	r3, [sp, #16]
   1e1d8:	mov	r3, #0
   1e1dc:	str	r2, [sp, #124]	; 0x7c
   1e1e0:	str	r3, [sp, #120]	; 0x78
   1e1e4:	str	r3, [sp, #128]	; 0x80
   1e1e8:	str	r3, [sp, #268]	; 0x10c
   1e1ec:	mov	r3, #16
   1e1f0:	str	r7, [sp, #276]	; 0x114
   1e1f4:	str	r3, [sp, #272]	; 0x110
   1e1f8:	beq	1e214 <ftello64@plt+0xcbc4>
   1e1fc:	mov	r0, #48	; 0x30
   1e200:	bl	2213c <ftello64@plt+0x10aec>
   1e204:	cmp	r0, #0
   1e208:	str	r0, [sp, #128]	; 0x80
   1e20c:	addne	r4, sp, #120	; 0x78
   1e210:	beq	1d5fc <ftello64@plt+0xbfac>
   1e214:	ldr	r2, [sp, #8]
   1e218:	ldr	r3, [sp, #16]
   1e21c:	ldr	r6, [r3, #72]	; 0x48
   1e220:	mov	r3, #0
   1e224:	str	r3, [sp, #108]	; 0x6c
   1e228:	str	r3, [sp, #112]	; 0x70
   1e22c:	str	r3, [sp, #116]	; 0x74
   1e230:	ldr	r3, [sp, #268]	; 0x10c
   1e234:	cmp	r2, r3
   1e238:	ldrls	r3, [sp, #8]
   1e23c:	strls	r3, [sp, #268]	; 0x10c
   1e240:	bls	1e298 <ftello64@plt+0xcc48>
   1e244:	mov	r3, #8
   1e248:	mov	r2, r7
   1e24c:	ldr	r1, [sp, #8]
   1e250:	add	r0, sp, #268	; 0x10c
   1e254:	bl	22268 <ftello64@plt+0x10c18>
   1e258:	cmp	r0, #0
   1e25c:	bne	1e298 <ftello64@plt+0xcc48>
   1e260:	ldr	r0, [sp, #276]	; 0x114
   1e264:	cmp	r0, r7
   1e268:	beq	1e270 <ftello64@plt+0xcc20>
   1e26c:	bl	142a8 <ftello64@plt+0x2c58>
   1e270:	mov	r3, #0
   1e274:	str	r3, [sp, #268]	; 0x10c
   1e278:	mvn	r3, #0
   1e27c:	str	r7, [sp, #276]	; 0x114
   1e280:	str	r3, [sp, #272]	; 0x110
   1e284:	add	r0, sp, #268	; 0x10c
   1e288:	bl	1796c <ftello64@plt+0x631c>
   1e28c:	mov	r0, r4
   1e290:	bl	19714 <ftello64@plt+0x80c4>
   1e294:	b	1d5fc <ftello64@plt+0xbfac>
   1e298:	ldr	r3, [sp, #8]
   1e29c:	mov	r1, r5
   1e2a0:	ldr	r7, [sp, #276]	; 0x114
   1e2a4:	lsl	r8, r3, #3
   1e2a8:	mov	r0, r7
   1e2ac:	mov	r2, r8
   1e2b0:	bl	11320 <memcpy@plt>
   1e2b4:	mov	r2, r5
   1e2b8:	ldr	r3, [r2], #4
   1e2bc:	str	r2, [sp, #28]
   1e2c0:	str	r3, [sp, #104]	; 0x68
   1e2c4:	ldr	r3, [sp, #8]
   1e2c8:	lsl	r3, r3, #4
   1e2cc:	str	r3, [sp, #24]
   1e2d0:	ldr	r3, [r5, #4]
   1e2d4:	ldr	r2, [sp, #104]	; 0x68
   1e2d8:	cmp	r2, r3
   1e2dc:	bgt	1e5b8 <ftello64@plt+0xcf68>
   1e2e0:	ldr	r3, [sp, #16]
   1e2e4:	lsl	r0, r6, #3
   1e2e8:	ldr	r3, [r3]
   1e2ec:	add	r1, r3, r0
   1e2f0:	ldrb	ip, [r1, #4]
   1e2f4:	cmp	ip, #8
   1e2f8:	bne	1e53c <ftello64@plt+0xceec>
   1e2fc:	ldr	r3, [r3, r6, lsl #3]
   1e300:	ldr	r1, [sp, #8]
   1e304:	add	r3, r3, #1
   1e308:	cmp	r1, r3
   1e30c:	ble	1e320 <ftello64@plt+0xccd0>
   1e310:	add	r1, r5, r3, lsl #3
   1e314:	str	r2, [r5, r3, lsl #3]
   1e318:	mvn	r3, #0
   1e31c:	str	r3, [r1, #4]
   1e320:	ldr	r2, [r5, #4]
   1e324:	ldr	r3, [sp, #104]	; 0x68
   1e328:	cmp	r2, r3
   1e32c:	bne	1e33c <ftello64@plt+0xccec>
   1e330:	ldr	r3, [sp, #228]	; 0xe4
   1e334:	cmp	r6, r3
   1e338:	beq	1e5b0 <ftello64@plt+0xcf60>
   1e33c:	cmp	r4, #0
   1e340:	beq	1e3a0 <ftello64@plt+0xcd50>
   1e344:	mov	r1, r6
   1e348:	add	r0, sp, #108	; 0x6c
   1e34c:	bl	16468 <ftello64@plt+0x4e18>
   1e350:	cmp	r0, #0
   1e354:	beq	1e3a0 <ftello64@plt+0xcd50>
   1e358:	mov	r3, #0
   1e35c:	ldr	r2, [r5, r3, lsl #3]
   1e360:	cmp	r2, #0
   1e364:	blt	1e5e8 <ftello64@plt+0xcf98>
   1e368:	ldr	r2, [sp, #28]
   1e36c:	ldr	r2, [r2, r3, lsl #3]
   1e370:	cmn	r2, #1
   1e374:	bne	1e5e8 <ftello64@plt+0xcf98>
   1e378:	add	r3, sp, #108	; 0x6c
   1e37c:	add	r1, sp, #104	; 0x68
   1e380:	str	r7, [sp]
   1e384:	mov	r0, r4
   1e388:	ldr	r2, [sp, #8]
   1e38c:	str	r3, [sp, #4]
   1e390:	mov	r3, r5
   1e394:	bl	17c50 <ftello64@plt+0x6600>
   1e398:	subs	r6, r0, #0
   1e39c:	blt	1e5b8 <ftello64@plt+0xcf68>
   1e3a0:	ldr	r9, [sp, #216]	; 0xd8
   1e3a4:	lsl	sl, r6, #3
   1e3a8:	str	r6, [sp, #20]
   1e3ac:	ldr	r3, [r9]
   1e3b0:	add	r1, r3, sl
   1e3b4:	ldrb	r2, [r1, #4]
   1e3b8:	tst	r2, #8
   1e3bc:	beq	1e624 <ftello64@plt+0xcfd4>
   1e3c0:	ldr	r2, [sp, #104]	; 0x68
   1e3c4:	mov	r1, r6
   1e3c8:	add	r0, sp, #108	; 0x6c
   1e3cc:	ldr	r3, [sp, #232]	; 0xe8
   1e3d0:	ldr	sl, [r3, r2, lsl #2]
   1e3d4:	mov	r2, #12
   1e3d8:	add	r3, sl, #4
   1e3dc:	str	r3, [sp, #20]
   1e3e0:	ldr	r3, [r9, #20]
   1e3e4:	mla	sl, r2, r6, r3
   1e3e8:	bl	16468 <ftello64@plt+0x4e18>
   1e3ec:	cmp	r0, #0
   1e3f0:	beq	1e5fc <ftello64@plt+0xcfac>
   1e3f4:	ldr	r2, [sl, #4]
   1e3f8:	mov	r3, #0
   1e3fc:	mvn	r6, #0
   1e400:	cmp	r3, r2
   1e404:	bge	1e528 <ftello64@plt+0xced8>
   1e408:	ldr	r1, [sl, #8]
   1e40c:	str	r3, [sp, #32]
   1e410:	ldr	r0, [sp, #20]
   1e414:	str	r2, [sp, #36]	; 0x24
   1e418:	ldr	r9, [r1, r3, lsl #2]
   1e41c:	mov	r1, r9
   1e420:	bl	16468 <ftello64@plt+0x4e18>
   1e424:	cmp	r0, #0
   1e428:	ldr	r3, [sp, #32]
   1e42c:	ldr	r2, [sp, #36]	; 0x24
   1e430:	beq	1e61c <ftello64@plt+0xcfcc>
   1e434:	cmn	r6, #1
   1e438:	beq	1e618 <ftello64@plt+0xcfc8>
   1e43c:	mov	r1, r6
   1e440:	add	r0, sp, #108	; 0x6c
   1e444:	bl	16468 <ftello64@plt+0x4e18>
   1e448:	cmp	r0, #0
   1e44c:	bne	1e7ec <ftello64@plt+0xd19c>
   1e450:	cmp	r4, #0
   1e454:	beq	1e528 <ftello64@plt+0xced8>
   1e458:	ldr	sl, [r4]
   1e45c:	ldr	r3, [sp, #104]	; 0x68
   1e460:	ldr	r2, [r4, #4]
   1e464:	str	r3, [sp, #20]
   1e468:	add	r3, sl, #1
   1e46c:	cmp	r3, r2
   1e470:	str	r3, [r4]
   1e474:	bne	1e4a0 <ftello64@plt+0xce50>
   1e478:	mov	r1, #48	; 0x30
   1e47c:	ldr	r0, [r4, #8]
   1e480:	mul	r1, r1, r3
   1e484:	bl	22168 <ftello64@plt+0x10b18>
   1e488:	cmp	r0, #0
   1e48c:	beq	1e60c <ftello64@plt+0xcfbc>
   1e490:	ldr	r3, [r4, #4]
   1e494:	str	r0, [r4, #8]
   1e498:	lsl	r3, r3, #1
   1e49c:	str	r3, [r4, #4]
   1e4a0:	mov	r0, #24
   1e4a4:	ldr	r2, [r4, #8]
   1e4a8:	mul	sl, r0, sl
   1e4ac:	ldr	r1, [sp, #20]
   1e4b0:	ldr	r0, [sp, #24]
   1e4b4:	add	r3, r2, sl
   1e4b8:	str	r1, [r2, sl]
   1e4bc:	str	r9, [r3, #4]
   1e4c0:	str	r3, [sp, #20]
   1e4c4:	bl	2213c <ftello64@plt+0x10aec>
   1e4c8:	ldr	r3, [sp, #20]
   1e4cc:	str	r0, [r3, #8]
   1e4d0:	ldr	r3, [r4, #8]
   1e4d4:	add	r3, r3, sl
   1e4d8:	ldr	r0, [r3, #8]
   1e4dc:	cmp	r0, #0
   1e4e0:	beq	1e60c <ftello64@plt+0xcfbc>
   1e4e4:	mov	r2, r8
   1e4e8:	mov	r1, r5
   1e4ec:	bl	11320 <memcpy@plt>
   1e4f0:	ldr	r3, [r4, #8]
   1e4f4:	mov	r2, r8
   1e4f8:	mov	r1, r7
   1e4fc:	add	r3, r3, sl
   1e500:	ldr	r0, [r3, #8]
   1e504:	add	r0, r0, r8
   1e508:	bl	11320 <memcpy@plt>
   1e50c:	ldr	r0, [r4, #8]
   1e510:	add	r1, sp, #108	; 0x6c
   1e514:	add	r0, r0, sl
   1e518:	add	r0, r0, #12
   1e51c:	bl	18c4c <ftello64@plt+0x75fc>
   1e520:	cmp	r0, #0
   1e524:	bne	1e60c <ftello64@plt+0xcfbc>
   1e528:	cmp	r6, #0
   1e52c:	bge	1e2d0 <ftello64@plt+0xcc80>
   1e530:	cmn	r6, #2
   1e534:	bne	1e66c <ftello64@plt+0xd01c>
   1e538:	b	1e60c <ftello64@plt+0xcfbc>
   1e53c:	cmp	ip, #9
   1e540:	bne	1e320 <ftello64@plt+0xccd0>
   1e544:	ldr	r3, [r3, r0]
   1e548:	ldr	r0, [sp, #8]
   1e54c:	add	r3, r3, #1
   1e550:	cmp	r0, r3
   1e554:	ble	1e320 <ftello64@plt+0xccd0>
   1e558:	ldr	ip, [r5, r3, lsl #3]
   1e55c:	add	r0, r5, r3, lsl #3
   1e560:	cmp	r2, ip
   1e564:	ble	1e580 <ftello64@plt+0xcf30>
   1e568:	mov	r1, r5
   1e56c:	str	r2, [r0, #4]
   1e570:	mov	r2, r8
   1e574:	mov	r0, r7
   1e578:	bl	11320 <memcpy@plt>
   1e57c:	b	1e320 <ftello64@plt+0xccd0>
   1e580:	ldrb	r1, [r1, #6]
   1e584:	tst	r1, #8
   1e588:	beq	1e5a8 <ftello64@plt+0xcf58>
   1e58c:	ldr	r3, [r7, r3, lsl #3]
   1e590:	cmn	r3, #1
   1e594:	beq	1e5a8 <ftello64@plt+0xcf58>
   1e598:	mov	r2, r8
   1e59c:	mov	r1, r7
   1e5a0:	mov	r0, r5
   1e5a4:	b	1e578 <ftello64@plt+0xcf28>
   1e5a8:	str	r2, [r0, #4]
   1e5ac:	b	1e320 <ftello64@plt+0xccd0>
   1e5b0:	cmp	r4, #0
   1e5b4:	bne	1e358 <ftello64@plt+0xcd08>
   1e5b8:	ldr	r0, [sp, #116]	; 0x74
   1e5bc:	bl	142a8 <ftello64@plt+0x2c58>
   1e5c0:	add	r0, sp, #268	; 0x10c
   1e5c4:	bl	1796c <ftello64@plt+0x631c>
   1e5c8:	mov	r0, r4
   1e5cc:	bl	19714 <ftello64@plt+0x80c4>
   1e5d0:	cmp	r0, #0
   1e5d4:	beq	1e7f4 <ftello64@plt+0xd1a4>
   1e5d8:	str	r0, [sp, #12]
   1e5dc:	b	1d78c <ftello64@plt+0xc13c>
   1e5e0:	beq	feac9090 <optarg@@GLIBC_2.4+0xfea93ea0>
   1e5e4:	andeq	pc, r3, r0, lsl #30
   1e5e8:	ldr	r2, [sp, #8]
   1e5ec:	add	r3, r3, #1
   1e5f0:	cmp	r2, r3
   1e5f4:	bne	1e35c <ftello64@plt+0xcd0c>
   1e5f8:	b	1e5b8 <ftello64@plt+0xcf68>
   1e5fc:	add	r0, sp, #108	; 0x6c
   1e600:	bl	1976c <ftello64@plt+0x811c>
   1e604:	cmp	r0, #0
   1e608:	bne	1e3f4 <ftello64@plt+0xcda4>
   1e60c:	ldr	r0, [sp, #116]	; 0x74
   1e610:	bl	142a8 <ftello64@plt+0x2c58>
   1e614:	b	1e284 <ftello64@plt+0xcc34>
   1e618:	mov	r6, r9
   1e61c:	add	r3, r3, #1
   1e620:	b	1e400 <ftello64@plt+0xcdb0>
   1e624:	ldrb	r1, [r1, #6]
   1e628:	tst	r1, #16
   1e62c:	beq	1e6b0 <ftello64@plt+0xd060>
   1e630:	add	r2, sp, #132	; 0x84
   1e634:	mov	r0, r9
   1e638:	ldr	r1, [sp, #20]
   1e63c:	ldr	r3, [sp, #104]	; 0x68
   1e640:	bl	18614 <ftello64@plt+0x6fc4>
   1e644:	subs	r3, r0, #0
   1e648:	bne	1e734 <ftello64@plt+0xd0e4>
   1e64c:	ldr	r1, [r9]
   1e650:	add	r0, sp, #132	; 0x84
   1e654:	ldr	r2, [sp, #104]	; 0x68
   1e658:	add	r1, r1, sl
   1e65c:	bl	19f70 <ftello64@plt+0x8920>
   1e660:	cmp	r0, #0
   1e664:	movne	r3, #0
   1e668:	bne	1e734 <ftello64@plt+0xd0e4>
   1e66c:	add	r3, sp, #108	; 0x6c
   1e670:	add	r1, sp, #104	; 0x68
   1e674:	str	r7, [sp]
   1e678:	mov	r0, r4
   1e67c:	ldr	r2, [sp, #8]
   1e680:	str	r3, [sp, #4]
   1e684:	mov	r3, r5
   1e688:	bl	17c50 <ftello64@plt+0x6600>
   1e68c:	subs	r6, r0, #0
   1e690:	bge	1e2d0 <ftello64@plt+0xcc80>
   1e694:	ldr	r0, [sp, #116]	; 0x74
   1e698:	bl	142a8 <ftello64@plt+0x2c58>
   1e69c:	add	r0, sp, #268	; 0x10c
   1e6a0:	bl	1796c <ftello64@plt+0x631c>
   1e6a4:	mov	r0, r4
   1e6a8:	bl	19714 <ftello64@plt+0x80c4>
   1e6ac:	b	1d784 <ftello64@plt+0xc134>
   1e6b0:	cmp	r2, #4
   1e6b4:	bne	1e64c <ftello64@plt+0xcffc>
   1e6b8:	ldr	r3, [r3, sl]
   1e6bc:	ldr	r2, [sp, #8]
   1e6c0:	add	r3, r3, #1
   1e6c4:	cmp	r2, r3
   1e6c8:	ble	1e908 <ftello64@plt+0xd2b8>
   1e6cc:	add	r2, r5, r3, lsl #3
   1e6d0:	ldr	r0, [r5, r3, lsl #3]
   1e6d4:	cmp	r4, #0
   1e6d8:	ldr	r2, [r2, #4]
   1e6dc:	sub	r3, r2, r0
   1e6e0:	beq	1e798 <ftello64@plt+0xd148>
   1e6e4:	cmn	r0, #1
   1e6e8:	beq	1e66c <ftello64@plt+0xd01c>
   1e6ec:	cmn	r2, #1
   1e6f0:	beq	1e66c <ftello64@plt+0xd01c>
   1e6f4:	cmp	r3, #0
   1e6f8:	beq	1e7a0 <ftello64@plt+0xd150>
   1e6fc:	ldr	r1, [sp, #104]	; 0x68
   1e700:	ldr	ip, [sp, #136]	; 0x88
   1e704:	ldr	r2, [sp, #160]	; 0xa0
   1e708:	sub	r2, r2, r1
   1e70c:	cmp	r3, r2
   1e710:	bgt	1e66c <ftello64@plt+0xd01c>
   1e714:	mov	r2, r3
   1e718:	add	r1, ip, r1
   1e71c:	str	r3, [sp, #32]
   1e720:	add	r0, ip, r0
   1e724:	bl	1135c <memcmp@plt>
   1e728:	cmp	r0, #0
   1e72c:	ldr	r3, [sp, #32]
   1e730:	bne	1e66c <ftello64@plt+0xd01c>
   1e734:	ldr	r2, [r9, #12]
   1e738:	cmp	r3, #0
   1e73c:	ldr	r1, [sp, #20]
   1e740:	ldr	r6, [r2, r1, lsl #2]
   1e744:	ldr	r2, [sp, #104]	; 0x68
   1e748:	addeq	r3, r2, #1
   1e74c:	addne	r3, r2, r3
   1e750:	cmp	r4, #0
   1e754:	str	r3, [sp, #104]	; 0x68
   1e758:	beq	1e78c <ftello64@plt+0xd13c>
   1e75c:	ldr	r2, [sp, #224]	; 0xe0
   1e760:	cmp	r3, r2
   1e764:	bgt	1e66c <ftello64@plt+0xd01c>
   1e768:	ldr	r2, [sp, #232]	; 0xe8
   1e76c:	ldr	r0, [r2, r3, lsl #2]
   1e770:	cmp	r0, #0
   1e774:	beq	1e66c <ftello64@plt+0xd01c>
   1e778:	mov	r1, r6
   1e77c:	add	r0, r0, #4
   1e780:	bl	16468 <ftello64@plt+0x4e18>
   1e784:	cmp	r0, #0
   1e788:	beq	1e66c <ftello64@plt+0xd01c>
   1e78c:	mov	r3, #0
   1e790:	str	r3, [sp, #112]	; 0x70
   1e794:	b	1e528 <ftello64@plt+0xced8>
   1e798:	cmp	r3, #0
   1e79c:	bne	1e734 <ftello64@plt+0xd0e4>
   1e7a0:	mov	r1, r6
   1e7a4:	add	r0, sp, #108	; 0x6c
   1e7a8:	bl	1976c <ftello64@plt+0x811c>
   1e7ac:	cmp	r0, #0
   1e7b0:	beq	1e60c <ftello64@plt+0xcfbc>
   1e7b4:	ldr	r2, [r9, #20]
   1e7b8:	mov	r3, #12
   1e7bc:	mla	r6, r3, r6, r2
   1e7c0:	ldr	r2, [sp, #104]	; 0x68
   1e7c4:	ldr	r3, [r6, #8]
   1e7c8:	ldr	r6, [r3]
   1e7cc:	ldr	r3, [sp, #232]	; 0xe8
   1e7d0:	mov	r1, r6
   1e7d4:	ldr	r0, [r3, r2, lsl #2]
   1e7d8:	add	r0, r0, #4
   1e7dc:	bl	16468 <ftello64@plt+0x4e18>
   1e7e0:	cmp	r0, #0
   1e7e4:	beq	1e64c <ftello64@plt+0xcffc>
   1e7e8:	b	1e528 <ftello64@plt+0xced8>
   1e7ec:	mov	r6, r9
   1e7f0:	b	1e528 <ftello64@plt+0xced8>
   1e7f4:	ldrb	r6, [sp, #208]	; 0xd0
   1e7f8:	mov	r2, r5
   1e7fc:	mov	r3, #0
   1e800:	ldr	r0, [sp, #100]	; 0x64
   1e804:	ldr	lr, [sp, #144]	; 0x90
   1e808:	ldr	r4, [sp, #160]	; 0xa0
   1e80c:	ldr	ip, [sp, #164]	; 0xa4
   1e810:	ldr	r1, [r5, r3, lsl #3]
   1e814:	cmn	r1, #1
   1e818:	beq	1e860 <ftello64@plt+0xd210>
   1e81c:	cmp	r6, #0
   1e820:	beq	1e848 <ftello64@plt+0xd1f8>
   1e824:	cmp	r1, r4
   1e828:	ldrne	r1, [lr, r1, lsl #2]
   1e82c:	moveq	r1, ip
   1e830:	str	r1, [r5, r3, lsl #3]
   1e834:	ldr	r1, [r2, #4]
   1e838:	cmp	r4, r1
   1e83c:	ldrne	r1, [lr, r1, lsl #2]
   1e840:	moveq	r1, ip
   1e844:	str	r1, [r2, #4]
   1e848:	ldr	r1, [r5, r3, lsl #3]
   1e84c:	add	r1, r1, r0
   1e850:	str	r1, [r5, r3, lsl #3]
   1e854:	ldr	r1, [r2, #4]
   1e858:	add	r1, r1, r0
   1e85c:	str	r1, [r2, #4]
   1e860:	ldr	r1, [sp, #8]
   1e864:	add	r3, r3, #1
   1e868:	add	r2, r2, #8
   1e86c:	cmp	r3, r1
   1e870:	bne	1e810 <ftello64@plt+0xd1c0>
   1e874:	ldr	r3, [sp, #8]
   1e878:	mov	r2, #0
   1e87c:	mvn	r1, #0
   1e880:	add	r3, r5, r3, lsl #3
   1e884:	ldr	r0, [sp, #56]	; 0x38
   1e888:	add	r3, r3, #8
   1e88c:	cmp	r2, r0
   1e890:	blt	1e8ec <ftello64@plt+0xd29c>
   1e894:	ldr	r3, [fp, #132]	; 0x84
   1e898:	cmp	r3, #0
   1e89c:	movne	r0, #0
   1e8a0:	addne	ip, r5, #4
   1e8a4:	beq	1d78c <ftello64@plt+0xc13c>
   1e8a8:	ldr	r1, [sp, #8]
   1e8ac:	add	r2, r0, #1
   1e8b0:	cmp	r2, r1
   1e8b4:	beq	1d78c <ftello64@plt+0xc13c>
   1e8b8:	ldr	r1, [r3]
   1e8bc:	cmp	r1, r0
   1e8c0:	beq	1e8e0 <ftello64@plt+0xd290>
   1e8c4:	add	r1, r1, #1
   1e8c8:	ldr	r1, [r5, r1, lsl #3]
   1e8cc:	str	r1, [r5, r2, lsl #3]
   1e8d0:	ldr	r1, [r3]
   1e8d4:	add	r1, r5, r1, lsl #3
   1e8d8:	ldr	r1, [r1, #12]
   1e8dc:	str	r1, [ip, r2, lsl #3]
   1e8e0:	add	r3, r3, #4
   1e8e4:	mov	r0, r2
   1e8e8:	b	1e8a8 <ftello64@plt+0xd258>
   1e8ec:	add	r2, r2, #1
   1e8f0:	str	r1, [r3, #-8]
   1e8f4:	str	r1, [r3, #-4]
   1e8f8:	b	1e884 <ftello64@plt+0xd234>
   1e8fc:	mov	r3, #1
   1e900:	str	r3, [sp, #12]
   1e904:	b	1d7c0 <ftello64@plt+0xc170>
   1e908:	cmp	r4, #0
   1e90c:	beq	1e7a0 <ftello64@plt+0xd150>
   1e910:	b	1e66c <ftello64@plt+0xd01c>
   1e914:	ldr	r3, [sp, #8]
   1e918:	cmp	r3, #0
   1e91c:	movne	r3, #1
   1e920:	addne	r1, r5, #4
   1e924:	mvnne	r2, #0
   1e928:	bne	1e174 <ftello64@plt+0xcb24>
   1e92c:	b	1d78c <ftello64@plt+0xc13c>
   1e930:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e934:	sub	sp, sp, #148	; 0x94
   1e938:	mov	fp, r0
   1e93c:	mov	r6, r1
   1e940:	mov	r5, r2
   1e944:	and	r7, r3, #16777216	; 0x1000000
   1e948:	and	r8, r3, #32
   1e94c:	ldr	sl, [sp, #188]	; 0xbc
   1e950:	and	r9, r3, #16
   1e954:	str	r3, [sp, #8]
   1e958:	ldrb	r3, [r5, #4]
   1e95c:	ldr	r4, [r6]
   1e960:	sub	r2, r3, #1
   1e964:	cmp	r2, #35	; 0x23
   1e968:	ldrls	pc, [pc, r2, lsl #2]
   1e96c:	b	1f608 <ftello64@plt+0xdfb8>
   1e970:	andeq	lr, r1, r0, lsl #20
   1e974:	andeq	lr, r1, ip, lsr #24
   1e978:	andeq	pc, r1, r8, lsl #12
   1e97c:	andeq	pc, r1, r0, ror #5
   1e980:	andeq	pc, r1, ip, ror r5	; <UNPREDICTABLE>
   1e984:	andeq	pc, r1, r8, lsl #12
   1e988:	andeq	pc, r1, r8, lsl #12
   1e98c:	andeq	lr, r1, ip, asr #22
   1e990:	andeq	pc, r1, ip, ror r3	; <UNPREDICTABLE>
   1e994:	andeq	lr, r1, ip, lsr #24
   1e998:	andeq	pc, r1, r0, asr r3	; <UNPREDICTABLE>
   1e99c:	andeq	pc, r1, r4, asr #7
   1e9a0:	andeq	pc, r1, r8, lsl #12
   1e9a4:	andeq	pc, r1, r8, lsl #12
   1e9a8:	andeq	pc, r1, r8, lsl #12
   1e9ac:	andeq	pc, r1, r8, lsl #12
   1e9b0:	andeq	pc, r1, r8, lsl #12
   1e9b4:	andeq	pc, r1, r0, asr r3	; <UNPREDICTABLE>
   1e9b8:	andeq	pc, r1, r0, asr r3	; <UNPREDICTABLE>
   1e9bc:	andeq	lr, r1, r4, lsr ip
   1e9c0:	andeq	pc, r1, r8, lsl #12
   1e9c4:	andeq	pc, r1, r8, lsl #12
   1e9c8:	andeq	pc, r1, r0, asr #6
   1e9cc:	muleq	r1, ip, r3
   1e9d0:	andeq	pc, r1, r8, lsl #12
   1e9d4:	andeq	pc, r1, r8, lsl #12
   1e9d8:	andeq	pc, r1, r8, lsl #12
   1e9dc:	andeq	pc, r1, r8, lsl #12
   1e9e0:	andeq	pc, r1, r8, lsl #12
   1e9e4:	andeq	pc, r1, r8, lsl #12
   1e9e8:	andeq	pc, r1, r8, lsl #12
   1e9ec:	andeq	pc, r1, r8, lsr #11
   1e9f0:	andeq	pc, r1, r8, lsr #11
   1e9f4:	andeq	pc, r1, ip, ror #11
   1e9f8:	andeq	pc, r1, ip, ror #11
   1e9fc:	andeq	pc, r1, r8, lsl #12
   1ea00:	mov	r2, #0
   1ea04:	mov	r3, r5
   1ea08:	mov	r1, r2
   1ea0c:	mov	r0, r4
   1ea10:	bl	16afc <ftello64@plt+0x54ac>
   1ea14:	subs	r6, r0, #0
   1ea18:	bne	1ea28 <ftello64@plt+0xd3d8>
   1ea1c:	mov	r3, #12
   1ea20:	str	r3, [sl]
   1ea24:	b	1ec2c <ftello64@plt+0xd5dc>
   1ea28:	ldr	r3, [r4, #92]	; 0x5c
   1ea2c:	cmp	r3, #1
   1ea30:	bgt	1eb1c <ftello64@plt+0xd4cc>
   1ea34:	mov	r1, fp
   1ea38:	mov	r0, r5
   1ea3c:	ldr	r2, [sp, #8]
   1ea40:	bl	1ad78 <ftello64@plt+0x9728>
   1ea44:	ldrb	r3, [r5, #4]
   1ea48:	cmp	r3, #23
   1ea4c:	bhi	1f390 <ftello64@plt+0xdd40>
   1ea50:	ldr	r2, [pc, #3904]	; 1f998 <ftello64@plt+0xe348>
   1ea54:	sub	r9, r3, #18
   1ea58:	clz	r9, r9
   1ea5c:	lsr	r9, r9, #5
   1ea60:	mvn	r8, r2, lsr r3
   1ea64:	ands	r8, r8, #1
   1ea68:	bne	1f390 <ftello64@plt+0xdd40>
   1ea6c:	ldr	r2, [fp, #40]	; 0x28
   1ea70:	cmp	r3, #23
   1ea74:	ldm	r5, {r0, r1}
   1ea78:	str	r2, [sp, #12]
   1ea7c:	add	r2, sp, #112	; 0x70
   1ea80:	stm	r2, {r0, r1}
   1ea84:	bne	1f75c <ftello64@plt+0xe10c>
   1ea88:	mov	r1, r5
   1ea8c:	mov	r0, fp
   1ea90:	ldr	r2, [sp, #8]
   1ea94:	bl	1ad94 <ftello64@plt+0x9744>
   1ea98:	cmn	r0, #1
   1ea9c:	mov	r9, r0
   1eaa0:	bne	1f610 <ftello64@plt+0xdfc0>
   1eaa4:	ldrb	r3, [r5, #4]
   1eaa8:	cmp	r3, #1
   1eaac:	bne	1eac0 <ftello64@plt+0xd470>
   1eab0:	ldrb	r3, [r5]
   1eab4:	cmp	r3, #44	; 0x2c
   1eab8:	moveq	r9, r8
   1eabc:	beq	1f67c <ftello64@plt+0xe02c>
   1eac0:	mov	r3, #10
   1eac4:	mov	r7, #0
   1eac8:	str	r3, [sl]
   1eacc:	b	1f644 <ftello64@plt+0xdff4>
   1ead0:	mov	r1, fp
   1ead4:	mov	r0, r5
   1ead8:	ldr	r2, [sp, #8]
   1eadc:	bl	1ad78 <ftello64@plt+0x9728>
   1eae0:	mov	r2, #0
   1eae4:	mov	r3, r5
   1eae8:	mov	r1, r2
   1eaec:	mov	r0, r4
   1eaf0:	bl	16afc <ftello64@plt+0x54ac>
   1eaf4:	mov	r7, r0
   1eaf8:	mov	r2, r0
   1eafc:	mov	r1, r6
   1eb00:	mov	r3, #16
   1eb04:	mov	r0, r4
   1eb08:	bl	16c50 <ftello64@plt+0x5600>
   1eb0c:	cmp	r0, #0
   1eb10:	cmpne	r7, #0
   1eb14:	mov	r6, r0
   1eb18:	beq	1ea1c <ftello64@plt+0xd3cc>
   1eb1c:	ldr	r3, [fp, #40]	; 0x28
   1eb20:	ldr	r2, [fp, #56]	; 0x38
   1eb24:	cmp	r2, r3
   1eb28:	ble	1ea34 <ftello64@plt+0xd3e4>
   1eb2c:	ldr	r2, [fp, #28]
   1eb30:	cmp	r3, r2
   1eb34:	beq	1ea34 <ftello64@plt+0xd3e4>
   1eb38:	ldr	r2, [fp, #8]
   1eb3c:	ldr	r3, [r2, r3, lsl #2]
   1eb40:	cmn	r3, #1
   1eb44:	beq	1ead0 <ftello64@plt+0xd480>
   1eb48:	b	1ea34 <ftello64@plt+0xd3e4>
   1eb4c:	ldr	r7, [r6, #24]
   1eb50:	mov	r1, fp
   1eb54:	mov	r0, r5
   1eb58:	add	r3, r7, #1
   1eb5c:	str	r3, [r6, #24]
   1eb60:	ldr	r3, [sp, #8]
   1eb64:	orr	r2, r3, #8388608	; 0x800000
   1eb68:	bl	1ad78 <ftello64@plt+0x9728>
   1eb6c:	ldrb	r3, [r5, #4]
   1eb70:	cmp	r3, #9
   1eb74:	moveq	r1, #0
   1eb78:	beq	1ebd8 <ftello64@plt+0xd588>
   1eb7c:	ldr	r3, [sp, #184]	; 0xb8
   1eb80:	mov	r2, r5
   1eb84:	mov	r1, r6
   1eb88:	mov	r0, fp
   1eb8c:	add	r3, r3, #1
   1eb90:	stm	sp, {r3, sl}
   1eb94:	ldr	r3, [sp, #8]
   1eb98:	bl	1fb08 <ftello64@plt+0xe4b8>
   1eb9c:	ldr	r2, [sl]
   1eba0:	mov	r1, r0
   1eba4:	cmp	r2, #0
   1eba8:	bne	1ebd0 <ftello64@plt+0xd580>
   1ebac:	ldrb	r3, [r5, #4]
   1ebb0:	cmp	r3, #9
   1ebb4:	beq	1ebd8 <ftello64@plt+0xd588>
   1ebb8:	cmp	r0, #0
   1ebbc:	beq	1ebc8 <ftello64@plt+0xd578>
   1ebc0:	ldr	r1, [pc, #3540]	; 1f99c <ftello64@plt+0xe34c>
   1ebc4:	bl	164dc <ftello64@plt+0x4e8c>
   1ebc8:	mov	r3, #8
   1ebcc:	str	r3, [sl]
   1ebd0:	mov	r6, #0
   1ebd4:	b	1ec10 <ftello64@plt+0xd5c0>
   1ebd8:	cmp	r7, #8
   1ebdc:	mov	r0, r4
   1ebe0:	ldrls	r3, [r4, #84]	; 0x54
   1ebe4:	movls	r2, #1
   1ebe8:	orrls	r3, r3, r2, lsl r7
   1ebec:	mov	r2, #0
   1ebf0:	strls	r3, [r4, #84]	; 0x54
   1ebf4:	mov	r3, #17
   1ebf8:	bl	16c50 <ftello64@plt+0x5600>
   1ebfc:	subs	r6, r0, #0
   1ec00:	strne	r7, [r6, #20]
   1ec04:	bne	1ec10 <ftello64@plt+0xd5c0>
   1ec08:	mov	r3, #12
   1ec0c:	str	r3, [sl]
   1ec10:	ldr	r2, [sl]
   1ec14:	clz	r3, r6
   1ec18:	lsr	r3, r3, #5
   1ec1c:	cmp	r2, #0
   1ec20:	moveq	r3, #0
   1ec24:	cmp	r3, #0
   1ec28:	beq	1ea34 <ftello64@plt+0xd3e4>
   1ec2c:	mov	r6, #0
   1ec30:	b	1f390 <ftello64@plt+0xdd40>
   1ec34:	mov	r6, #0
   1ec38:	mov	r1, #1
   1ec3c:	mov	r0, #32
   1ec40:	str	r6, [sp, #52]	; 0x34
   1ec44:	bl	220e8 <ftello64@plt+0x10a98>
   1ec48:	mov	r1, #1
   1ec4c:	str	r0, [sp, #12]
   1ec50:	mov	r0, #40	; 0x28
   1ec54:	bl	220e8 <ftello64@plt+0x10a98>
   1ec58:	ldr	r3, [sp, #12]
   1ec5c:	mov	r7, r0
   1ec60:	clz	r0, r0
   1ec64:	lsr	r0, r0, #5
   1ec68:	cmp	r3, r6
   1ec6c:	movne	r8, r0
   1ec70:	moveq	r8, #1
   1ec74:	cmp	r8, r6
   1ec78:	beq	1ec90 <ftello64@plt+0xd640>
   1ec7c:	mov	r0, r3
   1ec80:	bl	142a8 <ftello64@plt+0x2c58>
   1ec84:	mov	r0, r7
   1ec88:	bl	142a8 <ftello64@plt+0x2c58>
   1ec8c:	b	1ec08 <ftello64@plt+0xd5b8>
   1ec90:	mov	r1, fp
   1ec94:	mov	r0, r5
   1ec98:	ldr	r2, [sp, #8]
   1ec9c:	bl	16554 <ftello64@plt+0x4f04>
   1eca0:	ldrb	r3, [r5, #4]
   1eca4:	str	r0, [sp, #20]
   1eca8:	cmp	r3, #2
   1ecac:	bne	1ecbc <ftello64@plt+0xd66c>
   1ecb0:	mov	r3, #2
   1ecb4:	str	r3, [sl]
   1ecb8:	b	1ed8c <ftello64@plt+0xd73c>
   1ecbc:	cmp	r3, #25
   1ecc0:	strne	r8, [sp, #32]
   1ecc4:	bne	1ed24 <ftello64@plt+0xd6d4>
   1ecc8:	ldrb	r3, [r7, #16]
   1eccc:	orr	r3, r3, #1
   1ecd0:	strb	r3, [r7, #16]
   1ecd4:	ldr	r3, [sp, #8]
   1ecd8:	tst	r3, #256	; 0x100
   1ecdc:	beq	1ecec <ftello64@plt+0xd69c>
   1ece0:	mov	r1, #10
   1ece4:	ldr	r0, [sp, #12]
   1ece8:	bl	162c8 <ftello64@plt+0x4c78>
   1ecec:	ldr	r2, [sp, #20]
   1ecf0:	mov	r1, fp
   1ecf4:	mov	r0, r5
   1ecf8:	ldr	r3, [fp, #40]	; 0x28
   1ecfc:	add	r3, r3, r2
   1ed00:	ldr	r2, [sp, #8]
   1ed04:	str	r3, [fp, #40]	; 0x28
   1ed08:	bl	16554 <ftello64@plt+0x4f04>
   1ed0c:	ldrb	r3, [r5, #4]
   1ed10:	str	r0, [sp, #20]
   1ed14:	cmp	r3, #2
   1ed18:	movne	r3, #1
   1ed1c:	strne	r3, [sp, #32]
   1ed20:	beq	1ecb0 <ftello64@plt+0xd660>
   1ed24:	ldrb	r3, [r5, #4]
   1ed28:	mov	r2, #0
   1ed2c:	cmp	r3, #21
   1ed30:	moveq	r3, #1
   1ed34:	strbeq	r3, [r5, #4]
   1ed38:	mov	r3, #0
   1ed3c:	strd	r2, [sp, #24]
   1ed40:	mov	r3, #1
   1ed44:	ldr	r2, [sp, #8]
   1ed48:	ubfx	r2, r2, #16, #1
   1ed4c:	str	r2, [sp, #36]	; 0x24
   1ed50:	str	r3, [sp, #4]
   1ed54:	add	r2, sp, #80	; 0x50
   1ed58:	mov	r6, #3
   1ed5c:	ldr	r3, [sp, #8]
   1ed60:	mov	r1, fp
   1ed64:	add	r0, sp, #56	; 0x38
   1ed68:	str	r2, [sp, #60]	; 0x3c
   1ed6c:	mov	r2, r5
   1ed70:	str	r3, [sp]
   1ed74:	ldr	r3, [sp, #20]
   1ed78:	str	r6, [sp, #56]	; 0x38
   1ed7c:	bl	1ae3c <ftello64@plt+0x97ec>
   1ed80:	cmp	r0, #0
   1ed84:	beq	1eda0 <ftello64@plt+0xd750>
   1ed88:	str	r0, [sl]
   1ed8c:	ldr	r0, [sp, #12]
   1ed90:	bl	142a8 <ftello64@plt+0x2c58>
   1ed94:	mov	r0, r7
   1ed98:	bl	175c0 <ftello64@plt+0x5f70>
   1ed9c:	b	1ebd0 <ftello64@plt+0xd580>
   1eda0:	mov	r1, fp
   1eda4:	mov	r0, r5
   1eda8:	ldr	r2, [sp, #8]
   1edac:	bl	16554 <ftello64@plt+0x4f04>
   1edb0:	ldr	r3, [sp, #56]	; 0x38
   1edb4:	str	r0, [sp, #20]
   1edb8:	sub	r3, r3, #2
   1edbc:	bics	r3, r3, #2
   1edc0:	beq	1ee70 <ftello64@plt+0xd820>
   1edc4:	ldrb	r3, [r5, #4]
   1edc8:	cmp	r3, #2
   1edcc:	bne	1edd8 <ftello64@plt+0xd788>
   1edd0:	mov	r3, #7
   1edd4:	b	1ecb4 <ftello64@plt+0xd664>
   1edd8:	cmp	r3, #22
   1eddc:	bne	1ee70 <ftello64@plt+0xd820>
   1ede0:	ldr	r2, [sp, #20]
   1ede4:	mov	r1, fp
   1ede8:	add	r0, sp, #72	; 0x48
   1edec:	ldr	r3, [fp, #40]	; 0x28
   1edf0:	add	r3, r3, r2
   1edf4:	ldr	r2, [sp, #8]
   1edf8:	str	r3, [fp, #40]	; 0x28
   1edfc:	bl	16554 <ftello64@plt+0x4f04>
   1ee00:	ldrb	r2, [sp, #76]	; 0x4c
   1ee04:	mov	r3, r0
   1ee08:	cmp	r2, #2
   1ee0c:	beq	1edd0 <ftello64@plt+0xd780>
   1ee10:	cmp	r2, #21
   1ee14:	beq	1ee58 <ftello64@plt+0xd808>
   1ee18:	add	r2, sp, #112	; 0x70
   1ee1c:	mov	r1, fp
   1ee20:	str	r6, [sp, #64]	; 0x40
   1ee24:	add	r0, sp, #64	; 0x40
   1ee28:	str	r2, [sp, #68]	; 0x44
   1ee2c:	mov	r2, #1
   1ee30:	str	r2, [sp, #4]
   1ee34:	ldr	r2, [sp, #8]
   1ee38:	str	r2, [sp]
   1ee3c:	add	r2, sp, #72	; 0x48
   1ee40:	bl	1ae3c <ftello64@plt+0x97ec>
   1ee44:	subs	r3, r0, #0
   1ee48:	str	r3, [sp, #16]
   1ee4c:	beq	1ee94 <ftello64@plt+0xd844>
   1ee50:	ldr	r3, [sp, #16]
   1ee54:	b	1ecb4 <ftello64@plt+0xd664>
   1ee58:	ldr	r2, [sp, #20]
   1ee5c:	ldr	r3, [fp, #40]	; 0x28
   1ee60:	sub	r3, r3, r2
   1ee64:	str	r3, [fp, #40]	; 0x28
   1ee68:	mov	r3, #1
   1ee6c:	strb	r3, [r5, #4]
   1ee70:	ldr	r3, [sp, #56]	; 0x38
   1ee74:	cmp	r3, #4
   1ee78:	ldrls	pc, [pc, r3, lsl #2]
   1ee7c:	b	1f18c <ftello64@plt+0xdb3c>
   1ee80:	andeq	pc, r1, r4, ror #1
   1ee84:	andeq	pc, r1, ip, lsl #2
   1ee88:	andeq	pc, r1, ip, asr r1	; <UNPREDICTABLE>
   1ee8c:	andeq	pc, r1, ip, asr r1	; <UNPREDICTABLE>
   1ee90:	andeq	pc, r1, ip, lsl #3
   1ee94:	mov	r1, fp
   1ee98:	mov	r0, r5
   1ee9c:	ldr	r2, [sp, #8]
   1eea0:	bl	16554 <ftello64@plt+0x4f04>
   1eea4:	ldr	r2, [sp, #56]	; 0x38
   1eea8:	str	r0, [sp, #20]
   1eeac:	sub	r3, r2, #2
   1eeb0:	bics	r3, r3, #2
   1eeb4:	beq	1f0dc <ftello64@plt+0xda8c>
   1eeb8:	ldr	r8, [sp, #64]	; 0x40
   1eebc:	sub	r3, r8, #2
   1eec0:	bics	r3, r3, #2
   1eec4:	beq	1f0dc <ftello64@plt+0xda8c>
   1eec8:	cmp	r2, #3
   1eecc:	moveq	r9, #1
   1eed0:	movne	r9, #0
   1eed4:	bne	1eef8 <ftello64@plt+0xd8a8>
   1eed8:	ldr	r0, [sp, #60]	; 0x3c
   1eedc:	str	r2, [sp, #40]	; 0x28
   1eee0:	bl	114b8 <strlen@plt>
   1eee4:	cmp	r0, #1
   1eee8:	ldr	r2, [sp, #40]	; 0x28
   1eeec:	bls	1f970 <ftello64@plt+0xe320>
   1eef0:	mov	r3, #3
   1eef4:	b	1f034 <ftello64@plt+0xd9e4>
   1eef8:	cmp	r8, #3
   1eefc:	bne	1f97c <ftello64@plt+0xe32c>
   1ef00:	ldr	r0, [sp, #68]	; 0x44
   1ef04:	str	r2, [sp, #40]	; 0x28
   1ef08:	bl	114b8 <strlen@plt>
   1ef0c:	cmp	r0, #1
   1ef10:	bhi	1eef0 <ftello64@plt+0xd8a0>
   1ef14:	ldr	r2, [sp, #40]	; 0x28
   1ef18:	cmp	r2, #0
   1ef1c:	bne	1f03c <ftello64@plt+0xd9ec>
   1ef20:	ldrb	r6, [sp, #60]	; 0x3c
   1ef24:	cmp	r8, #0
   1ef28:	bne	1f060 <ftello64@plt+0xda10>
   1ef2c:	ldrb	r8, [sp, #68]	; 0x44
   1ef30:	cmp	r2, #0
   1ef34:	moveq	r9, #1
   1ef38:	cmp	r9, #0
   1ef3c:	ldreq	r6, [sp, #60]	; 0x3c
   1ef40:	beq	1ef5c <ftello64@plt+0xd90c>
   1ef44:	ldr	r3, [r4, #92]	; 0x5c
   1ef48:	cmp	r3, #1
   1ef4c:	ble	1ef5c <ftello64@plt+0xd90c>
   1ef50:	mov	r0, r6
   1ef54:	bl	11518 <btowc@plt>
   1ef58:	mov	r6, r0
   1ef5c:	ldr	r3, [sp, #64]	; 0x40
   1ef60:	cmp	r3, #3
   1ef64:	cmpne	r3, #0
   1ef68:	ldrne	r8, [sp, #68]	; 0x44
   1ef6c:	bne	1ef88 <ftello64@plt+0xd938>
   1ef70:	ldr	r3, [r4, #92]	; 0x5c
   1ef74:	cmp	r3, #1
   1ef78:	ble	1ef88 <ftello64@plt+0xd938>
   1ef7c:	mov	r0, r8
   1ef80:	bl	11518 <btowc@plt>
   1ef84:	mov	r8, r0
   1ef88:	cmn	r6, #1
   1ef8c:	cmnne	r8, #1
   1ef90:	beq	1eef0 <ftello64@plt+0xd8a0>
   1ef94:	ldr	r3, [sp, #36]	; 0x24
   1ef98:	cmp	r6, r8
   1ef9c:	movls	r3, #0
   1efa0:	andhi	r3, r3, #1
   1efa4:	cmp	r3, #0
   1efa8:	bne	1f0dc <ftello64@plt+0xda8c>
   1efac:	ldr	r3, [r4, #92]	; 0x5c
   1efb0:	cmp	r3, #1
   1efb4:	ble	1f090 <ftello64@plt+0xda40>
   1efb8:	ldr	r2, [sp, #28]
   1efbc:	ldr	r3, [r7, #32]
   1efc0:	cmp	r3, r2
   1efc4:	bne	1f070 <ftello64@plt+0xda20>
   1efc8:	lsl	r9, r2, #1
   1efcc:	ldr	r0, [r7, #4]
   1efd0:	add	r9, r9, #1
   1efd4:	lsl	r3, r9, #2
   1efd8:	mov	r1, r3
   1efdc:	str	r3, [sp, #44]	; 0x2c
   1efe0:	bl	22168 <ftello64@plt+0x10b18>
   1efe4:	ldr	r3, [sp, #44]	; 0x2c
   1efe8:	mov	r2, r0
   1efec:	ldr	r0, [r7, #8]
   1eff0:	str	r2, [sp, #40]	; 0x28
   1eff4:	mov	r1, r3
   1eff8:	bl	22168 <ftello64@plt+0x10b18>
   1effc:	ldr	r2, [sp, #40]	; 0x28
   1f000:	mov	r3, r0
   1f004:	cmp	r0, #0
   1f008:	cmpne	r2, #0
   1f00c:	strdne	r2, [r7, #4]
   1f010:	strne	r9, [sp, #28]
   1f014:	bne	1f070 <ftello64@plt+0xda20>
   1f018:	mov	r0, r2
   1f01c:	str	r3, [sp, #16]
   1f020:	bl	142a8 <ftello64@plt+0x2c58>
   1f024:	ldr	r3, [sp, #16]
   1f028:	mov	r0, r3
   1f02c:	bl	142a8 <ftello64@plt+0x2c58>
   1f030:	mov	r3, #12
   1f034:	str	r3, [sp, #16]
   1f038:	b	1f0c8 <ftello64@plt+0xda78>
   1f03c:	cmp	r2, #3
   1f040:	bne	1f050 <ftello64@plt+0xda00>
   1f044:	ldr	r3, [sp, #60]	; 0x3c
   1f048:	ldrb	r6, [r3]
   1f04c:	b	1ef24 <ftello64@plt+0xd8d4>
   1f050:	mov	r6, #0
   1f054:	ldr	r3, [sp, #68]	; 0x44
   1f058:	ldrb	r8, [r3]
   1f05c:	b	1ef30 <ftello64@plt+0xd8e0>
   1f060:	cmp	r8, #3
   1f064:	beq	1f054 <ftello64@plt+0xda04>
   1f068:	mov	r8, #0
   1f06c:	b	1ef30 <ftello64@plt+0xd8e0>
   1f070:	ldr	r3, [r7, #4]
   1f074:	ldr	r2, [r7, #32]
   1f078:	str	r6, [r3, r2, lsl #2]
   1f07c:	ldr	r2, [r7, #8]
   1f080:	ldr	r3, [r7, #32]
   1f084:	add	r1, r3, #1
   1f088:	str	r1, [r7, #32]
   1f08c:	str	r8, [r2, r3, lsl #2]
   1f090:	mov	r9, #0
   1f094:	cmp	r6, r9
   1f098:	movhi	r3, #0
   1f09c:	movls	r3, #1
   1f0a0:	cmp	r8, r9
   1f0a4:	movcc	r3, #0
   1f0a8:	cmp	r3, #0
   1f0ac:	beq	1f0bc <ftello64@plt+0xda6c>
   1f0b0:	mov	r1, r9
   1f0b4:	ldr	r0, [sp, #12]
   1f0b8:	bl	162c8 <ftello64@plt+0x4c78>
   1f0bc:	add	r9, r9, #1
   1f0c0:	cmp	r9, #256	; 0x100
   1f0c4:	bne	1f094 <ftello64@plt+0xda44>
   1f0c8:	ldr	r3, [sp, #16]
   1f0cc:	cmp	r3, #0
   1f0d0:	str	r3, [sl]
   1f0d4:	beq	1f0f0 <ftello64@plt+0xdaa0>
   1f0d8:	b	1ed8c <ftello64@plt+0xd73c>
   1f0dc:	mov	r3, #11
   1f0e0:	b	1f034 <ftello64@plt+0xd9e4>
   1f0e4:	ldrb	r1, [sp, #60]	; 0x3c
   1f0e8:	ldr	r0, [sp, #12]
   1f0ec:	bl	162c8 <ftello64@plt+0x4c78>
   1f0f0:	ldrb	r3, [r5, #4]
   1f0f4:	cmp	r3, #2
   1f0f8:	beq	1edd0 <ftello64@plt+0xd780>
   1f0fc:	cmp	r3, #21
   1f100:	beq	1f1bc <ftello64@plt+0xdb6c>
   1f104:	mov	r3, #0
   1f108:	b	1ed50 <ftello64@plt+0xd700>
   1f10c:	ldr	r3, [r7, #20]
   1f110:	ldr	r2, [sp, #24]
   1f114:	cmp	r3, r2
   1f118:	bne	1f140 <ftello64@plt+0xdaf0>
   1f11c:	lsl	r3, r2, #1
   1f120:	ldr	r0, [r7]
   1f124:	add	r3, r3, #1
   1f128:	lsl	r1, r3, #2
   1f12c:	str	r3, [sp, #24]
   1f130:	bl	22168 <ftello64@plt+0x10b18>
   1f134:	cmp	r0, #0
   1f138:	beq	1f968 <ftello64@plt+0xe318>
   1f13c:	str	r0, [r7]
   1f140:	ldr	r2, [r7]
   1f144:	ldr	r3, [r7, #20]
   1f148:	add	r1, r3, #1
   1f14c:	str	r1, [r7, #20]
   1f150:	ldr	r1, [sp, #60]	; 0x3c
   1f154:	str	r1, [r2, r3, lsl #2]
   1f158:	b	1f0f0 <ftello64@plt+0xdaa0>
   1f15c:	ldr	r6, [sp, #60]	; 0x3c
   1f160:	mov	r0, r6
   1f164:	bl	114b8 <strlen@plt>
   1f168:	cmp	r0, #1
   1f16c:	movne	r3, #3
   1f170:	bne	1ecb4 <ftello64@plt+0xd664>
   1f174:	ldrb	r1, [r6]
   1f178:	ldr	r0, [sp, #12]
   1f17c:	bl	162c8 <ftello64@plt+0x4c78>
   1f180:	mov	r3, #0
   1f184:	str	r3, [sl]
   1f188:	b	1f0f0 <ftello64@plt+0xdaa0>
   1f18c:	ldr	r3, [sp, #8]
   1f190:	mov	r2, r7
   1f194:	ldr	r0, [fp, #64]	; 0x40
   1f198:	ldr	r1, [sp, #12]
   1f19c:	str	r3, [sp, #4]
   1f1a0:	ldr	r3, [sp, #60]	; 0x3c
   1f1a4:	str	r3, [sp]
   1f1a8:	add	r3, sp, #52	; 0x34
   1f1ac:	bl	17cf8 <ftello64@plt+0x66a8>
   1f1b0:	cmp	r0, #0
   1f1b4:	str	r0, [sl]
   1f1b8:	b	1f0d4 <ftello64@plt+0xda84>
   1f1bc:	ldr	r2, [sp, #20]
   1f1c0:	ldr	r3, [fp, #40]	; 0x28
   1f1c4:	add	r3, r3, r2
   1f1c8:	str	r3, [fp, #40]	; 0x28
   1f1cc:	ldr	r3, [sp, #32]
   1f1d0:	cmp	r3, #0
   1f1d4:	beq	1f1e0 <ftello64@plt+0xdb90>
   1f1d8:	ldr	r0, [sp, #12]
   1f1dc:	bl	16314 <ftello64@plt+0x4cc4>
   1f1e0:	ldr	r3, [r4, #92]	; 0x5c
   1f1e4:	cmp	r3, #1
   1f1e8:	ble	1f1f8 <ftello64@plt+0xdba8>
   1f1ec:	ldr	r0, [sp, #12]
   1f1f0:	ldr	r1, [r4, #60]	; 0x3c
   1f1f4:	bl	1635c <ftello64@plt+0x4d0c>
   1f1f8:	ldr	r3, [r7, #20]
   1f1fc:	cmp	r3, #0
   1f200:	bne	1f24c <ftello64@plt+0xdbfc>
   1f204:	ldr	r3, [r7, #24]
   1f208:	cmp	r3, #0
   1f20c:	bne	1f24c <ftello64@plt+0xdbfc>
   1f210:	ldr	r3, [r7, #28]
   1f214:	cmp	r3, #0
   1f218:	bne	1f24c <ftello64@plt+0xdbfc>
   1f21c:	ldr	r3, [r7, #32]
   1f220:	cmp	r3, #0
   1f224:	bne	1f24c <ftello64@plt+0xdbfc>
   1f228:	ldr	r3, [r4, #92]	; 0x5c
   1f22c:	cmp	r3, #1
   1f230:	ble	1f2b0 <ftello64@plt+0xdc60>
   1f234:	ldr	r3, [r7, #36]	; 0x24
   1f238:	cmp	r3, #0
   1f23c:	bne	1f24c <ftello64@plt+0xdbfc>
   1f240:	ldrb	r3, [r7, #16]
   1f244:	tst	r3, #1
   1f248:	beq	1f2b0 <ftello64@plt+0xdc60>
   1f24c:	ldrb	r3, [r4, #88]	; 0x58
   1f250:	mov	r2, #0
   1f254:	mov	r0, r4
   1f258:	mov	r1, r2
   1f25c:	orr	r3, r3, #2
   1f260:	strb	r3, [r4, #88]	; 0x58
   1f264:	mov	r3, #6
   1f268:	str	r7, [sp, #112]	; 0x70
   1f26c:	strb	r3, [sp, #116]	; 0x74
   1f270:	add	r3, sp, #112	; 0x70
   1f274:	bl	16afc <ftello64@plt+0x54ac>
   1f278:	subs	r6, r0, #0
   1f27c:	beq	1f968 <ftello64@plt+0xe318>
   1f280:	ldr	r3, [sp, #12]
   1f284:	ldr	r2, [sp, #12]
   1f288:	sub	r3, r3, #4
   1f28c:	add	r2, r2, #28
   1f290:	ldr	r1, [r3, #4]!
   1f294:	cmp	r1, #0
   1f298:	bne	1f924 <ftello64@plt+0xe2d4>
   1f29c:	cmp	r2, r3
   1f2a0:	bne	1f290 <ftello64@plt+0xdc40>
   1f2a4:	ldr	r0, [sp, #12]
   1f2a8:	bl	142a8 <ftello64@plt+0x2c58>
   1f2ac:	b	1ec10 <ftello64@plt+0xd5c0>
   1f2b0:	mov	r0, r7
   1f2b4:	bl	175c0 <ftello64@plt+0x5f70>
   1f2b8:	mov	r3, #3
   1f2bc:	mov	r2, #0
   1f2c0:	mov	r1, r2
   1f2c4:	mov	r0, r4
   1f2c8:	strb	r3, [sp, #116]	; 0x74
   1f2cc:	ldr	r3, [sp, #12]
   1f2d0:	str	r3, [sp, #112]	; 0x70
   1f2d4:	add	r3, sp, #112	; 0x70
   1f2d8:	bl	16afc <ftello64@plt+0x54ac>
   1f2dc:	b	1f960 <ftello64@plt+0xe310>
   1f2e0:	ldr	r2, [r5]
   1f2e4:	mov	r3, #1
   1f2e8:	ldr	r6, [r4, #84]	; 0x54
   1f2ec:	lsl	r3, r3, r2
   1f2f0:	ands	r6, r3, r6
   1f2f4:	moveq	r3, #6
   1f2f8:	beq	1f38c <ftello64@plt+0xdd3c>
   1f2fc:	ldr	r2, [r4, #80]	; 0x50
   1f300:	mov	r0, r4
   1f304:	orr	r3, r2, r3
   1f308:	mov	r2, #0
   1f30c:	mov	r1, r2
   1f310:	str	r3, [r4, #80]	; 0x50
   1f314:	mov	r3, r5
   1f318:	bl	16afc <ftello64@plt+0x54ac>
   1f31c:	subs	r6, r0, #0
   1f320:	ldrne	r3, [r4, #76]	; 0x4c
   1f324:	addne	r3, r3, #1
   1f328:	strne	r3, [r4, #76]	; 0x4c
   1f32c:	beq	1ea1c <ftello64@plt+0xd3cc>
   1f330:	ldrb	r3, [r4, #88]	; 0x58
   1f334:	orr	r3, r3, #2
   1f338:	strb	r3, [r4, #88]	; 0x58
   1f33c:	b	1ea34 <ftello64@plt+0xd3e4>
   1f340:	cmp	r7, #0
   1f344:	beq	1f350 <ftello64@plt+0xdd00>
   1f348:	mov	r3, #13
   1f34c:	b	1ea20 <ftello64@plt+0xd3d0>
   1f350:	cmp	r8, #0
   1f354:	bne	1f348 <ftello64@plt+0xdcf8>
   1f358:	cmp	r9, #0
   1f35c:	beq	1f374 <ftello64@plt+0xdd24>
   1f360:	mov	r1, fp
   1f364:	mov	r0, r5
   1f368:	ldr	r2, [sp, #8]
   1f36c:	bl	1ad78 <ftello64@plt+0x9728>
   1f370:	b	1e958 <ftello64@plt+0xd308>
   1f374:	cmp	r3, #9
   1f378:	bne	1f39c <ftello64@plt+0xdd4c>
   1f37c:	ldr	r3, [sp, #8]
   1f380:	ands	r6, r3, #131072	; 0x20000
   1f384:	bne	1f39c <ftello64@plt+0xdd4c>
   1f388:	mov	r3, #16
   1f38c:	str	r3, [sl]
   1f390:	mov	r0, r6
   1f394:	add	sp, sp, #148	; 0x94
   1f398:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f39c:	mov	r3, #1
   1f3a0:	mov	r2, #0
   1f3a4:	mov	r1, r2
   1f3a8:	mov	r0, r4
   1f3ac:	strb	r3, [r5, #4]
   1f3b0:	mov	r3, r5
   1f3b4:	bl	16afc <ftello64@plt+0x54ac>
   1f3b8:	subs	r6, r0, #0
   1f3bc:	bne	1ea34 <ftello64@plt+0xd3e4>
   1f3c0:	b	1ea1c <ftello64@plt+0xd3cc>
   1f3c4:	ldr	r3, [r5]
   1f3c8:	movw	r2, #783	; 0x30f
   1f3cc:	tst	r2, r3
   1f3d0:	beq	1f41c <ftello64@plt+0xddcc>
   1f3d4:	ldrb	r3, [r4, #88]	; 0x58
   1f3d8:	ands	r7, r3, #16
   1f3dc:	bne	1f41c <ftello64@plt+0xddcc>
   1f3e0:	orr	r3, r3, #16
   1f3e4:	ands	r1, r3, #8
   1f3e8:	strb	r3, [r4, #88]	; 0x58
   1f3ec:	bne	1f50c <ftello64@plt+0xdebc>
   1f3f0:	ldr	r2, [pc, #1448]	; 1f9a0 <ftello64@plt+0xe350>
   1f3f4:	mvn	r6, #2013265921	; 0x78000001
   1f3f8:	mvn	r7, #-134217727	; 0xf8000001
   1f3fc:	tst	r3, #4
   1f400:	str	r1, [r4, #96]	; 0x60
   1f404:	str	r2, [r4, #100]	; 0x64
   1f408:	strd	r6, [r4, #104]	; 0x68
   1f40c:	beq	1f52c <ftello64@plt+0xdedc>
   1f410:	mov	r2, #16
   1f414:	add	r0, r4, #112	; 0x70
   1f418:	bl	1150c <memset@plt>
   1f41c:	ldr	r3, [r5]
   1f420:	sub	r2, r3, #256	; 0x100
   1f424:	bics	r2, r2, #256	; 0x100
   1f428:	bne	1f55c <ftello64@plt+0xdf0c>
   1f42c:	cmp	r3, #256	; 0x100
   1f430:	bne	1f538 <ftello64@plt+0xdee8>
   1f434:	mov	r3, #6
   1f438:	mov	r1, r2
   1f43c:	mov	r0, r4
   1f440:	str	r3, [r5]
   1f444:	mov	r3, r5
   1f448:	bl	16afc <ftello64@plt+0x54ac>
   1f44c:	mov	r7, r0
   1f450:	mov	r3, #9
   1f454:	mov	r2, #0
   1f458:	mov	r0, r4
   1f45c:	str	r3, [r5]
   1f460:	mov	r1, r2
   1f464:	mov	r3, r5
   1f468:	bl	16afc <ftello64@plt+0x54ac>
   1f46c:	mov	r6, r0
   1f470:	mov	r2, r0
   1f474:	mov	r3, #10
   1f478:	mov	r1, r7
   1f47c:	mov	r0, r4
   1f480:	bl	16c50 <ftello64@plt+0x5600>
   1f484:	clz	r2, r6
   1f488:	cmp	r7, #0
   1f48c:	lsr	r2, r2, #5
   1f490:	moveq	r2, #1
   1f494:	cmp	r0, #0
   1f498:	moveq	r2, #1
   1f49c:	mov	r6, r0
   1f4a0:	cmp	r2, #0
   1f4a4:	bne	1ea1c <ftello64@plt+0xd3cc>
   1f4a8:	mov	r1, fp
   1f4ac:	mov	r0, r5
   1f4b0:	ldr	r2, [sp, #8]
   1f4b4:	bl	1ad78 <ftello64@plt+0x9728>
   1f4b8:	b	1f390 <ftello64@plt+0xdd40>
   1f4bc:	ldrh	r8, [r0], #2
   1f4c0:	add	r1, r2, r7
   1f4c4:	ubfx	r8, r8, #3, #1
   1f4c8:	cmp	r1, #95	; 0x5f
   1f4cc:	movne	r1, r8
   1f4d0:	orreq	r1, r8, #1
   1f4d4:	cmp	r1, #0
   1f4d8:	ldrne	r1, [r3]
   1f4dc:	orrne	r1, r1, r6, lsl r2
   1f4e0:	add	r2, r2, #1
   1f4e4:	strne	r1, [r3]
   1f4e8:	cmp	r2, #32
   1f4ec:	bne	1f4bc <ftello64@plt+0xde6c>
   1f4f0:	add	r3, r3, #4
   1f4f4:	add	r7, r7, #32
   1f4f8:	cmp	lr, r3
   1f4fc:	beq	1f41c <ftello64@plt+0xddcc>
   1f500:	add	r0, ip, r7, lsl #1
   1f504:	mov	r2, #0
   1f508:	b	1f4bc <ftello64@plt+0xde6c>
   1f50c:	mov	r6, r7
   1f510:	bl	11494 <__ctype_b_loc@plt>
   1f514:	add	r3, r6, #24
   1f518:	add	lr, r4, #128	; 0x80
   1f51c:	ldr	ip, [r0]
   1f520:	add	r3, r4, r3, lsl #2
   1f524:	mov	r6, #1
   1f528:	b	1f500 <ftello64@plt+0xdeb0>
   1f52c:	mov	r7, #128	; 0x80
   1f530:	mov	r6, #4
   1f534:	b	1f510 <ftello64@plt+0xdec0>
   1f538:	mov	r3, #5
   1f53c:	mov	r1, r2
   1f540:	mov	r0, r4
   1f544:	str	r3, [r5]
   1f548:	mov	r3, r5
   1f54c:	bl	16afc <ftello64@plt+0x54ac>
   1f550:	mov	r7, r0
   1f554:	mov	r3, #10
   1f558:	b	1f454 <ftello64@plt+0xde04>
   1f55c:	mov	r2, #0
   1f560:	mov	r3, r5
   1f564:	mov	r1, r2
   1f568:	mov	r0, r4
   1f56c:	bl	16afc <ftello64@plt+0x54ac>
   1f570:	subs	r6, r0, #0
   1f574:	bne	1f4a8 <ftello64@plt+0xde58>
   1f578:	b	1ea1c <ftello64@plt+0xd3cc>
   1f57c:	mov	r2, #0
   1f580:	mov	r3, r5
   1f584:	mov	r1, r2
   1f588:	mov	r0, r4
   1f58c:	bl	16afc <ftello64@plt+0x54ac>
   1f590:	subs	r6, r0, #0
   1f594:	beq	1ea1c <ftello64@plt+0xd3cc>
   1f598:	ldr	r3, [r4, #92]	; 0x5c
   1f59c:	cmp	r3, #1
   1f5a0:	bgt	1f330 <ftello64@plt+0xdce0>
   1f5a4:	b	1ea34 <ftello64@plt+0xd3e4>
   1f5a8:	sub	r3, r3, #33	; 0x21
   1f5ac:	ldr	r2, [pc, #1008]	; 1f9a4 <ftello64@plt+0xe354>
   1f5b0:	clz	r3, r3
   1f5b4:	lsr	r3, r3, #5
   1f5b8:	stm	sp, {r3, sl}
   1f5bc:	ldr	r3, [pc, #996]	; 1f9a8 <ftello64@plt+0xe358>
   1f5c0:	mov	r0, r4
   1f5c4:	ldr	r1, [fp, #64]	; 0x40
   1f5c8:	bl	18410 <ftello64@plt+0x6dc0>
   1f5cc:	ldr	r3, [sl]
   1f5d0:	mov	r6, r0
   1f5d4:	clz	r0, r0
   1f5d8:	lsr	r0, r0, #5
   1f5dc:	cmp	r3, #0
   1f5e0:	moveq	r0, #0
   1f5e4:	cmp	r0, #0
   1f5e8:	b	1ec28 <ftello64@plt+0xd5d8>
   1f5ec:	sub	r3, r3, #35	; 0x23
   1f5f0:	ldr	r2, [pc, #948]	; 1f9ac <ftello64@plt+0xe35c>
   1f5f4:	clz	r3, r3
   1f5f8:	lsr	r3, r3, #5
   1f5fc:	stm	sp, {r3, sl}
   1f600:	ldr	r3, [pc, #936]	; 1f9b0 <ftello64@plt+0xe360>
   1f604:	b	1f5c0 <ftello64@plt+0xdf70>
   1f608:	mov	r3, #5
   1f60c:	b	1ea20 <ftello64@plt+0xd3d0>
   1f610:	cmn	r0, #2
   1f614:	bne	1f67c <ftello64@plt+0xe02c>
   1f618:	cmn	r9, #2
   1f61c:	cmnne	r8, #2
   1f620:	bne	1f6e4 <ftello64@plt+0xe094>
   1f624:	ldr	r3, [sp, #8]
   1f628:	ands	r7, r3, #2097152	; 0x200000
   1f62c:	bne	1f6c0 <ftello64@plt+0xe070>
   1f630:	ldrb	r3, [r5, #4]
   1f634:	cmp	r3, #2
   1f638:	moveq	r3, #9
   1f63c:	streq	r3, [sl]
   1f640:	bne	1eac0 <ftello64@plt+0xd470>
   1f644:	ldr	r3, [sl]
   1f648:	clz	r2, r7
   1f64c:	lsr	r2, r2, #5
   1f650:	cmp	r3, #0
   1f654:	moveq	r2, #0
   1f658:	cmp	r2, #0
   1f65c:	beq	1f8e8 <ftello64@plt+0xe298>
   1f660:	cmp	r6, #0
   1f664:	beq	1ec2c <ftello64@plt+0xd5dc>
   1f668:	mov	r2, #0
   1f66c:	ldr	r1, [pc, #808]	; 1f99c <ftello64@plt+0xe34c>
   1f670:	mov	r0, r6
   1f674:	bl	164dc <ftello64@plt+0x4e8c>
   1f678:	b	1ec2c <ftello64@plt+0xd5dc>
   1f67c:	ldrb	r3, [r5, #4]
   1f680:	cmp	r3, #24
   1f684:	moveq	r8, r9
   1f688:	beq	1f618 <ftello64@plt+0xdfc8>
   1f68c:	cmp	r3, #1
   1f690:	bne	1f6b8 <ftello64@plt+0xe068>
   1f694:	ldrb	r3, [r5]
   1f698:	cmp	r3, #44	; 0x2c
   1f69c:	bne	1f6b8 <ftello64@plt+0xe068>
   1f6a0:	mov	r1, r5
   1f6a4:	mov	r0, fp
   1f6a8:	ldr	r2, [sp, #8]
   1f6ac:	bl	1ad94 <ftello64@plt+0x9744>
   1f6b0:	mov	r8, r0
   1f6b4:	b	1f618 <ftello64@plt+0xdfc8>
   1f6b8:	mvn	r8, #1
   1f6bc:	b	1f618 <ftello64@plt+0xdfc8>
   1f6c0:	ldr	r3, [sp, #12]
   1f6c4:	str	r3, [fp, #40]	; 0x28
   1f6c8:	add	r3, sp, #112	; 0x70
   1f6cc:	ldm	r3, {r0, r1}
   1f6d0:	mov	r3, #1
   1f6d4:	stm	r5, {r0, r1}
   1f6d8:	strb	r3, [r5, #4]
   1f6dc:	mov	r7, r6
   1f6e0:	b	1f644 <ftello64@plt+0xdff4>
   1f6e4:	cmn	r8, #1
   1f6e8:	cmpne	r9, r8
   1f6ec:	bgt	1eac0 <ftello64@plt+0xd470>
   1f6f0:	ldrb	r3, [r5, #4]
   1f6f4:	cmp	r3, #24
   1f6f8:	bne	1eac0 <ftello64@plt+0xd470>
   1f6fc:	cmn	r8, #1
   1f700:	movw	r3, #32767	; 0x7fff
   1f704:	bne	1f754 <ftello64@plt+0xe104>
   1f708:	cmp	r9, r3
   1f70c:	movle	r3, #0
   1f710:	movgt	r3, #1
   1f714:	cmp	r3, #0
   1f718:	movne	r3, #15
   1f71c:	bne	1eac4 <ftello64@plt+0xd474>
   1f720:	mov	r1, fp
   1f724:	mov	r0, r5
   1f728:	ldr	r2, [sp, #8]
   1f72c:	bl	1ad78 <ftello64@plt+0x9728>
   1f730:	cmp	r6, #0
   1f734:	beq	1f6dc <ftello64@plt+0xe08c>
   1f738:	orrs	r7, r9, r8
   1f73c:	bne	1f76c <ftello64@plt+0xe11c>
   1f740:	mov	r2, r7
   1f744:	ldr	r1, [pc, #592]	; 1f99c <ftello64@plt+0xe34c>
   1f748:	mov	r0, r6
   1f74c:	bl	164dc <ftello64@plt+0x4e8c>
   1f750:	b	1f644 <ftello64@plt+0xdff4>
   1f754:	cmp	r8, r3
   1f758:	b	1f70c <ftello64@plt+0xe0bc>
   1f75c:	cmp	r3, #19
   1f760:	moveq	r8, #1
   1f764:	mvnne	r8, #0
   1f768:	b	1f720 <ftello64@plt+0xe0d0>
   1f76c:	cmp	r9, #0
   1f770:	movle	r3, #0
   1f774:	strle	r6, [sp, #12]
   1f778:	strle	r3, [sp, #16]
   1f77c:	ble	1f804 <ftello64@plt+0xe1b4>
   1f780:	mov	r7, r6
   1f784:	mov	r3, #2
   1f788:	str	r6, [sp, #12]
   1f78c:	b	1f7d0 <ftello64@plt+0xe180>
   1f790:	mov	r1, r4
   1f794:	ldr	r0, [sp, #12]
   1f798:	bl	16bb0 <ftello64@plt+0x5560>
   1f79c:	mov	r2, r0
   1f7a0:	mov	r3, #16
   1f7a4:	str	r0, [sp, #12]
   1f7a8:	mov	r1, r7
   1f7ac:	mov	r0, r4
   1f7b0:	bl	16c50 <ftello64@plt+0x5600>
   1f7b4:	ldr	r3, [sp, #12]
   1f7b8:	mov	r7, r0
   1f7bc:	cmp	r0, #0
   1f7c0:	cmpne	r3, #0
   1f7c4:	beq	1f850 <ftello64@plt+0xe200>
   1f7c8:	ldr	r3, [sp, #16]
   1f7cc:	add	r3, r3, #1
   1f7d0:	str	r3, [sp, #16]
   1f7d4:	ldr	r3, [sp, #16]
   1f7d8:	cmp	r9, r3
   1f7dc:	bge	1f790 <ftello64@plt+0xe140>
   1f7e0:	cmp	r9, r8
   1f7e4:	beq	1f644 <ftello64@plt+0xdff4>
   1f7e8:	mov	r1, r4
   1f7ec:	ldr	r0, [sp, #12]
   1f7f0:	bl	16bb0 <ftello64@plt+0x5560>
   1f7f4:	subs	r3, r0, #0
   1f7f8:	str	r3, [sp, #12]
   1f7fc:	beq	1f850 <ftello64@plt+0xe200>
   1f800:	str	r7, [sp, #16]
   1f804:	ldr	r3, [sp, #12]
   1f808:	ldrb	r3, [r3, #24]
   1f80c:	cmp	r3, #17
   1f810:	bne	1f828 <ftello64@plt+0xe1d8>
   1f814:	ldr	r3, [sp, #12]
   1f818:	ldr	r1, [pc, #404]	; 1f9b4 <ftello64@plt+0xe364>
   1f81c:	mov	r0, r3
   1f820:	ldr	r2, [r3, #20]
   1f824:	bl	164dc <ftello64@plt+0x4e8c>
   1f828:	cmn	r8, #1
   1f82c:	mov	r2, #0
   1f830:	ldr	r1, [sp, #12]
   1f834:	moveq	r3, #11
   1f838:	movne	r3, #10
   1f83c:	mov	r0, r4
   1f840:	bl	16c50 <ftello64@plt+0x5600>
   1f844:	subs	r7, r0, #0
   1f848:	addne	r9, r9, #2
   1f84c:	bne	1f8b8 <ftello64@plt+0xe268>
   1f850:	mov	r3, #12
   1f854:	b	1eac4 <ftello64@plt+0xd474>
   1f858:	mov	r1, r4
   1f85c:	ldr	r0, [sp, #12]
   1f860:	bl	16bb0 <ftello64@plt+0x5560>
   1f864:	mov	r2, r0
   1f868:	mov	r3, #16
   1f86c:	str	r0, [sp, #12]
   1f870:	mov	r1, r7
   1f874:	mov	r0, r4
   1f878:	bl	16c50 <ftello64@plt+0x5600>
   1f87c:	ldr	r3, [sp, #12]
   1f880:	mov	r1, r0
   1f884:	clz	r0, r0
   1f888:	lsr	r0, r0, #5
   1f88c:	cmp	r3, #0
   1f890:	movne	r2, r0
   1f894:	moveq	r2, #1
   1f898:	cmp	r2, #0
   1f89c:	bne	1f850 <ftello64@plt+0xe200>
   1f8a0:	mov	r3, #10
   1f8a4:	mov	r0, r4
   1f8a8:	bl	16c50 <ftello64@plt+0x5600>
   1f8ac:	subs	r7, r0, #0
   1f8b0:	beq	1f850 <ftello64@plt+0xe200>
   1f8b4:	add	r9, r9, #1
   1f8b8:	cmp	r8, r9
   1f8bc:	bge	1f858 <ftello64@plt+0xe208>
   1f8c0:	ldr	r3, [sp, #16]
   1f8c4:	cmp	r3, #0
   1f8c8:	beq	1f644 <ftello64@plt+0xdff4>
   1f8cc:	mov	r2, r7
   1f8d0:	mov	r3, #16
   1f8d4:	ldr	r1, [sp, #16]
   1f8d8:	mov	r0, r4
   1f8dc:	bl	16c50 <ftello64@plt+0x5600>
   1f8e0:	mov	r7, r0
   1f8e4:	b	1f644 <ftello64@plt+0xdff4>
   1f8e8:	ldr	r3, [sp, #8]
   1f8ec:	tst	r3, #16777216	; 0x1000000
   1f8f0:	beq	1f91c <ftello64@plt+0xe2cc>
   1f8f4:	ldrb	r3, [r5, #4]
   1f8f8:	cmp	r3, #23
   1f8fc:	cmpne	r3, #11
   1f900:	bne	1f91c <ftello64@plt+0xe2cc>
   1f904:	cmp	r7, #0
   1f908:	beq	1f348 <ftello64@plt+0xdcf8>
   1f90c:	ldr	r1, [pc, #136]	; 1f99c <ftello64@plt+0xe34c>
   1f910:	mov	r0, r7
   1f914:	bl	164dc <ftello64@plt+0x4e8c>
   1f918:	b	1f348 <ftello64@plt+0xdcf8>
   1f91c:	mov	r6, r7
   1f920:	b	1ea44 <ftello64@plt+0xd3f4>
   1f924:	mov	r3, #3
   1f928:	mov	r2, #0
   1f92c:	mov	r1, r2
   1f930:	mov	r0, r4
   1f934:	strb	r3, [sp, #116]	; 0x74
   1f938:	ldr	r3, [sp, #12]
   1f93c:	str	r3, [sp, #112]	; 0x70
   1f940:	add	r3, sp, #112	; 0x70
   1f944:	bl	16afc <ftello64@plt+0x54ac>
   1f948:	subs	r1, r0, #0
   1f94c:	beq	1f968 <ftello64@plt+0xe318>
   1f950:	mov	r3, #10
   1f954:	mov	r2, r6
   1f958:	mov	r0, r4
   1f95c:	bl	16c50 <ftello64@plt+0x5600>
   1f960:	subs	r6, r0, #0
   1f964:	bne	1ec10 <ftello64@plt+0xd5c0>
   1f968:	mov	r3, #12
   1f96c:	b	1ecb4 <ftello64@plt+0xd664>
   1f970:	cmp	r8, #3
   1f974:	bne	1f044 <ftello64@plt+0xd9f4>
   1f978:	b	1ef00 <ftello64@plt+0xd8b0>
   1f97c:	cmp	r2, #0
   1f980:	beq	1ef20 <ftello64@plt+0xd8d0>
   1f984:	cmp	r8, #0
   1f988:	movne	r6, #0
   1f98c:	bne	1f068 <ftello64@plt+0xda18>
   1f990:	mov	r6, r8
   1f994:	b	1ef2c <ftello64@plt+0xd8dc>
   1f998:	addeq	r0, ip, r0, lsl #16
   1f99c:	andeq	r7, r1, r4, lsr #12
   1f9a0:	mvnseq	r0, #0
   1f9a4:	andeq	r4, r2, r6, ror sl
   1f9a8:	andeq	r4, r2, r1, lsl r4
   1f9ac:	andeq	r4, r2, r2, lsl #21
   1f9b0:	muleq	r2, r1, pc	; <UNPREDICTABLE>
   1f9b4:	muleq	r1, r4, r6
   1f9b8:	ldr	ip, [r1]
   1f9bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f9c0:	sub	sp, sp, #20
   1f9c4:	mov	fp, r3
   1f9c8:	mov	sl, r0
   1f9cc:	mov	r7, r1
   1f9d0:	mov	r8, r2
   1f9d4:	ldr	r5, [sp, #60]	; 0x3c
   1f9d8:	str	ip, [sp, #12]
   1f9dc:	ldr	ip, [sp, #56]	; 0x38
   1f9e0:	str	ip, [sp]
   1f9e4:	str	r5, [sp, #4]
   1f9e8:	bl	1e930 <ftello64@plt+0xd2e0>
   1f9ec:	ldr	r3, [r5]
   1f9f0:	mov	r4, r0
   1f9f4:	clz	r0, r0
   1f9f8:	lsr	r0, r0, #5
   1f9fc:	cmp	r3, #0
   1fa00:	moveq	r0, #0
   1fa04:	cmp	r0, #0
   1fa08:	beq	1fa78 <ftello64@plt+0xe428>
   1fa0c:	mov	r4, #0
   1fa10:	mov	r0, r4
   1fa14:	add	sp, sp, #20
   1fa18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa1c:	cmp	r4, #0
   1fa20:	cmpne	r6, #0
   1fa24:	beq	1fa70 <ftello64@plt+0xe420>
   1fa28:	mov	r3, #16
   1fa2c:	mov	r2, r6
   1fa30:	ldr	r0, [sp, #12]
   1fa34:	mov	r1, r4
   1fa38:	bl	16c50 <ftello64@plt+0x5600>
   1fa3c:	subs	r9, r0, #0
   1fa40:	bne	1fafc <ftello64@plt+0xe4ac>
   1fa44:	mov	r2, r9
   1fa48:	ldr	r1, [pc, #180]	; 1fb04 <ftello64@plt+0xe4b4>
   1fa4c:	mov	r0, r6
   1fa50:	bl	164dc <ftello64@plt+0x4e8c>
   1fa54:	mov	r2, r9
   1fa58:	ldr	r1, [pc, #164]	; 1fb04 <ftello64@plt+0xe4b4>
   1fa5c:	mov	r0, r4
   1fa60:	bl	164dc <ftello64@plt+0x4e8c>
   1fa64:	mov	r2, #12
   1fa68:	str	r2, [r5]
   1fa6c:	b	1fa0c <ftello64@plt+0xe3bc>
   1fa70:	cmp	r4, #0
   1fa74:	moveq	r4, r6
   1fa78:	ldrb	r2, [r8, #4]
   1fa7c:	and	r3, r2, #247	; 0xf7
   1fa80:	cmp	r3, #2
   1fa84:	beq	1fa10 <ftello64@plt+0xe3c0>
   1fa88:	ldr	r3, [sp, #56]	; 0x38
   1fa8c:	clz	r3, r3
   1fa90:	lsr	r3, r3, #5
   1fa94:	cmp	r2, #9
   1fa98:	orrne	r3, r3, #1
   1fa9c:	cmp	r3, #0
   1faa0:	beq	1fa10 <ftello64@plt+0xe3c0>
   1faa4:	ldr	r3, [sp, #56]	; 0x38
   1faa8:	mov	r2, r8
   1faac:	mov	r1, r7
   1fab0:	mov	r0, sl
   1fab4:	stm	sp, {r3, r5}
   1fab8:	mov	r3, fp
   1fabc:	bl	1e930 <ftello64@plt+0xd2e0>
   1fac0:	ldr	r3, [r5]
   1fac4:	mov	r6, r0
   1fac8:	clz	r0, r0
   1facc:	lsr	r0, r0, #5
   1fad0:	cmp	r3, #0
   1fad4:	moveq	r0, #0
   1fad8:	cmp	r0, #0
   1fadc:	beq	1fa1c <ftello64@plt+0xe3cc>
   1fae0:	cmp	r4, #0
   1fae4:	beq	1fa0c <ftello64@plt+0xe3bc>
   1fae8:	mov	r2, #0
   1faec:	ldr	r1, [pc, #16]	; 1fb04 <ftello64@plt+0xe4b4>
   1faf0:	mov	r0, r4
   1faf4:	bl	164dc <ftello64@plt+0x4e8c>
   1faf8:	b	1fa0c <ftello64@plt+0xe3bc>
   1fafc:	mov	r4, r9
   1fb00:	b	1fa78 <ftello64@plt+0xe428>
   1fb04:	andeq	r7, r1, r4, lsr #12
   1fb08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fb0c:	sub	sp, sp, #20
   1fb10:	mov	sl, r3
   1fb14:	mov	r8, r0
   1fb18:	mov	r9, r1
   1fb1c:	mov	r7, r2
   1fb20:	ldr	r5, [r1]
   1fb24:	ldr	r6, [sp, #60]	; 0x3c
   1fb28:	ldr	ip, [r5, #84]	; 0x54
   1fb2c:	stmib	sp, {r6, ip}
   1fb30:	ldr	ip, [sp, #56]	; 0x38
   1fb34:	str	ip, [sp]
   1fb38:	bl	1f9b8 <ftello64@plt+0xe368>
   1fb3c:	ldr	r3, [r6]
   1fb40:	mov	r4, r0
   1fb44:	clz	r0, r0
   1fb48:	lsr	r0, r0, #5
   1fb4c:	cmp	r3, #0
   1fb50:	moveq	r0, #0
   1fb54:	cmp	r0, #0
   1fb58:	orreq	r3, sl, #8388608	; 0x800000
   1fb5c:	streq	r3, [sp, #12]
   1fb60:	beq	1fbac <ftello64@plt+0xe55c>
   1fb64:	mov	r4, #0
   1fb68:	mov	r0, r4
   1fb6c:	add	sp, sp, #20
   1fb70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb74:	ldr	r3, [r5, #84]	; 0x54
   1fb78:	orr	fp, r3, fp
   1fb7c:	str	fp, [r5, #84]	; 0x54
   1fb80:	mov	r1, r4
   1fb84:	mov	r3, #10
   1fb88:	mov	r0, r5
   1fb8c:	bl	16c50 <ftello64@plt+0x5600>
   1fb90:	subs	r4, r0, #0
   1fb94:	bne	1fbac <ftello64@plt+0xe55c>
   1fb98:	mov	r3, #12
   1fb9c:	str	r3, [r6]
   1fba0:	b	1fb68 <ftello64@plt+0xe518>
   1fba4:	mov	r2, #0
   1fba8:	b	1fb80 <ftello64@plt+0xe530>
   1fbac:	ldrb	r3, [r7, #4]
   1fbb0:	cmp	r3, #10
   1fbb4:	bne	1fb68 <ftello64@plt+0xe518>
   1fbb8:	mov	r1, r8
   1fbbc:	mov	r0, r7
   1fbc0:	ldr	r2, [sp, #12]
   1fbc4:	bl	1ad78 <ftello64@plt+0x9728>
   1fbc8:	ldrb	r3, [r7, #4]
   1fbcc:	and	r2, r3, #247	; 0xf7
   1fbd0:	cmp	r2, #2
   1fbd4:	beq	1fba4 <ftello64@plt+0xe554>
   1fbd8:	ldr	r2, [sp, #56]	; 0x38
   1fbdc:	clz	r2, r2
   1fbe0:	lsr	r2, r2, #5
   1fbe4:	cmp	r3, #9
   1fbe8:	orrne	r2, r2, #1
   1fbec:	cmp	r2, #0
   1fbf0:	beq	1fb80 <ftello64@plt+0xe530>
   1fbf4:	ldr	r3, [sp, #8]
   1fbf8:	mov	r2, r7
   1fbfc:	mov	r1, r9
   1fc00:	mov	r0, r8
   1fc04:	ldr	fp, [r5, #84]	; 0x54
   1fc08:	str	r3, [r5, #84]	; 0x54
   1fc0c:	ldr	r3, [sp, #56]	; 0x38
   1fc10:	str	r3, [sp]
   1fc14:	mov	r3, sl
   1fc18:	str	r6, [sp, #4]
   1fc1c:	bl	1f9b8 <ftello64@plt+0xe368>
   1fc20:	ldr	r3, [r6]
   1fc24:	mov	r2, r0
   1fc28:	clz	r0, r0
   1fc2c:	lsr	r0, r0, #5
   1fc30:	cmp	r3, #0
   1fc34:	moveq	r0, #0
   1fc38:	cmp	r0, #0
   1fc3c:	beq	1fb74 <ftello64@plt+0xe524>
   1fc40:	cmp	r4, #0
   1fc44:	beq	1fb64 <ftello64@plt+0xe514>
   1fc48:	mov	r2, #0
   1fc4c:	ldr	r1, [pc, #8]	; 1fc5c <ftello64@plt+0xe60c>
   1fc50:	mov	r0, r4
   1fc54:	bl	164dc <ftello64@plt+0x4e8c>
   1fc58:	b	1fb64 <ftello64@plt+0xe514>
   1fc5c:	andeq	r7, r1, r4, lsr #12
   1fc60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fc64:	mov	r8, r3
   1fc68:	sub	sp, sp, #132	; 0x84
   1fc6c:	mov	r3, #0
   1fc70:	mov	r6, r0
   1fc74:	mov	r9, r1
   1fc78:	mov	r5, r2
   1fc7c:	str	r3, [r0, #8]
   1fc80:	str	r3, [sp, #24]
   1fc84:	str	r3, [r0, #24]
   1fc88:	ldrb	r3, [r0, #28]
   1fc8c:	str	r8, [r0, #12]
   1fc90:	ldr	r4, [r0]
   1fc94:	bic	r3, r3, #111	; 0x6f
   1fc98:	strb	r3, [r0, #28]
   1fc9c:	ldr	r3, [r0, #4]
   1fca0:	cmp	r3, #159	; 0x9f
   1fca4:	bhi	1fcc8 <ftello64@plt+0xe678>
   1fca8:	mov	r0, r4
   1fcac:	mov	r1, #160	; 0xa0
   1fcb0:	bl	22168 <ftello64@plt+0x10b18>
   1fcb4:	subs	r4, r0, #0
   1fcb8:	beq	207bc <ftello64@plt+0xf16c>
   1fcbc:	mov	r3, #160	; 0xa0
   1fcc0:	str	r4, [r6]
   1fcc4:	str	r3, [r6, #4]
   1fcc8:	mov	r2, #160	; 0xa0
   1fccc:	mov	r1, #0
   1fcd0:	mov	r0, r4
   1fcd4:	str	r2, [r6, #8]
   1fcd8:	bl	1150c <memset@plt>
   1fcdc:	mov	r3, #31
   1fce0:	str	r3, [r4, #64]	; 0x40
   1fce4:	ldr	r3, [pc, #2780]	; 207c8 <ftello64@plt+0xf178>
   1fce8:	cmp	r5, r3
   1fcec:	bhi	1fe60 <ftello64@plt+0xe810>
   1fcf0:	add	sl, r5, #1
   1fcf4:	mov	r7, #1
   1fcf8:	lsl	r0, sl, #3
   1fcfc:	str	sl, [r4, #4]
   1fd00:	bl	2213c <ftello64@plt+0x10aec>
   1fd04:	str	r0, [r4]
   1fd08:	cmp	r5, r7
   1fd0c:	lslcs	r7, r7, #1
   1fd10:	bcs	1fd08 <ftello64@plt+0xe6b8>
   1fd14:	mov	r1, r7
   1fd18:	mov	r0, #12
   1fd1c:	sub	r7, r7, #1
   1fd20:	bl	220e8 <ftello64@plt+0x10a98>
   1fd24:	str	r0, [r4, #32]
   1fd28:	str	r7, [r4, #68]	; 0x44
   1fd2c:	bl	113ec <__ctype_get_mb_cur_max@plt>
   1fd30:	str	r0, [r4, #92]	; 0x5c
   1fd34:	mov	r0, #14
   1fd38:	bl	115b4 <nl_langinfo@plt>
   1fd3c:	ldrb	r3, [r0]
   1fd40:	and	r3, r3, #223	; 0xdf
   1fd44:	cmp	r3, #85	; 0x55
   1fd48:	bne	1fd98 <ftello64@plt+0xe748>
   1fd4c:	ldrb	r3, [r0, #1]
   1fd50:	and	r3, r3, #223	; 0xdf
   1fd54:	cmp	r3, #84	; 0x54
   1fd58:	bne	1fd98 <ftello64@plt+0xe748>
   1fd5c:	ldrb	r3, [r0, #2]
   1fd60:	and	r3, r3, #223	; 0xdf
   1fd64:	cmp	r3, #70	; 0x46
   1fd68:	bne	1fd98 <ftello64@plt+0xe748>
   1fd6c:	ldrb	r3, [r0, #3]
   1fd70:	ldr	r1, [pc, #2644]	; 207cc <ftello64@plt+0xf17c>
   1fd74:	cmp	r3, #45	; 0x2d
   1fd78:	moveq	r3, #4
   1fd7c:	movne	r3, #3
   1fd80:	add	r0, r0, r3
   1fd84:	bl	112b4 <strcmp@plt>
   1fd88:	cmp	r0, #0
   1fd8c:	ldrbeq	r3, [r4, #88]	; 0x58
   1fd90:	orreq	r3, r3, #4
   1fd94:	strbeq	r3, [r4, #88]	; 0x58
   1fd98:	ldrb	r3, [r4, #88]	; 0x58
   1fd9c:	bfc	r3, #3, #1
   1fda0:	strb	r3, [r4, #88]	; 0x58
   1fda4:	ldr	r3, [r4, #92]	; 0x5c
   1fda8:	cmp	r3, #1
   1fdac:	ble	1fe48 <ftello64@plt+0xe7f8>
   1fdb0:	ldrb	r7, [r4, #88]	; 0x58
   1fdb4:	ands	r7, r7, #4
   1fdb8:	ldrne	r3, [pc, #2576]	; 207d0 <ftello64@plt+0xf180>
   1fdbc:	strne	r3, [r4, #60]	; 0x3c
   1fdc0:	bne	1fe48 <ftello64@plt+0xe7f8>
   1fdc4:	mov	r1, #1
   1fdc8:	mov	r0, #32
   1fdcc:	bl	220e8 <ftello64@plt+0x10a98>
   1fdd0:	cmp	r0, #0
   1fdd4:	str	r0, [r4, #60]	; 0x3c
   1fdd8:	beq	1fe60 <ftello64@plt+0xe810>
   1fddc:	lsl	r2, r7, #3
   1fde0:	mov	fp, #0
   1fde4:	add	r3, fp, r2
   1fde8:	mov	r0, r3
   1fdec:	str	r3, [sp, #12]
   1fdf0:	str	r2, [sp, #16]
   1fdf4:	bl	11518 <btowc@plt>
   1fdf8:	cmn	r0, #1
   1fdfc:	ldr	r3, [sp, #12]
   1fe00:	mov	r1, #1
   1fe04:	ldrne	lr, [r4, #60]	; 0x3c
   1fe08:	ldr	r2, [sp, #16]
   1fe0c:	ldrne	ip, [lr, r7]
   1fe10:	orrne	ip, ip, r1, lsl fp
   1fe14:	strne	ip, [lr, r7]
   1fe18:	bics	ip, r3, #127	; 0x7f
   1fe1c:	bne	1fe30 <ftello64@plt+0xe7e0>
   1fe20:	cmp	r0, r3
   1fe24:	ldrbne	r3, [r4, #88]	; 0x58
   1fe28:	orrne	r3, r3, #8
   1fe2c:	strbne	r3, [r4, #88]	; 0x58
   1fe30:	add	fp, fp, #1
   1fe34:	cmp	fp, #32
   1fe38:	bne	1fde4 <ftello64@plt+0xe794>
   1fe3c:	add	r7, r7, #4
   1fe40:	cmp	r7, #32
   1fe44:	bne	1fddc <ftello64@plt+0xe78c>
   1fe48:	ldr	r3, [r4]
   1fe4c:	cmp	r3, #0
   1fe50:	beq	1fe60 <ftello64@plt+0xe810>
   1fe54:	ldr	r3, [r4, #32]
   1fe58:	cmp	r3, #0
   1fe5c:	bne	1fe80 <ftello64@plt+0xe830>
   1fe60:	mov	r3, #12
   1fe64:	str	r3, [sp, #24]
   1fe68:	mov	r0, r4
   1fe6c:	bl	190fc <ftello64@plt+0x7aac>
   1fe70:	mov	r3, #0
   1fe74:	str	r3, [r6]
   1fe78:	str	r3, [r6, #4]
   1fe7c:	b	20434 <ftello64@plt+0xede4>
   1fe80:	ldr	r2, [pc, #2380]	; 207d4 <ftello64@plt+0xf184>
   1fe84:	mov	r3, #0
   1fe88:	ldr	r1, [pc, #2376]	; 207d8 <ftello64@plt+0xf188>
   1fe8c:	str	r3, [sp, #24]
   1fe90:	mov	r3, #1
   1fe94:	cmp	r2, #0
   1fe98:	moveq	r3, r2
   1fe9c:	mov	r2, #1
   1fea0:	cmp	r1, #0
   1fea4:	moveq	r2, r1
   1fea8:	orr	r3, r3, r2
   1feac:	ands	r3, r3, #255	; 0xff
   1feb0:	str	r3, [sp, #16]
   1feb4:	beq	1fed8 <ftello64@plt+0xe888>
   1feb8:	mov	r1, #0
   1febc:	add	r0, r4, #136	; 0x88
   1fec0:	bl	11338 <pthread_mutex_init@plt>
   1fec4:	cmp	r0, #0
   1fec8:	bne	1fe60 <ftello64@plt+0xe810>
   1fecc:	ldr	r3, [sp, #24]
   1fed0:	cmp	r3, #0
   1fed4:	bne	1fe68 <ftello64@plt+0xe818>
   1fed8:	ldr	r3, [r6, #20]
   1fedc:	and	r7, r8, #4194304	; 0x400000
   1fee0:	mov	r2, #76	; 0x4c
   1fee4:	mov	r1, #0
   1fee8:	add	r0, sp, #48	; 0x30
   1feec:	orr	fp, r3, r7
   1fef0:	str	r3, [sp, #12]
   1fef4:	bl	1150c <memset@plt>
   1fef8:	ldr	r3, [sp, #12]
   1fefc:	str	r9, [sp, #44]	; 0x2c
   1ff00:	str	r5, [sp, #88]	; 0x58
   1ff04:	str	r5, [sp, #92]	; 0x5c
   1ff08:	str	r5, [sp, #96]	; 0x60
   1ff0c:	str	r5, [sp, #100]	; 0x64
   1ff10:	str	r3, [sp, #108]	; 0x6c
   1ff14:	adds	r3, r7, #0
   1ff18:	movne	r3, #1
   1ff1c:	strb	r3, [sp, #116]	; 0x74
   1ff20:	adds	r3, fp, #0
   1ff24:	movne	r3, #1
   1ff28:	cmp	r5, #0
   1ff2c:	strb	r3, [sp, #119]	; 0x77
   1ff30:	ldr	r3, [r4, #92]	; 0x5c
   1ff34:	str	r3, [sp, #124]	; 0x7c
   1ff38:	ldrb	r3, [r4, #88]	; 0x58
   1ff3c:	ubfx	r2, r3, #2, #1
   1ff40:	ubfx	r3, r3, #3, #1
   1ff44:	strb	r2, [sp, #117]	; 0x75
   1ff48:	strb	r3, [sp, #118]	; 0x76
   1ff4c:	bne	1ffc0 <ftello64@plt+0xe970>
   1ff50:	ldrb	r3, [sp, #119]	; 0x77
   1ff54:	cmp	r3, #0
   1ff58:	ldr	r3, [r4, #92]	; 0x5c
   1ff5c:	ldrne	r9, [sp, #48]	; 0x30
   1ff60:	cmp	r7, #0
   1ff64:	str	r9, [sp, #48]	; 0x30
   1ff68:	beq	200f4 <ftello64@plt+0xeaa4>
   1ff6c:	cmp	r3, #1
   1ff70:	ble	2002c <ftello64@plt+0xe9dc>
   1ff74:	add	r0, sp, #44	; 0x2c
   1ff78:	bl	16fcc <ftello64@plt+0x597c>
   1ff7c:	cmp	r0, #0
   1ff80:	bne	1ffd4 <ftello64@plt+0xe984>
   1ff84:	ldr	r3, [sp, #76]	; 0x4c
   1ff88:	cmp	r5, r3
   1ff8c:	ble	1ffd4 <ftello64@plt+0xe984>
   1ff90:	ldr	r3, [sp, #72]	; 0x48
   1ff94:	ldr	r2, [r4, #92]	; 0x5c
   1ff98:	ldr	r1, [sp, #80]	; 0x50
   1ff9c:	add	r3, r3, r2
   1ffa0:	cmp	r1, r3
   1ffa4:	bgt	1ffd4 <ftello64@plt+0xe984>
   1ffa8:	lsl	r1, r1, #1
   1ffac:	add	r0, sp, #44	; 0x2c
   1ffb0:	bl	16a10 <ftello64@plt+0x53c0>
   1ffb4:	cmp	r0, #0
   1ffb8:	beq	1ff74 <ftello64@plt+0xe924>
   1ffbc:	b	1ffd4 <ftello64@plt+0xe984>
   1ffc0:	mov	r1, sl
   1ffc4:	add	r0, sp, #44	; 0x2c
   1ffc8:	bl	16a10 <ftello64@plt+0x53c0>
   1ffcc:	cmp	r0, #0
   1ffd0:	beq	1ff50 <ftello64@plt+0xe900>
   1ffd4:	cmp	r0, #0
   1ffd8:	str	r0, [sp, #24]
   1ffdc:	beq	2003c <ftello64@plt+0xe9ec>
   1ffe0:	ldr	r7, [r6]
   1ffe4:	ldr	r5, [r7, #56]	; 0x38
   1ffe8:	cmp	r5, #0
   1ffec:	bne	2012c <ftello64@plt+0xeadc>
   1fff0:	mov	r3, #31
   1fff4:	str	r5, [r7, #52]	; 0x34
   1fff8:	str	r5, [r7, #56]	; 0x38
   1fffc:	str	r3, [r7, #64]	; 0x40
   20000:	ldr	r0, [r7, #16]
   20004:	bl	142a8 <ftello64@plt+0x2c58>
   20008:	add	r0, sp, #44	; 0x2c
   2000c:	str	r5, [r7, #16]
   20010:	bl	178ac <ftello64@plt+0x625c>
   20014:	ldr	r3, [sp, #16]
   20018:	cmp	r3, #0
   2001c:	beq	1fe68 <ftello64@plt+0xe818>
   20020:	add	r0, r4, #136	; 0x88
   20024:	bl	112c0 <pthread_mutex_destroy@plt>
   20028:	b	1fe68 <ftello64@plt+0xe818>
   2002c:	add	r0, sp, #44	; 0x2c
   20030:	bl	1749c <ftello64@plt+0x5e4c>
   20034:	mov	r3, #0
   20038:	str	r3, [sp, #24]
   2003c:	ldr	r9, [r6]
   20040:	mov	r5, #0
   20044:	orr	r2, r8, #8388608	; 0x800000
   20048:	add	r1, sp, #44	; 0x2c
   2004c:	add	r0, sp, #32
   20050:	str	r5, [r6, #24]
   20054:	str	r8, [r9, #128]	; 0x80
   20058:	bl	1ad78 <ftello64@plt+0x9728>
   2005c:	add	r3, sp, #24
   20060:	add	r2, sp, #32
   20064:	str	r5, [sp]
   20068:	mov	r1, r6
   2006c:	add	r0, sp, #44	; 0x2c
   20070:	str	r3, [sp, #4]
   20074:	mov	r3, r8
   20078:	bl	1fb08 <ftello64@plt+0xe4b8>
   2007c:	ldr	r2, [sp, #24]
   20080:	mov	sl, r0
   20084:	clz	r0, r0
   20088:	lsr	r0, r0, #5
   2008c:	cmp	r2, r5
   20090:	movne	r2, r0
   20094:	moveq	r2, r5
   20098:	cmp	r2, r5
   2009c:	bne	20140 <ftello64@plt+0xeaf0>
   200a0:	mov	r3, #2
   200a4:	mov	r1, r2
   200a8:	mov	r0, r9
   200ac:	bl	16c50 <ftello64@plt+0x5600>
   200b0:	cmp	sl, r5
   200b4:	mov	r8, r0
   200b8:	beq	200d0 <ftello64@plt+0xea80>
   200bc:	mov	r3, #16
   200c0:	mov	r2, r8
   200c4:	mov	r1, sl
   200c8:	mov	r0, r9
   200cc:	bl	16c50 <ftello64@plt+0x5600>
   200d0:	cmp	r0, #0
   200d4:	cmpne	r8, #0
   200d8:	ldr	r5, [r6]
   200dc:	bne	20148 <ftello64@plt+0xeaf8>
   200e0:	mov	r3, #12
   200e4:	str	r3, [sp, #24]
   200e8:	mov	r3, #0
   200ec:	str	r3, [r4, #52]	; 0x34
   200f0:	b	1ffe0 <ftello64@plt+0xe990>
   200f4:	cmp	r3, #1
   200f8:	ble	2010c <ftello64@plt+0xeabc>
   200fc:	add	r0, sp, #44	; 0x2c
   20100:	bl	16e78 <ftello64@plt+0x5828>
   20104:	str	r7, [sp, #24]
   20108:	b	2003c <ftello64@plt+0xe9ec>
   2010c:	cmp	fp, #0
   20110:	ldreq	r3, [sp, #80]	; 0x50
   20114:	streq	r3, [sp, #72]	; 0x48
   20118:	streq	r3, [sp, #76]	; 0x4c
   2011c:	beq	20104 <ftello64@plt+0xeab4>
   20120:	add	r0, sp, #44	; 0x2c
   20124:	bl	163a0 <ftello64@plt+0x4d50>
   20128:	b	20104 <ftello64@plt+0xeab4>
   2012c:	ldr	r8, [r5]
   20130:	mov	r0, r5
   20134:	bl	142a8 <ftello64@plt+0x2c58>
   20138:	mov	r5, r8
   2013c:	b	1ffe8 <ftello64@plt+0xe998>
   20140:	str	r5, [r4, #52]	; 0x34
   20144:	b	1ffe0 <ftello64@plt+0xe990>
   20148:	str	r0, [r4, #52]	; 0x34
   2014c:	mov	r8, #12
   20150:	ldr	r0, [r5, #4]
   20154:	lsl	r0, r0, #2
   20158:	bl	2213c <ftello64@plt+0x10aec>
   2015c:	str	r0, [r5, #12]
   20160:	ldr	r0, [r5, #4]
   20164:	lsl	r0, r0, #2
   20168:	bl	2213c <ftello64@plt+0x10aec>
   2016c:	str	r0, [r5, #16]
   20170:	ldr	r0, [r5, #4]
   20174:	mul	r0, r8, r0
   20178:	bl	2213c <ftello64@plt+0x10aec>
   2017c:	str	r0, [r5, #20]
   20180:	ldr	r0, [r5, #4]
   20184:	mul	r0, r8, r0
   20188:	bl	2213c <ftello64@plt+0x10aec>
   2018c:	ldr	r3, [r5, #12]
   20190:	str	r0, [r5, #24]
   20194:	cmp	r3, #0
   20198:	bne	201a8 <ftello64@plt+0xeb58>
   2019c:	mov	r3, #12
   201a0:	str	r3, [sp, #24]
   201a4:	b	1ffe0 <ftello64@plt+0xe990>
   201a8:	ldr	r3, [r5, #16]
   201ac:	cmp	r3, #0
   201b0:	beq	2019c <ftello64@plt+0xeb4c>
   201b4:	ldr	r3, [r5, #20]
   201b8:	clz	r0, r0
   201bc:	lsr	r0, r0, #5
   201c0:	cmp	r3, #0
   201c4:	moveq	r0, #1
   201c8:	cmp	r0, #0
   201cc:	str	r0, [sp, #12]
   201d0:	bne	2019c <ftello64@plt+0xeb4c>
   201d4:	ldr	r0, [r6, #24]
   201d8:	lsl	r0, r0, #2
   201dc:	bl	2213c <ftello64@plt+0x10aec>
   201e0:	cmp	r0, #0
   201e4:	str	r0, [r5, #132]	; 0x84
   201e8:	ldrne	r2, [r6, #24]
   201ec:	ldrne	r3, [sp, #12]
   201f0:	bne	202c4 <ftello64@plt+0xec74>
   201f4:	mov	r2, r6
   201f8:	ldr	r1, [pc, #1500]	; 207dc <ftello64@plt+0xf18c>
   201fc:	ldr	r0, [r5, #52]	; 0x34
   20200:	bl	164dc <ftello64@plt+0x4e8c>
   20204:	subs	r8, r0, #0
   20208:	bne	202ac <ftello64@plt+0xec5c>
   2020c:	mov	r2, r5
   20210:	ldr	r1, [pc, #1480]	; 207e0 <ftello64@plt+0xf190>
   20214:	ldr	r0, [r5, #52]	; 0x34
   20218:	bl	164dc <ftello64@plt+0x4e8c>
   2021c:	subs	r8, r0, #0
   20220:	bne	202ac <ftello64@plt+0xec5c>
   20224:	mov	r2, r5
   20228:	ldr	r1, [pc, #1460]	; 207e4 <ftello64@plt+0xf194>
   2022c:	ldr	r0, [r5, #52]	; 0x34
   20230:	bl	189a4 <ftello64@plt+0x7354>
   20234:	mov	r2, r5
   20238:	ldr	r1, [pc, #1448]	; 207e8 <ftello64@plt+0xf198>
   2023c:	ldr	r0, [r5, #52]	; 0x34
   20240:	bl	189a4 <ftello64@plt+0x7354>
   20244:	subs	r8, r0, #0
   20248:	bne	202ac <ftello64@plt+0xec5c>
   2024c:	mov	sl, r8
   20250:	mov	r9, r8
   20254:	ldr	r3, [r5, #8]
   20258:	cmp	r3, r9
   2025c:	bne	20270 <ftello64@plt+0xec20>
   20260:	cmp	sl, #0
   20264:	beq	20340 <ftello64@plt+0xecf0>
   20268:	mov	sl, #0
   2026c:	mov	r9, sl
   20270:	mov	r3, #12
   20274:	mul	fp, r3, r9
   20278:	ldr	r3, [r5, #24]
   2027c:	add	r3, r3, fp
   20280:	ldr	r3, [r3, #4]
   20284:	cmp	r3, #0
   20288:	bne	20338 <ftello64@plt+0xece8>
   2028c:	mov	r3, #1
   20290:	mov	r2, r9
   20294:	mov	r1, r5
   20298:	add	r0, sp, #32
   2029c:	bl	19ca4 <ftello64@plt+0x8654>
   202a0:	cmp	r0, #0
   202a4:	beq	20318 <ftello64@plt+0xecc8>
   202a8:	mov	r8, r0
   202ac:	cmp	r8, #0
   202b0:	str	r8, [sp, #24]
   202b4:	beq	2035c <ftello64@plt+0xed0c>
   202b8:	b	1ffe0 <ftello64@plt+0xe990>
   202bc:	str	r3, [r0, r3, lsl #2]
   202c0:	add	r3, r3, #1
   202c4:	cmp	r3, r2
   202c8:	bne	202bc <ftello64@plt+0xec6c>
   202cc:	mov	r2, r5
   202d0:	ldr	r1, [pc, #1300]	; 207ec <ftello64@plt+0xf19c>
   202d4:	ldr	r0, [r5, #52]	; 0x34
   202d8:	bl	189a4 <ftello64@plt+0x7354>
   202dc:	ldr	r2, [r6, #24]
   202e0:	mov	r3, #0
   202e4:	cmp	r3, r2
   202e8:	bne	20300 <ftello64@plt+0xecb0>
   202ec:	ldr	r0, [r5, #132]	; 0x84
   202f0:	bl	142a8 <ftello64@plt+0x2c58>
   202f4:	mov	r3, #0
   202f8:	str	r3, [r5, #132]	; 0x84
   202fc:	b	201f4 <ftello64@plt+0xeba4>
   20300:	ldr	r1, [r5, #132]	; 0x84
   20304:	ldr	r1, [r1, r3, lsl #2]
   20308:	cmp	r1, r3
   2030c:	bne	201f4 <ftello64@plt+0xeba4>
   20310:	add	r3, r3, #1
   20314:	b	202e4 <ftello64@plt+0xec94>
   20318:	ldr	r3, [r5, #24]
   2031c:	add	fp, r3, fp
   20320:	ldr	r3, [fp, #4]
   20324:	cmp	r3, #0
   20328:	bne	20338 <ftello64@plt+0xece8>
   2032c:	ldr	r0, [sp, #40]	; 0x28
   20330:	mov	sl, #1
   20334:	bl	142a8 <ftello64@plt+0x2c58>
   20338:	add	r9, r9, #1
   2033c:	b	20254 <ftello64@plt+0xec04>
   20340:	ldrb	r3, [r6, #28]
   20344:	tst	r3, #16
   20348:	beq	2043c <ftello64@plt+0xedec>
   2034c:	ldr	r3, [r5, #76]	; 0x4c
   20350:	cmp	r3, #0
   20354:	streq	r3, [sp, #24]
   20358:	bne	20454 <ftello64@plt+0xee04>
   2035c:	ldrb	r3, [r4, #88]	; 0x58
   20360:	clz	r7, r7
   20364:	lsr	r7, r7, #5
   20368:	ands	r7, r7, r3, lsr #2
   2036c:	beq	20384 <ftello64@plt+0xed34>
   20370:	ldr	r3, [r6, #20]
   20374:	cmp	r3, #0
   20378:	moveq	r2, r3
   2037c:	ldreq	ip, [r4, #8]
   20380:	beq	20574 <ftello64@plt+0xef24>
   20384:	mov	r8, #12
   20388:	add	r0, sp, #32
   2038c:	ldr	r1, [r4, #24]
   20390:	ldr	r3, [r4, #52]	; 0x34
   20394:	ldr	r3, [r3, #12]
   20398:	ldr	r3, [r3, #28]
   2039c:	mla	r1, r8, r3, r1
   203a0:	str	r3, [r4, #72]	; 0x48
   203a4:	bl	18c4c <ftello64@plt+0x75fc>
   203a8:	cmp	r0, #0
   203ac:	mov	r5, r0
   203b0:	str	r0, [sp, #28]
   203b4:	bne	203f0 <ftello64@plt+0xeda0>
   203b8:	ldr	r3, [r4, #76]	; 0x4c
   203bc:	cmp	r3, #0
   203c0:	movgt	r7, r0
   203c4:	addgt	r9, sp, #32
   203c8:	bgt	20698 <ftello64@plt+0xf048>
   203cc:	mov	r3, #0
   203d0:	add	r2, sp, #32
   203d4:	mov	r1, r4
   203d8:	add	r0, sp, #28
   203dc:	bl	18e04 <ftello64@plt+0x77b4>
   203e0:	cmp	r0, #0
   203e4:	str	r0, [r4, #36]	; 0x24
   203e8:	bne	20720 <ftello64@plt+0xf0d0>
   203ec:	ldr	r5, [sp, #28]
   203f0:	str	r5, [sp, #24]
   203f4:	ldr	r7, [r6]
   203f8:	ldr	r5, [r7, #56]	; 0x38
   203fc:	cmp	r5, #0
   20400:	bne	207a8 <ftello64@plt+0xf158>
   20404:	mov	r3, #31
   20408:	str	r5, [r7, #52]	; 0x34
   2040c:	str	r5, [r7, #56]	; 0x38
   20410:	str	r3, [r7, #64]	; 0x40
   20414:	ldr	r0, [r7, #16]
   20418:	bl	142a8 <ftello64@plt+0x2c58>
   2041c:	add	r0, sp, #44	; 0x2c
   20420:	str	r5, [r7, #16]
   20424:	bl	178ac <ftello64@plt+0x625c>
   20428:	ldr	r3, [sp, #24]
   2042c:	cmp	r3, #0
   20430:	bne	20014 <ftello64@plt+0xe9c4>
   20434:	ldr	r0, [sp, #24]
   20438:	b	207c0 <ftello64@plt+0xf170>
   2043c:	ldr	r3, [r6, #24]
   20440:	cmp	r3, #0
   20444:	beq	2034c <ftello64@plt+0xecfc>
   20448:	ldrb	r3, [r5, #88]	; 0x58
   2044c:	tst	r3, #1
   20450:	beq	2034c <ftello64@plt+0xecfc>
   20454:	mov	sl, #12
   20458:	mul	r0, sl, r9
   2045c:	bl	2213c <ftello64@plt+0x10aec>
   20460:	cmp	r0, #0
   20464:	str	r0, [r5, #28]
   20468:	movne	r3, #0
   2046c:	movne	ip, r3
   20470:	beq	2019c <ftello64@plt+0xeb4c>
   20474:	ldr	r2, [r5, #8]
   20478:	cmp	r2, r3
   2047c:	bhi	204c4 <ftello64@plt+0xee74>
   20480:	mov	r9, #0
   20484:	mov	r2, #12
   20488:	ldr	r3, [r5, #8]
   2048c:	cmp	r3, r9
   20490:	bls	202ac <ftello64@plt+0xec5c>
   20494:	ldr	r3, [r5, #24]
   20498:	mul	fp, r2, r9
   2049c:	mov	sl, #0
   204a0:	add	r3, r3, fp
   204a4:	ldr	r3, [r3, #8]
   204a8:	ldr	r1, [r5, #24]
   204ac:	add	r1, r1, fp
   204b0:	ldr	r1, [r1, #4]
   204b4:	cmp	sl, r1
   204b8:	blt	204e4 <ftello64@plt+0xee94>
   204bc:	add	r9, r9, #1
   204c0:	b	20488 <ftello64@plt+0xee38>
   204c4:	ldr	r0, [r5, #28]
   204c8:	mul	r1, sl, r3
   204cc:	add	r3, r3, #1
   204d0:	add	r2, r0, r1
   204d4:	str	ip, [r0, r1]
   204d8:	str	ip, [r2, #4]
   204dc:	str	ip, [r2, #8]
   204e0:	b	20474 <ftello64@plt+0xee24>
   204e4:	ldr	ip, [r3, sl, lsl #2]
   204e8:	mov	r1, r9
   204ec:	str	r3, [sp, #20]
   204f0:	ldr	r0, [r5, #28]
   204f4:	mla	r0, r2, ip, r0
   204f8:	bl	16aa4 <ftello64@plt+0x5454>
   204fc:	cmp	r0, #0
   20500:	beq	20514 <ftello64@plt+0xeec4>
   20504:	add	sl, sl, #1
   20508:	mov	r2, #12
   2050c:	ldr	r3, [sp, #20]
   20510:	b	204a8 <ftello64@plt+0xee58>
   20514:	mov	r8, #12
   20518:	b	202ac <ftello64@plt+0xec5c>
   2051c:	ldr	r1, [r4]
   20520:	lsl	lr, r2, #3
   20524:	add	r0, r1, lr
   20528:	ldrb	r0, [r0, #4]
   2052c:	sub	r0, r0, #1
   20530:	cmp	r0, #11
   20534:	ldrls	pc, [pc, r0, lsl #2]
   20538:	b	2061c <ftello64@plt+0xefcc>
   2053c:			; <UNDEFINED> instruction: 0x000205b4
   20540:	andeq	r0, r2, r0, ror r5
   20544:	strdeq	r0, [r2], -r8
   20548:	andeq	r0, r2, r0, ror r5
   2054c:	andeq	r0, r2, ip, ror #10
   20550:	andeq	r0, r2, r4, lsl #7
   20554:	andeq	r0, r2, ip, lsl r6
   20558:	andeq	r0, r2, r0, ror r5
   2055c:	andeq	r0, r2, r0, ror r5
   20560:	andeq	r0, r2, r0, ror r5
   20564:	andeq	r0, r2, r0, ror r5
   20568:	andeq	r0, r2, ip, asr #11
   2056c:	mov	r3, r7
   20570:	add	r2, r2, #1
   20574:	cmp	r2, ip
   20578:	bne	2051c <ftello64@plt+0xeecc>
   2057c:	ldr	r2, [sp, #12]
   20580:	orr	r0, r2, r3
   20584:	tst	r0, #255	; 0xff
   20588:	bne	20668 <ftello64@plt+0xf018>
   2058c:	mov	r2, #1
   20590:	ldr	r1, [r4, #76]	; 0x4c
   20594:	str	r2, [r4, #92]	; 0x5c
   20598:	ldrb	r2, [r4, #88]	; 0x58
   2059c:	cmp	r1, #0
   205a0:	orrgt	r3, r3, #1
   205a4:	and	r2, r2, #251	; 0xfb
   205a8:	bfi	r2, r3, #1, #1
   205ac:	strb	r2, [r4, #88]	; 0x58
   205b0:	b	20384 <ftello64@plt+0xed34>
   205b4:	ldrsb	r1, [r1, lr]
   205b8:	ldr	r0, [sp, #12]
   205bc:	cmp	r1, #0
   205c0:	movlt	r0, r7
   205c4:	str	r0, [sp, #12]
   205c8:	b	20570 <ftello64@plt+0xef20>
   205cc:	ldr	r1, [r1, r2, lsl #3]
   205d0:	cmp	r1, #32
   205d4:	beq	20570 <ftello64@plt+0xef20>
   205d8:	bhi	205e8 <ftello64@plt+0xef98>
   205dc:	cmp	r1, #16
   205e0:	beq	20570 <ftello64@plt+0xef20>
   205e4:	b	20384 <ftello64@plt+0xed34>
   205e8:	cmp	r1, #64	; 0x40
   205ec:	beq	20570 <ftello64@plt+0xef20>
   205f0:	cmp	r1, #128	; 0x80
   205f4:	b	205e0 <ftello64@plt+0xef90>
   205f8:	ldr	r1, [r1, r2, lsl #3]
   205fc:	add	r0, r1, #12
   20600:	add	r1, r1, #28
   20604:	ldr	lr, [r0, #4]!
   20608:	cmp	lr, #0
   2060c:	bne	20384 <ftello64@plt+0xed34>
   20610:	cmp	r1, r0
   20614:	bne	20604 <ftello64@plt+0xefb4>
   20618:	b	20570 <ftello64@plt+0xef20>
   2061c:	bl	11614 <abort@plt>
   20620:	ldr	r5, [r4]
   20624:	lsl	lr, r2, #3
   20628:	add	r1, r5, lr
   2062c:	ldrb	r0, [r1, #4]
   20630:	cmp	r0, #1
   20634:	bne	2065c <ftello64@plt+0xf00c>
   20638:	ldrsb	r0, [r5, lr]
   2063c:	cmp	r0, #0
   20640:	ldrblt	r0, [r1, #6]
   20644:	bfclt	r0, #5, #1
   20648:	strblt	r0, [r1, #6]
   2064c:	add	r2, r2, #1
   20650:	cmp	r2, ip
   20654:	bne	20620 <ftello64@plt+0xefd0>
   20658:	b	2058c <ftello64@plt+0xef3c>
   2065c:	cmp	r0, #5
   20660:	strbeq	r7, [r1, #4]
   20664:	b	2064c <ftello64@plt+0xeffc>
   20668:	mov	r2, #0
   2066c:	mov	r7, #7
   20670:	b	20650 <ftello64@plt+0xf000>
   20674:	ldr	r0, [sp, #40]	; 0x28
   20678:	ldr	r1, [r4]
   2067c:	ldr	r3, [r0, r7, lsl #2]
   20680:	add	ip, r1, r3, lsl #3
   20684:	ldrb	r2, [ip, #4]
   20688:	cmp	r2, #4
   2068c:	moveq	r2, #0
   20690:	beq	206d0 <ftello64@plt+0xf080>
   20694:	add	r7, r7, #1
   20698:	ldr	fp, [sp, #36]	; 0x24
   2069c:	cmp	r7, fp
   206a0:	blt	20674 <ftello64@plt+0xf024>
   206a4:	b	203cc <ftello64@plt+0xed7c>
   206a8:	ldr	lr, [r0, r2, lsl #2]
   206ac:	add	sl, r1, lr, lsl #3
   206b0:	ldrb	sl, [sl, #4]
   206b4:	cmp	sl, #9
   206b8:	bne	206cc <ftello64@plt+0xf07c>
   206bc:	ldr	sl, [r1, lr, lsl #3]
   206c0:	ldr	lr, [ip]
   206c4:	cmp	sl, lr
   206c8:	beq	206dc <ftello64@plt+0xf08c>
   206cc:	add	r2, r2, #1
   206d0:	cmp	r2, fp
   206d4:	blt	206a8 <ftello64@plt+0xf058>
   206d8:	beq	20694 <ftello64@plt+0xf044>
   206dc:	ldr	r2, [r4, #20]
   206e0:	mov	r0, r9
   206e4:	mla	r3, r8, r3, r2
   206e8:	ldr	r3, [r3, #8]
   206ec:	ldr	sl, [r3]
   206f0:	mov	r1, sl
   206f4:	bl	16468 <ftello64@plt+0x4e18>
   206f8:	cmp	r0, #0
   206fc:	bne	20694 <ftello64@plt+0xf044>
   20700:	ldr	r1, [r4, #24]
   20704:	mov	r0, r9
   20708:	mla	r1, r8, sl, r1
   2070c:	bl	19b44 <ftello64@plt+0x84f4>
   20710:	subs	r7, r0, #0
   20714:	beq	20694 <ftello64@plt+0xf044>
   20718:	mov	r5, r7
   2071c:	b	203f0 <ftello64@plt+0xeda0>
   20720:	ldrsb	r3, [r0, #52]	; 0x34
   20724:	cmp	r3, #0
   20728:	strge	r0, [r4, #40]	; 0x28
   2072c:	strge	r0, [r4, #44]	; 0x2c
   20730:	strge	r0, [r4, #48]	; 0x30
   20734:	bge	2079c <ftello64@plt+0xf14c>
   20738:	mov	r3, #1
   2073c:	add	r2, sp, #32
   20740:	mov	r1, r4
   20744:	add	r0, sp, #28
   20748:	bl	18e04 <ftello64@plt+0x77b4>
   2074c:	mov	r3, #2
   20750:	add	r2, sp, #32
   20754:	str	r0, [r4, #40]	; 0x28
   20758:	mov	r1, r4
   2075c:	add	r0, sp, #28
   20760:	bl	18e04 <ftello64@plt+0x77b4>
   20764:	mov	r3, #6
   20768:	add	r2, sp, #32
   2076c:	str	r0, [r4, #44]	; 0x2c
   20770:	mov	r1, r4
   20774:	add	r0, sp, #28
   20778:	bl	18e04 <ftello64@plt+0x77b4>
   2077c:	ldr	r3, [r4, #40]	; 0x28
   20780:	str	r0, [r4, #48]	; 0x30
   20784:	cmp	r3, #0
   20788:	beq	203ec <ftello64@plt+0xed9c>
   2078c:	ldr	r3, [r4, #44]	; 0x2c
   20790:	cmp	r0, #0
   20794:	cmpne	r3, #0
   20798:	beq	203ec <ftello64@plt+0xed9c>
   2079c:	ldr	r0, [sp, #40]	; 0x28
   207a0:	bl	142a8 <ftello64@plt+0x2c58>
   207a4:	b	203f0 <ftello64@plt+0xeda0>
   207a8:	ldr	r8, [r5]
   207ac:	mov	r0, r5
   207b0:	bl	142a8 <ftello64@plt+0x2c58>
   207b4:	mov	r5, r8
   207b8:	b	203fc <ftello64@plt+0xedac>
   207bc:	mov	r0, #12
   207c0:	add	sp, sp, #132	; 0x84
   207c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   207c8:	beq	feacb274 <optarg@@GLIBC_2.4+0xfea96084>
   207cc:			; <UNDEFINED> instruction: 0x000247b9
   207d0:	andeq	r4, r2, r0, lsl #17
	...
   207dc:	andeq	r6, r1, r0, lsl #27
   207e0:	andeq	r9, r1, r8, ror r0
   207e4:	andeq	r8, r1, r4, asr r9
   207e8:	andeq	r7, r1, r0, lsr #19
   207ec:			; <UNDEFINED> instruction: 0x000188bc
   207f0:	ldr	r3, [pc, #92]	; 20854 <ftello64@plt+0xf204>
   207f4:	mov	ip, r2
   207f8:	push	{r4, lr}
   207fc:	ldrb	r2, [r2, #28]
   20800:	ldr	r3, [r3]
   20804:	ubfx	lr, r3, #25, #1
   20808:	bfi	r2, lr, #4, #1
   2080c:	mvn	r2, r2, lsl #25
   20810:	mvn	r2, r2, lsr #25
   20814:	strb	r2, [ip, #28]
   20818:	mov	r2, r1
   2081c:	mov	r1, r0
   20820:	mov	r0, ip
   20824:	bl	1fc60 <ftello64@plt+0xe610>
   20828:	subs	r2, r0, #0
   2082c:	popeq	{r4, pc}
   20830:	mov	r0, #0
   20834:	pop	{r4, lr}
   20838:	ldr	r3, [pc, #24]	; 20858 <ftello64@plt+0xf208>
   2083c:	add	r1, r3, #32
   20840:	add	r3, r3, r2, lsl #2
   20844:	mov	r2, #5
   20848:	ldr	r3, [r3, #416]	; 0x1a0
   2084c:	add	r1, r1, r3
   20850:	b	11380 <dcgettext@plt>
   20854:	andeq	r5, r3, ip, lsr r9
   20858:	andeq	r4, r2, r0, lsl #17
   2085c:	ldr	r3, [pc, #12]	; 20870 <ftello64@plt+0xf220>
   20860:	ldr	r2, [r3]
   20864:	str	r0, [r3]
   20868:	mov	r0, r2
   2086c:	bx	lr
   20870:	andeq	r5, r3, ip, lsr r9
   20874:	push	{r4, r5, r6, lr}
   20878:	mov	r2, #256	; 0x100
   2087c:	mov	r4, r0
   20880:	mov	r1, #0
   20884:	ldr	r5, [r0]
   20888:	ldr	r6, [r0, #16]
   2088c:	mov	r0, r6
   20890:	bl	1150c <memset@plt>
   20894:	mov	r2, r6
   20898:	mov	r0, r4
   2089c:	ldr	r1, [r5, #36]	; 0x24
   208a0:	bl	193c4 <ftello64@plt+0x7d74>
   208a4:	ldr	r3, [r5, #36]	; 0x24
   208a8:	ldr	r1, [r5, #40]	; 0x28
   208ac:	cmp	r3, r1
   208b0:	beq	208c0 <ftello64@plt+0xf270>
   208b4:	mov	r2, r6
   208b8:	mov	r0, r4
   208bc:	bl	193c4 <ftello64@plt+0x7d74>
   208c0:	ldr	r3, [r5, #36]	; 0x24
   208c4:	ldr	r1, [r5, #44]	; 0x2c
   208c8:	cmp	r3, r1
   208cc:	beq	208dc <ftello64@plt+0xf28c>
   208d0:	mov	r2, r6
   208d4:	mov	r0, r4
   208d8:	bl	193c4 <ftello64@plt+0x7d74>
   208dc:	ldr	r3, [r5, #36]	; 0x24
   208e0:	ldr	r1, [r5, #48]	; 0x30
   208e4:	cmp	r3, r1
   208e8:	beq	208f8 <ftello64@plt+0xf2a8>
   208ec:	mov	r2, r6
   208f0:	mov	r0, r4
   208f4:	bl	193c4 <ftello64@plt+0x7d74>
   208f8:	ldrb	r3, [r4, #28]
   208fc:	mov	r0, #0
   20900:	orr	r3, r3, #8
   20904:	strb	r3, [r4, #28]
   20908:	pop	{r4, r5, r6, pc}
   2090c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20910:	sub	sp, sp, #44	; 0x2c
   20914:	cmp	r3, r2
   20918:	ldr	lr, [r0]
   2091c:	ldr	ip, [sp, #80]	; 0x50
   20920:	ldr	r4, [sp, #88]	; 0x58
   20924:	str	lr, [sp, #24]
   20928:	movle	lr, #0
   2092c:	movgt	lr, #1
   20930:	orrs	lr, lr, r3, lsr #31
   20934:	add	r6, r3, ip
   20938:	mvnne	r4, #0
   2093c:	bne	20aa8 <ftello64@plt+0xf458>
   20940:	cmp	r6, r2
   20944:	bgt	20ab4 <ftello64@plt+0xf464>
   20948:	cmp	ip, #0
   2094c:	cmpge	r3, r6
   20950:	movgt	lr, #1
   20954:	movle	lr, #0
   20958:	bgt	20ab4 <ftello64@plt+0xf464>
   2095c:	cmp	r6, #0
   20960:	movlt	r6, lr
   20964:	blt	2097c <ftello64@plt+0xf32c>
   20968:	cmp	r3, r6
   2096c:	movgt	lr, #0
   20970:	movle	lr, #1
   20974:	ands	ip, lr, ip, lsr #31
   20978:	movne	r6, #0
   2097c:	ldr	lr, [pc, #672]	; 20c24 <ftello64@plt+0xf5d4>
   20980:	mov	ip, #1
   20984:	mov	r8, r3
   20988:	mov	r9, r1
   2098c:	mov	r7, r0
   20990:	str	r2, [sp, #32]
   20994:	ldr	r5, [pc, #652]	; 20c28 <ftello64@plt+0xf5d8>
   20998:	cmp	lr, #0
   2099c:	moveq	ip, lr
   209a0:	mov	lr, #1
   209a4:	cmp	r5, #0
   209a8:	moveq	lr, r5
   209ac:	orr	ip, ip, lr
   209b0:	ands	r3, ip, #255	; 0xff
   209b4:	str	r3, [sp, #28]
   209b8:	beq	209c8 <ftello64@plt+0xf378>
   209bc:	ldr	r3, [sp, #24]
   209c0:	add	r0, r3, #136	; 0x88
   209c4:	bl	112fc <pthread_mutex_lock@plt>
   209c8:	ldrb	r2, [r7, #28]
   209cc:	cmp	r6, r8
   209d0:	ubfx	fp, r2, #5, #2
   209d4:	ble	209f4 <ftello64@plt+0xf3a4>
   209d8:	ldr	r1, [r7, #16]
   209dc:	cmp	r1, #0
   209e0:	beq	209f4 <ftello64@plt+0xf3a4>
   209e4:	tst	r2, #8
   209e8:	bne	209f4 <ftello64@plt+0xf3a4>
   209ec:	mov	r0, r7
   209f0:	bl	20874 <ftello64@plt+0xf224>
   209f4:	ldrb	r1, [r7, #28]
   209f8:	ubfx	r2, r1, #4, #1
   209fc:	cmp	r4, #0
   20a00:	orreq	r2, r2, #1
   20a04:	ands	r2, r2, #255	; 0xff
   20a08:	movne	r5, #1
   20a0c:	movne	r4, #0
   20a10:	bne	20a3c <ftello64@plt+0xf3ec>
   20a14:	and	r1, r1, #6
   20a18:	ldr	r5, [r7, #24]
   20a1c:	cmp	r1, #4
   20a20:	bne	20abc <ftello64@plt+0xf46c>
   20a24:	ldr	r1, [r4]
   20a28:	cmp	r5, r1
   20a2c:	bcc	20abc <ftello64@plt+0xf46c>
   20a30:	subs	r5, r1, #0
   20a34:	movle	r5, #1
   20a38:	movle	r4, r2
   20a3c:	lsl	r0, r5, #3
   20a40:	bl	2213c <ftello64@plt+0x10aec>
   20a44:	subs	sl, r0, #0
   20a48:	mvneq	r4, #1
   20a4c:	beq	20a90 <ftello64@plt+0xf440>
   20a50:	ldr	r2, [sp, #84]	; 0x54
   20a54:	mov	r1, r9
   20a58:	mov	r3, r8
   20a5c:	mov	r0, r7
   20a60:	str	r6, [sp]
   20a64:	stmib	sp, {r2, r5, sl, fp}
   20a68:	ldr	r2, [sp, #32]
   20a6c:	bl	1d318 <ftello64@plt+0xbcc8>
   20a70:	subs	r9, r0, #0
   20a74:	beq	20ac4 <ftello64@plt+0xf474>
   20a78:	cmp	r9, #1
   20a7c:	mvneq	r4, #0
   20a80:	beq	20a88 <ftello64@plt+0xf438>
   20a84:	mvn	r4, #1
   20a88:	mov	r0, sl
   20a8c:	bl	142a8 <ftello64@plt+0x2c58>
   20a90:	ldr	r3, [sp, #28]
   20a94:	cmp	r3, #0
   20a98:	beq	20aa8 <ftello64@plt+0xf458>
   20a9c:	ldr	r3, [sp, #24]
   20aa0:	add	r0, r3, #136	; 0x88
   20aa4:	bl	11254 <pthread_mutex_unlock@plt>
   20aa8:	mov	r0, r4
   20aac:	add	sp, sp, #44	; 0x2c
   20ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ab4:	mov	r6, r2
   20ab8:	b	2097c <ftello64@plt+0xf32c>
   20abc:	add	r5, r5, #1
   20ac0:	b	20a3c <ftello64@plt+0xf3ec>
   20ac4:	cmp	r4, #0
   20ac8:	bne	20ae4 <ftello64@plt+0xf494>
   20acc:	ldrb	r3, [sp, #92]	; 0x5c
   20ad0:	ldr	r4, [sl]
   20ad4:	cmp	r3, #0
   20ad8:	ldrne	r4, [sl, #4]
   20adc:	subne	r4, r4, r8
   20ae0:	b	20a88 <ftello64@plt+0xf438>
   20ae4:	ldrb	r6, [r7, #28]
   20ae8:	add	fp, r5, #1
   20aec:	ubfx	r6, r6, #1, #2
   20af0:	cmp	r6, #0
   20af4:	bne	20b5c <ftello64@plt+0xf50c>
   20af8:	lsl	r6, fp, #2
   20afc:	mov	r0, r6
   20b00:	bl	2213c <ftello64@plt+0x10aec>
   20b04:	cmp	r0, #0
   20b08:	str	r0, [r4, #4]
   20b0c:	bne	20b30 <ftello64@plt+0xf4e0>
   20b10:	mov	r6, #0
   20b14:	ldrb	r3, [r7, #28]
   20b18:	bfi	r3, r6, #1, #2
   20b1c:	strb	r3, [r7, #28]
   20b20:	and	r3, r3, #6
   20b24:	cmp	r3, #0
   20b28:	bne	20acc <ftello64@plt+0xf47c>
   20b2c:	b	20a84 <ftello64@plt+0xf434>
   20b30:	mov	r0, r6
   20b34:	bl	2213c <ftello64@plt+0x10aec>
   20b38:	cmp	r0, #0
   20b3c:	mov	r6, r0
   20b40:	str	r0, [r4, #8]
   20b44:	movne	r6, #1
   20b48:	strne	fp, [r4]
   20b4c:	bne	20bcc <ftello64@plt+0xf57c>
   20b50:	ldr	r0, [r4, #4]
   20b54:	bl	142a8 <ftello64@plt+0x2c58>
   20b58:	b	20b14 <ftello64@plt+0xf4c4>
   20b5c:	cmp	r6, #1
   20b60:	movne	r6, #2
   20b64:	bne	20bcc <ftello64@plt+0xf57c>
   20b68:	ldr	r3, [r4]
   20b6c:	cmp	r3, fp
   20b70:	bcs	20bcc <ftello64@plt+0xf57c>
   20b74:	lsl	r2, fp, #2
   20b78:	ldr	r0, [r4, #4]
   20b7c:	mov	r1, r2
   20b80:	str	r2, [sp, #36]	; 0x24
   20b84:	bl	22168 <ftello64@plt+0x10b18>
   20b88:	subs	r3, r0, #0
   20b8c:	str	r3, [sp, #32]
   20b90:	beq	20b10 <ftello64@plt+0xf4c0>
   20b94:	ldr	r2, [sp, #36]	; 0x24
   20b98:	ldr	r0, [r4, #8]
   20b9c:	mov	r1, r2
   20ba0:	bl	22168 <ftello64@plt+0x10b18>
   20ba4:	ldr	r3, [sp, #32]
   20ba8:	subs	r2, r0, #0
   20bac:	strne	fp, [r4]
   20bb0:	strne	r2, [r4, #8]
   20bb4:	strne	r3, [r4, #4]
   20bb8:	bne	20bcc <ftello64@plt+0xf57c>
   20bbc:	mov	r0, r3
   20bc0:	str	r2, [sp, #32]
   20bc4:	bl	142a8 <ftello64@plt+0x2c58>
   20bc8:	b	20b10 <ftello64@plt+0xf4c0>
   20bcc:	add	r3, sl, #4
   20bd0:	cmp	r5, r9
   20bd4:	bgt	20c04 <ftello64@plt+0xf5b4>
   20bd8:	bic	r5, r5, r5, asr #31
   20bdc:	mvn	r3, #0
   20be0:	ldr	r2, [r4]
   20be4:	cmp	r5, r2
   20be8:	bcs	20b14 <ftello64@plt+0xf4c4>
   20bec:	ldr	r2, [r4, #8]
   20bf0:	str	r3, [r2, r5, lsl #2]
   20bf4:	ldr	r2, [r4, #4]
   20bf8:	str	r3, [r2, r5, lsl #2]
   20bfc:	add	r5, r5, #1
   20c00:	b	20be0 <ftello64@plt+0xf590>
   20c04:	ldr	r1, [sl, r9, lsl #3]
   20c08:	ldr	r2, [r4, #4]
   20c0c:	str	r1, [r2, r9, lsl #2]
   20c10:	ldr	r1, [r3, r9, lsl #3]
   20c14:	ldr	r2, [r4, #8]
   20c18:	str	r1, [r2, r9, lsl #2]
   20c1c:	add	r9, r9, #1
   20c20:	b	20bd0 <ftello64@plt+0xf580>
	...
   20c2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c30:	sub	sp, sp, #20
   20c34:	mov	sl, r3
   20c38:	ldr	r5, [sp, #56]	; 0x38
   20c3c:	ldr	r9, [sp, #72]	; 0x48
   20c40:	orr	r3, r5, r2
   20c44:	orrs	r3, r3, r9
   20c48:	bpl	20c5c <ftello64@plt+0xf60c>
   20c4c:	mvn	r4, #1
   20c50:	mov	r0, r4
   20c54:	add	sp, sp, #20
   20c58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c5c:	adds	r8, r2, r5
   20c60:	mov	r4, r2
   20c64:	bvs	20c4c <ftello64@plt+0xf5fc>
   20c68:	cmp	r5, #0
   20c6c:	mov	fp, r0
   20c70:	mov	r7, r1
   20c74:	beq	20cf8 <ftello64@plt+0xf6a8>
   20c78:	cmp	r2, #0
   20c7c:	moveq	r7, sl
   20c80:	moveq	r6, r2
   20c84:	beq	20cb8 <ftello64@plt+0xf668>
   20c88:	mov	r0, r8
   20c8c:	bl	2213c <ftello64@plt+0x10aec>
   20c90:	subs	r6, r0, #0
   20c94:	beq	20c4c <ftello64@plt+0xf5fc>
   20c98:	mov	r1, r7
   20c9c:	mov	r2, r4
   20ca0:	bl	11320 <memcpy@plt>
   20ca4:	mov	r7, r6
   20ca8:	mov	r2, r5
   20cac:	mov	r1, sl
   20cb0:	add	r0, r6, r4
   20cb4:	bl	11320 <memcpy@plt>
   20cb8:	ldrb	r3, [sp, #76]	; 0x4c
   20cbc:	mov	r2, r8
   20cc0:	mov	r1, r7
   20cc4:	mov	r0, fp
   20cc8:	str	r9, [sp, #4]
   20ccc:	str	r3, [sp, #12]
   20cd0:	ldr	r3, [sp, #68]	; 0x44
   20cd4:	str	r3, [sp, #8]
   20cd8:	ldr	r3, [sp, #64]	; 0x40
   20cdc:	str	r3, [sp]
   20ce0:	ldr	r3, [sp, #60]	; 0x3c
   20ce4:	bl	2090c <ftello64@plt+0xf2bc>
   20ce8:	mov	r4, r0
   20cec:	mov	r0, r6
   20cf0:	bl	142a8 <ftello64@plt+0x2c58>
   20cf4:	b	20c50 <ftello64@plt+0xf600>
   20cf8:	mov	r6, r5
   20cfc:	b	20cb8 <ftello64@plt+0xf668>
   20d00:	push	{r4, r5, r6, r7, r8, lr}
   20d04:	mov	r3, #0
   20d08:	tst	r2, #1
   20d0c:	mov	r4, r0
   20d10:	mov	r7, r1
   20d14:	mov	r6, r2
   20d18:	ldr	r5, [pc, #184]	; 20dd8 <ftello64@plt+0xf788>
   20d1c:	str	r3, [r0]
   20d20:	str	r3, [r0, #4]
   20d24:	str	r3, [r0, #8]
   20d28:	mov	r0, #256	; 0x100
   20d2c:	ldr	r8, [pc, #168]	; 20ddc <ftello64@plt+0xf78c>
   20d30:	movne	r8, r5
   20d34:	bl	2213c <ftello64@plt+0x10aec>
   20d38:	cmp	r0, #0
   20d3c:	str	r0, [r4, #16]
   20d40:	moveq	r5, #12
   20d44:	beq	20db8 <ftello64@plt+0xf768>
   20d48:	ldrb	r3, [r4, #28]
   20d4c:	ands	r2, r6, #4
   20d50:	lsl	r5, r6, #21
   20d54:	movne	r2, #1
   20d58:	ubfx	r6, r6, #3, #1
   20d5c:	mov	r0, r7
   20d60:	and	r5, r5, #4194304	; 0x400000
   20d64:	orr	r5, r5, r8
   20d68:	bicne	r5, r5, #64	; 0x40
   20d6c:	bfi	r3, r2, #7, #1
   20d70:	orrne	r5, r5, #256	; 0x100
   20d74:	bfi	r3, r6, #4, #1
   20d78:	strb	r3, [r4, #28]
   20d7c:	mov	r3, #0
   20d80:	str	r3, [r4, #20]
   20d84:	bl	114b8 <strlen@plt>
   20d88:	mov	r2, r0
   20d8c:	mov	r3, r5
   20d90:	mov	r1, r7
   20d94:	mov	r0, r4
   20d98:	bl	1fc60 <ftello64@plt+0xe610>
   20d9c:	cmp	r0, #16
   20da0:	mov	r5, r0
   20da4:	beq	20dc0 <ftello64@plt+0xf770>
   20da8:	cmp	r0, #0
   20dac:	bne	20dc4 <ftello64@plt+0xf774>
   20db0:	mov	r0, r4
   20db4:	bl	20874 <ftello64@plt+0xf224>
   20db8:	mov	r0, r5
   20dbc:	pop	{r4, r5, r6, r7, r8, pc}
   20dc0:	mov	r5, #8
   20dc4:	ldr	r0, [r4, #16]
   20dc8:	bl	142a8 <ftello64@plt+0x2c58>
   20dcc:	mov	r3, #0
   20dd0:	str	r3, [r4, #16]
   20dd4:	b	20db8 <ftello64@plt+0xf768>
   20dd8:	strdeq	fp, [r3], -ip
   20ddc:	smlabteq	r1, r6, r2, r0
   20de0:	cmp	r0, #16
   20de4:	push	{r4, r5, r6, r7, r8, lr}
   20de8:	bls	20df0 <ftello64@plt+0xf7a0>
   20dec:	bl	11614 <abort@plt>
   20df0:	mov	r4, r3
   20df4:	ldr	r3, [pc, #88]	; 20e54 <ftello64@plt+0xf804>
   20df8:	mov	r6, r2
   20dfc:	mov	r2, #5
   20e00:	add	r1, r3, #32
   20e04:	add	r3, r3, r0, lsl #2
   20e08:	mov	r0, #0
   20e0c:	ldr	r3, [r3, #416]	; 0x1a0
   20e10:	add	r1, r1, r3
   20e14:	bl	11380 <dcgettext@plt>
   20e18:	mov	r7, r0
   20e1c:	bl	114b8 <strlen@plt>
   20e20:	cmp	r4, #0
   20e24:	add	r5, r0, #1
   20e28:	beq	20e4c <ftello64@plt+0xf7fc>
   20e2c:	cmp	r5, r4
   20e30:	mov	r1, r7
   20e34:	subhi	r2, r4, #1
   20e38:	movhi	r3, #0
   20e3c:	movls	r2, r5
   20e40:	mov	r0, r6
   20e44:	strbhi	r3, [r6, r2]
   20e48:	bl	11320 <memcpy@plt>
   20e4c:	mov	r0, r5
   20e50:	pop	{r4, r5, r6, r7, r8, pc}
   20e54:	andeq	r4, r2, r0, lsl #17
   20e58:	push	{r4, r5, r6, lr}
   20e5c:	mov	r4, r0
   20e60:	ldr	r5, [r0]
   20e64:	cmp	r5, #0
   20e68:	beq	20ea8 <ftello64@plt+0xf858>
   20e6c:	ldr	r2, [pc, #92]	; 20ed0 <ftello64@plt+0xf880>
   20e70:	mov	r3, #1
   20e74:	ldr	r1, [pc, #88]	; 20ed4 <ftello64@plt+0xf884>
   20e78:	cmp	r2, #0
   20e7c:	moveq	r3, r2
   20e80:	mov	r2, #1
   20e84:	cmp	r1, #0
   20e88:	moveq	r2, r1
   20e8c:	orr	r3, r3, r2
   20e90:	tst	r3, #1
   20e94:	beq	20ea0 <ftello64@plt+0xf850>
   20e98:	add	r0, r5, #136	; 0x88
   20e9c:	bl	112c0 <pthread_mutex_destroy@plt>
   20ea0:	mov	r0, r5
   20ea4:	bl	190fc <ftello64@plt+0x7aac>
   20ea8:	mov	r5, #0
   20eac:	ldr	r0, [r4, #16]
   20eb0:	str	r5, [r4]
   20eb4:	str	r5, [r4, #4]
   20eb8:	bl	142a8 <ftello64@plt+0x2c58>
   20ebc:	str	r5, [r4, #16]
   20ec0:	ldr	r0, [r4, #20]
   20ec4:	bl	142a8 <ftello64@plt+0x2c58>
   20ec8:	str	r5, [r4, #20]
   20ecc:	pop	{r4, r5, r6, pc}
	...
   20ed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20edc:	sub	sp, sp, #36	; 0x24
   20ee0:	ldr	r9, [sp, #72]	; 0x48
   20ee4:	bics	ip, r9, #7
   20ee8:	movne	r0, #2
   20eec:	bne	20fb0 <ftello64@plt+0xf960>
   20ef0:	ands	fp, r9, #4
   20ef4:	mov	r8, r3
   20ef8:	str	r2, [sp, #28]
   20efc:	mov	r7, r1
   20f00:	mov	r6, r0
   20f04:	ldrne	fp, [r3]
   20f08:	ldrne	r5, [r3, #4]
   20f0c:	bne	20f1c <ftello64@plt+0xf8cc>
   20f10:	mov	r0, r1
   20f14:	bl	114b8 <strlen@plt>
   20f18:	mov	r5, r0
   20f1c:	ldr	r2, [pc, #148]	; 20fb8 <ftello64@plt+0xf968>
   20f20:	mov	r4, #1
   20f24:	ldr	r1, [pc, #144]	; 20fbc <ftello64@plt+0xf96c>
   20f28:	ldr	sl, [r6]
   20f2c:	cmp	r2, #0
   20f30:	moveq	r4, r2
   20f34:	mov	r2, #1
   20f38:	cmp	r1, #0
   20f3c:	moveq	r2, r1
   20f40:	orr	r4, r4, r2
   20f44:	ands	r4, r4, #255	; 0xff
   20f48:	beq	20f54 <ftello64@plt+0xf904>
   20f4c:	add	r0, sl, #136	; 0x88
   20f50:	bl	112fc <pthread_mutex_lock@plt>
   20f54:	ldrb	r2, [r6, #28]
   20f58:	mov	r1, r7
   20f5c:	mov	r0, r6
   20f60:	str	r5, [sp]
   20f64:	str	r5, [sp, #4]
   20f68:	str	r9, [sp, #16]
   20f6c:	tst	r2, #16
   20f70:	ldreq	r3, [sp, #28]
   20f74:	movne	r2, #0
   20f78:	streq	r8, [sp, #12]
   20f7c:	strne	r2, [sp, #8]
   20f80:	strne	r2, [sp, #12]
   20f84:	mov	r2, r5
   20f88:	streq	r3, [sp, #8]
   20f8c:	mov	r3, fp
   20f90:	bl	1d318 <ftello64@plt+0xbcc8>
   20f94:	cmp	r4, #0
   20f98:	mov	r5, r0
   20f9c:	beq	20fa8 <ftello64@plt+0xf958>
   20fa0:	add	r0, sl, #136	; 0x88
   20fa4:	bl	11254 <pthread_mutex_unlock@plt>
   20fa8:	adds	r0, r5, #0
   20fac:	movne	r0, #1
   20fb0:	add	sp, sp, #36	; 0x24
   20fb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...
   20fc0:	mov	ip, #1
   20fc4:	push	{r0, r1, r2, r3, r4, lr}
   20fc8:	str	r2, [sp, #4]
   20fcc:	str	ip, [sp, #12]
   20fd0:	ldr	ip, [sp, #24]
   20fd4:	str	ip, [sp, #8]
   20fd8:	mov	ip, #0
   20fdc:	str	ip, [sp]
   20fe0:	bl	2090c <ftello64@plt+0xf2bc>
   20fe4:	add	sp, sp, #20
   20fe8:	pop	{pc}		; (ldr pc, [sp], #4)
   20fec:	mov	ip, #0
   20ff0:	push	{r0, r1, r2, r3, r4, lr}
   20ff4:	str	r2, [sp, #4]
   20ff8:	str	ip, [sp, #12]
   20ffc:	ldr	ip, [sp, #28]
   21000:	str	ip, [sp, #8]
   21004:	ldr	ip, [sp, #24]
   21008:	str	ip, [sp]
   2100c:	bl	2090c <ftello64@plt+0xf2bc>
   21010:	add	sp, sp, #20
   21014:	pop	{pc}		; (ldr pc, [sp], #4)
   21018:	mov	ip, #1
   2101c:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   21020:	str	ip, [sp, #20]
   21024:	ldr	ip, [sp, #44]	; 0x2c
   21028:	str	ip, [sp, #16]
   2102c:	ldr	ip, [sp, #40]	; 0x28
   21030:	str	ip, [sp, #12]
   21034:	mov	ip, #0
   21038:	str	ip, [sp, #8]
   2103c:	ldr	ip, [sp, #36]	; 0x24
   21040:	str	ip, [sp, #4]
   21044:	ldr	ip, [sp, #32]
   21048:	str	ip, [sp]
   2104c:	bl	20c2c <ftello64@plt+0xf5dc>
   21050:	add	sp, sp, #28
   21054:	pop	{pc}		; (ldr pc, [sp], #4)
   21058:	mov	ip, #0
   2105c:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   21060:	str	ip, [sp, #20]
   21064:	ldr	ip, [sp, #48]	; 0x30
   21068:	str	ip, [sp, #16]
   2106c:	ldr	ip, [sp, #44]	; 0x2c
   21070:	str	ip, [sp, #12]
   21074:	ldr	ip, [sp, #40]	; 0x28
   21078:	str	ip, [sp, #8]
   2107c:	ldr	ip, [sp, #36]	; 0x24
   21080:	str	ip, [sp, #4]
   21084:	ldr	ip, [sp, #32]
   21088:	str	ip, [sp]
   2108c:	bl	20c2c <ftello64@plt+0xf5dc>
   21090:	add	sp, sp, #28
   21094:	pop	{pc}		; (ldr pc, [sp], #4)
   21098:	cmp	r2, #0
   2109c:	ldrb	ip, [r0, #28]
   210a0:	beq	210c4 <ftello64@plt+0xfa74>
   210a4:	push	{lr}		; (str lr, [sp, #-4]!)
   210a8:	mov	lr, #1
   210ac:	bfi	ip, lr, #1, #2
   210b0:	strb	ip, [r0, #28]
   210b4:	strd	r2, [r1]
   210b8:	ldr	r3, [sp, #4]
   210bc:	str	r3, [r1, #8]
   210c0:	pop	{pc}		; (ldr pc, [sp], #4)
   210c4:	bfi	ip, r2, #1, #2
   210c8:	strb	ip, [r0, #28]
   210cc:	str	r2, [r1]
   210d0:	str	r2, [r1, #4]
   210d4:	str	r2, [r1, #8]
   210d8:	bx	lr
   210dc:	push	{r4, r5, r6, r7, r8, lr}
   210e0:	sub	sp, sp, #64	; 0x40
   210e4:	mov	r7, r1
   210e8:	bl	1138c <strdup@plt>
   210ec:	subs	r5, r0, #0
   210f0:	bne	210f8 <ftello64@plt+0xfaa8>
   210f4:	bl	21b04 <ftello64@plt+0x104b4>
   210f8:	bl	113ec <__ctype_get_mb_cur_max@plt>
   210fc:	cmp	r0, #1
   21100:	bls	212ac <ftello64@plt+0xfc5c>
   21104:	cmp	r7, #0
   21108:	bne	21190 <ftello64@plt+0xfb40>
   2110c:	mov	r0, r5
   21110:	mov	r6, #0
   21114:	str	r5, [sp, #24]
   21118:	bl	114b8 <strlen@plt>
   2111c:	add	r0, r5, r0
   21120:	mov	r2, #0
   21124:	mov	r3, #0
   21128:	mov	r4, r6
   2112c:	mov	r8, r6
   21130:	str	r0, [sp, #4]
   21134:	strb	r6, [sp, #8]
   21138:	strd	r2, [sp, #12]
   2113c:	strb	r6, [sp, #20]
   21140:	ldr	r3, [sp, #4]
   21144:	ldr	r2, [sp, #24]
   21148:	cmp	r2, r3
   2114c:	bcs	2129c <ftello64@plt+0xfc4c>
   21150:	add	r0, sp, #4
   21154:	bl	224f4 <ftello64@plt+0x10ea4>
   21158:	cmp	r4, #0
   2115c:	ldr	r7, [sp, #24]
   21160:	beq	2123c <ftello64@plt+0xfbec>
   21164:	cmp	r4, #1
   21168:	bne	2126c <ftello64@plt+0xfc1c>
   2116c:	ldrb	r3, [sp, #32]
   21170:	cmp	r3, #0
   21174:	beq	21258 <ftello64@plt+0xfc08>
   21178:	ldr	r0, [sp, #36]	; 0x24
   2117c:	bl	114ac <iswspace@plt>
   21180:	cmp	r0, #0
   21184:	movne	r6, r7
   21188:	movne	r4, #2
   2118c:	b	21258 <ftello64@plt+0xfc08>
   21190:	mov	r0, r5
   21194:	str	r5, [sp, #24]
   21198:	bl	114b8 <strlen@plt>
   2119c:	add	r0, r5, r0
   211a0:	mov	r3, #0
   211a4:	mov	r1, #0
   211a8:	mov	r4, r3
   211ac:	str	r0, [sp, #4]
   211b0:	mov	r0, #0
   211b4:	strb	r3, [sp, #8]
   211b8:	strd	r0, [sp, #12]
   211bc:	strb	r3, [sp, #20]
   211c0:	ldr	r3, [sp, #4]
   211c4:	ldr	r2, [sp, #24]
   211c8:	cmp	r2, r3
   211cc:	bcc	21200 <ftello64@plt+0xfbb0>
   211d0:	ldr	r4, [sp, #24]
   211d4:	mov	r0, r4
   211d8:	bl	114b8 <strlen@plt>
   211dc:	add	r2, r0, #1
   211e0:	mov	r1, r4
   211e4:	mov	r0, r5
   211e8:	bl	112e4 <memmove@plt>
   211ec:	cmp	r7, #1
   211f0:	bne	2110c <ftello64@plt+0xfabc>
   211f4:	mov	r0, r5
   211f8:	add	sp, sp, #64	; 0x40
   211fc:	pop	{r4, r5, r6, r7, r8, pc}
   21200:	add	r0, sp, #4
   21204:	bl	224f4 <ftello64@plt+0x10ea4>
   21208:	ldrb	r3, [sp, #32]
   2120c:	cmp	r3, #0
   21210:	beq	211d0 <ftello64@plt+0xfb80>
   21214:	ldr	r0, [sp, #36]	; 0x24
   21218:	bl	114ac <iswspace@plt>
   2121c:	cmp	r0, #0
   21220:	ldr	r3, [sp, #24]
   21224:	beq	211d0 <ftello64@plt+0xfb80>
   21228:	ldr	r2, [sp, #28]
   2122c:	strb	r4, [sp, #20]
   21230:	add	r3, r3, r2
   21234:	str	r3, [sp, #24]
   21238:	b	211c0 <ftello64@plt+0xfb70>
   2123c:	ldrb	r3, [sp, #32]
   21240:	cmp	r3, #0
   21244:	beq	21294 <ftello64@plt+0xfc44>
   21248:	ldr	r0, [sp, #36]	; 0x24
   2124c:	bl	114ac <iswspace@plt>
   21250:	clz	r4, r0
   21254:	lsr	r4, r4, #5
   21258:	ldr	r3, [sp, #28]
   2125c:	strb	r8, [sp, #20]
   21260:	add	r3, r7, r3
   21264:	str	r3, [sp, #24]
   21268:	b	21140 <ftello64@plt+0xfaf0>
   2126c:	cmp	r4, #2
   21270:	bne	21294 <ftello64@plt+0xfc44>
   21274:	ldrb	r3, [sp, #32]
   21278:	cmp	r3, #0
   2127c:	beq	21294 <ftello64@plt+0xfc44>
   21280:	ldr	r0, [sp, #36]	; 0x24
   21284:	bl	114ac <iswspace@plt>
   21288:	cmp	r0, #0
   2128c:	moveq	r4, #1
   21290:	b	21258 <ftello64@plt+0xfc08>
   21294:	mov	r4, #1
   21298:	b	21258 <ftello64@plt+0xfc08>
   2129c:	cmp	r4, #2
   212a0:	moveq	r3, #0
   212a4:	strbeq	r3, [r6]
   212a8:	b	211f4 <ftello64@plt+0xfba4>
   212ac:	cmp	r7, #0
   212b0:	movne	r6, r5
   212b4:	bne	212f8 <ftello64@plt+0xfca8>
   212b8:	mov	r0, r5
   212bc:	mov	r6, #0
   212c0:	bl	114b8 <strlen@plt>
   212c4:	sub	r0, r0, #1
   212c8:	add	r4, r5, r0
   212cc:	cmp	r4, r5
   212d0:	bcc	211f4 <ftello64@plt+0xfba4>
   212d4:	bl	11494 <__ctype_b_loc@plt>
   212d8:	ldrb	r3, [r4]
   212dc:	ldr	r2, [r0]
   212e0:	lsl	r3, r3, #1
   212e4:	ldrh	r3, [r2, r3]
   212e8:	tst	r3, #8192	; 0x2000
   212ec:	beq	211f4 <ftello64@plt+0xfba4>
   212f0:	strb	r6, [r4], #-1
   212f4:	b	212cc <ftello64@plt+0xfc7c>
   212f8:	mov	r8, r6
   212fc:	ldrb	r4, [r6], #1
   21300:	cmp	r4, #0
   21304:	beq	21320 <ftello64@plt+0xfcd0>
   21308:	bl	11494 <__ctype_b_loc@plt>
   2130c:	ldr	r3, [r0]
   21310:	lsl	r4, r4, #1
   21314:	ldrh	r3, [r3, r4]
   21318:	tst	r3, #8192	; 0x2000
   2131c:	bne	212f8 <ftello64@plt+0xfca8>
   21320:	mov	r0, r8
   21324:	bl	114b8 <strlen@plt>
   21328:	add	r2, r0, #1
   2132c:	mov	r1, r8
   21330:	mov	r0, r5
   21334:	bl	112e4 <memmove@plt>
   21338:	cmp	r7, #1
   2133c:	beq	211f4 <ftello64@plt+0xfba4>
   21340:	b	212b8 <ftello64@plt+0xfc68>
   21344:	push	{r4, r5, r6, lr}
   21348:	cmp	r1, #0
   2134c:	sub	sp, sp, #32
   21350:	mov	r5, r0
   21354:	ldr	r4, [sp, #48]	; 0x30
   21358:	ldr	r6, [sp, #52]	; 0x34
   2135c:	beq	21410 <ftello64@plt+0xfdc0>
   21360:	strd	r2, [sp]
   21364:	mov	r3, r1
   21368:	mov	r1, #1
   2136c:	ldr	r2, [pc, #856]	; 216cc <ftello64@plt+0x1007c>
   21370:	bl	1153c <__fprintf_chk@plt>
   21374:	mov	r2, #5
   21378:	ldr	r1, [pc, #848]	; 216d0 <ftello64@plt+0x10080>
   2137c:	mov	r0, #0
   21380:	bl	11380 <dcgettext@plt>
   21384:	movw	r3, #2022	; 0x7e6
   21388:	ldr	r2, [pc, #836]	; 216d4 <ftello64@plt+0x10084>
   2138c:	mov	r1, #1
   21390:	str	r3, [sp]
   21394:	mov	r3, r0
   21398:	mov	r0, r5
   2139c:	bl	1153c <__fprintf_chk@plt>
   213a0:	mov	r1, r5
   213a4:	mov	r0, #10
   213a8:	bl	11374 <fputc_unlocked@plt>
   213ac:	mov	r2, #5
   213b0:	ldr	r1, [pc, #800]	; 216d8 <ftello64@plt+0x10088>
   213b4:	mov	r0, #0
   213b8:	bl	11380 <dcgettext@plt>
   213bc:	mov	r2, r0
   213c0:	mov	r1, #1
   213c4:	ldr	r3, [pc, #784]	; 216dc <ftello64@plt+0x1008c>
   213c8:	mov	r0, r5
   213cc:	bl	1153c <__fprintf_chk@plt>
   213d0:	mov	r1, r5
   213d4:	mov	r0, #10
   213d8:	bl	11374 <fputc_unlocked@plt>
   213dc:	cmp	r6, #9
   213e0:	ldrls	pc, [pc, r6, lsl #2]
   213e4:	b	216c0 <ftello64@plt+0x10070>
   213e8:	andeq	r1, r2, r0, lsl #10
   213ec:	andeq	r1, r2, r8, lsr #8
   213f0:	andeq	r1, r2, r4, asr r4
   213f4:	andeq	r1, r2, r8, lsl #9
   213f8:	andeq	r1, r2, r4, asr #9
   213fc:	andeq	r1, r2, r8, lsl #10
   21400:	andeq	r1, r2, r0, asr r5
   21404:	andeq	r1, r2, r0, lsr #11
   21408:	strdeq	r1, [r2], -r8
   2140c:	andeq	r1, r2, r8, asr r6
   21410:	mov	r1, #1
   21414:	str	r3, [sp]
   21418:	mov	r3, r2
   2141c:	ldr	r2, [pc, #700]	; 216e0 <ftello64@plt+0x10090>
   21420:	bl	1153c <__fprintf_chk@plt>
   21424:	b	21374 <ftello64@plt+0xfd24>
   21428:	mov	r2, #5
   2142c:	ldr	r1, [pc, #688]	; 216e4 <ftello64@plt+0x10094>
   21430:	mov	r0, #0
   21434:	bl	11380 <dcgettext@plt>
   21438:	ldr	r3, [r4]
   2143c:	mov	r2, r0
   21440:	mov	r1, #1
   21444:	mov	r0, r5
   21448:	add	sp, sp, #32
   2144c:	pop	{r4, r5, r6, lr}
   21450:	b	1153c <__fprintf_chk@plt>
   21454:	mov	r2, #5
   21458:	ldr	r1, [pc, #648]	; 216e8 <ftello64@plt+0x10098>
   2145c:	mov	r0, #0
   21460:	bl	11380 <dcgettext@plt>
   21464:	ldr	r3, [r4, #4]
   21468:	mov	r2, r0
   2146c:	mov	r1, #1
   21470:	mov	r0, r5
   21474:	str	r3, [sp, #48]	; 0x30
   21478:	ldr	r3, [r4]
   2147c:	add	sp, sp, #32
   21480:	pop	{r4, r5, r6, lr}
   21484:	b	1153c <__fprintf_chk@plt>
   21488:	mov	r2, #5
   2148c:	ldr	r1, [pc, #600]	; 216ec <ftello64@plt+0x1009c>
   21490:	mov	r0, #0
   21494:	bl	11380 <dcgettext@plt>
   21498:	ldr	r3, [r4, #8]
   2149c:	mov	r2, r0
   214a0:	mov	r1, #1
   214a4:	mov	r0, r5
   214a8:	str	r3, [sp, #52]	; 0x34
   214ac:	ldr	r3, [r4, #4]
   214b0:	str	r3, [sp, #48]	; 0x30
   214b4:	ldr	r3, [r4]
   214b8:	add	sp, sp, #32
   214bc:	pop	{r4, r5, r6, lr}
   214c0:	b	1153c <__fprintf_chk@plt>
   214c4:	mov	r2, #5
   214c8:	ldr	r1, [pc, #544]	; 216f0 <ftello64@plt+0x100a0>
   214cc:	mov	r0, #0
   214d0:	bl	11380 <dcgettext@plt>
   214d4:	ldr	r3, [r4, #12]
   214d8:	mov	r2, r0
   214dc:	mov	r1, #1
   214e0:	mov	r0, r5
   214e4:	str	r3, [sp, #8]
   214e8:	ldr	r3, [r4, #8]
   214ec:	str	r3, [sp, #4]
   214f0:	ldr	r3, [r4, #4]
   214f4:	str	r3, [sp]
   214f8:	ldr	r3, [r4]
   214fc:	bl	1153c <__fprintf_chk@plt>
   21500:	add	sp, sp, #32
   21504:	pop	{r4, r5, r6, pc}
   21508:	mov	r2, #5
   2150c:	ldr	r1, [pc, #480]	; 216f4 <ftello64@plt+0x100a4>
   21510:	mov	r0, #0
   21514:	bl	11380 <dcgettext@plt>
   21518:	ldr	r3, [r4, #16]
   2151c:	mov	r2, r0
   21520:	mov	r1, #1
   21524:	mov	r0, r5
   21528:	str	r3, [sp, #12]
   2152c:	ldr	r3, [r4, #12]
   21530:	str	r3, [sp, #8]
   21534:	ldr	r3, [r4, #8]
   21538:	str	r3, [sp, #4]
   2153c:	ldr	r3, [r4, #4]
   21540:	str	r3, [sp]
   21544:	ldr	r3, [r4]
   21548:	bl	1153c <__fprintf_chk@plt>
   2154c:	b	21500 <ftello64@plt+0xfeb0>
   21550:	mov	r2, #5
   21554:	ldr	r1, [pc, #412]	; 216f8 <ftello64@plt+0x100a8>
   21558:	mov	r0, #0
   2155c:	bl	11380 <dcgettext@plt>
   21560:	ldr	r3, [r4, #20]
   21564:	mov	r2, r0
   21568:	mov	r1, #1
   2156c:	mov	r0, r5
   21570:	str	r3, [sp, #16]
   21574:	ldr	r3, [r4, #16]
   21578:	str	r3, [sp, #12]
   2157c:	ldr	r3, [r4, #12]
   21580:	str	r3, [sp, #8]
   21584:	ldr	r3, [r4, #8]
   21588:	str	r3, [sp, #4]
   2158c:	ldr	r3, [r4, #4]
   21590:	str	r3, [sp]
   21594:	ldr	r3, [r4]
   21598:	bl	1153c <__fprintf_chk@plt>
   2159c:	b	21500 <ftello64@plt+0xfeb0>
   215a0:	mov	r2, #5
   215a4:	ldr	r1, [pc, #336]	; 216fc <ftello64@plt+0x100ac>
   215a8:	mov	r0, #0
   215ac:	bl	11380 <dcgettext@plt>
   215b0:	ldr	r3, [r4, #24]
   215b4:	mov	r2, r0
   215b8:	mov	r1, #1
   215bc:	mov	r0, r5
   215c0:	str	r3, [sp, #20]
   215c4:	ldr	r3, [r4, #20]
   215c8:	str	r3, [sp, #16]
   215cc:	ldr	r3, [r4, #16]
   215d0:	str	r3, [sp, #12]
   215d4:	ldr	r3, [r4, #12]
   215d8:	str	r3, [sp, #8]
   215dc:	ldr	r3, [r4, #8]
   215e0:	str	r3, [sp, #4]
   215e4:	ldr	r3, [r4, #4]
   215e8:	str	r3, [sp]
   215ec:	ldr	r3, [r4]
   215f0:	bl	1153c <__fprintf_chk@plt>
   215f4:	b	21500 <ftello64@plt+0xfeb0>
   215f8:	mov	r2, #5
   215fc:	ldr	r1, [pc, #252]	; 21700 <ftello64@plt+0x100b0>
   21600:	mov	r0, #0
   21604:	bl	11380 <dcgettext@plt>
   21608:	ldr	r3, [r4, #28]
   2160c:	mov	r2, r0
   21610:	mov	r1, #1
   21614:	mov	r0, r5
   21618:	str	r3, [sp, #24]
   2161c:	ldr	r3, [r4, #24]
   21620:	str	r3, [sp, #20]
   21624:	ldr	r3, [r4, #20]
   21628:	str	r3, [sp, #16]
   2162c:	ldr	r3, [r4, #16]
   21630:	str	r3, [sp, #12]
   21634:	ldr	r3, [r4, #12]
   21638:	str	r3, [sp, #8]
   2163c:	ldr	r3, [r4, #8]
   21640:	str	r3, [sp, #4]
   21644:	ldr	r3, [r4, #4]
   21648:	str	r3, [sp]
   2164c:	ldr	r3, [r4]
   21650:	bl	1153c <__fprintf_chk@plt>
   21654:	b	21500 <ftello64@plt+0xfeb0>
   21658:	ldr	r1, [pc, #164]	; 21704 <ftello64@plt+0x100b4>
   2165c:	mov	r2, #5
   21660:	mov	r0, #0
   21664:	bl	11380 <dcgettext@plt>
   21668:	ldr	r3, [r4, #32]
   2166c:	mov	r2, r0
   21670:	mov	r1, #1
   21674:	mov	r0, r5
   21678:	str	r3, [sp, #28]
   2167c:	ldr	r3, [r4, #28]
   21680:	str	r3, [sp, #24]
   21684:	ldr	r3, [r4, #24]
   21688:	str	r3, [sp, #20]
   2168c:	ldr	r3, [r4, #20]
   21690:	str	r3, [sp, #16]
   21694:	ldr	r3, [r4, #16]
   21698:	str	r3, [sp, #12]
   2169c:	ldr	r3, [r4, #12]
   216a0:	str	r3, [sp, #8]
   216a4:	ldr	r3, [r4, #8]
   216a8:	str	r3, [sp, #4]
   216ac:	ldr	r3, [r4, #4]
   216b0:	str	r3, [sp]
   216b4:	ldr	r3, [r4]
   216b8:	bl	1153c <__fprintf_chk@plt>
   216bc:	b	21500 <ftello64@plt+0xfeb0>
   216c0:	mov	r2, #5
   216c4:	ldr	r1, [pc, #60]	; 21708 <ftello64@plt+0x100b8>
   216c8:	b	21660 <ftello64@plt+0x10010>
   216cc:	andeq	r4, r2, r7, lsr #21
   216d0:			; <UNDEFINED> instruction: 0x00024aba
   216d4:	andeq	r4, r2, r8, lsl #27
   216d8:			; <UNDEFINED> instruction: 0x00024abe
   216dc:	andeq	r4, r2, r9, ror #22
   216e0:			; <UNDEFINED> instruction: 0x00024ab3
   216e4:	andeq	r4, r2, fp, lsl #23
   216e8:	muleq	r2, fp, fp
   216ec:			; <UNDEFINED> instruction: 0x00024bb2
   216f0:	andeq	r4, r2, lr, asr #23
   216f4:	andeq	r4, r2, lr, ror #23
   216f8:	andeq	r4, r2, r2, lsl ip
   216fc:	andeq	r4, r2, sl, lsr ip
   21700:	andeq	r4, r2, r6, ror #24
   21704:	muleq	r2, r6, ip
   21708:	andeq	r4, r2, sl, asr #25
   2170c:	push	{r0, r1, r4, lr}
   21710:	mov	ip, #0
   21714:	ldr	lr, [sp, #16]
   21718:	ldr	r4, [lr, ip, lsl #2]
   2171c:	cmp	r4, #0
   21720:	bne	21738 <ftello64@plt+0x100e8>
   21724:	str	lr, [sp]
   21728:	str	ip, [sp, #4]
   2172c:	bl	21344 <ftello64@plt+0xfcf4>
   21730:	add	sp, sp, #8
   21734:	pop	{r4, pc}
   21738:	add	ip, ip, #1
   2173c:	b	21718 <ftello64@plt+0x100c8>
   21740:	push	{r4, r5, r6, lr}
   21744:	sub	sp, sp, #48	; 0x30
   21748:	mov	ip, #0
   2174c:	add	lr, sp, #8
   21750:	mov	r5, lr
   21754:	ldr	r6, [sp, #64]	; 0x40
   21758:	ldr	r4, [r6, ip, lsl #2]
   2175c:	cmp	r4, #0
   21760:	str	r4, [lr], #4
   21764:	beq	21774 <ftello64@plt+0x10124>
   21768:	add	ip, ip, #1
   2176c:	cmp	ip, #10
   21770:	bne	21758 <ftello64@plt+0x10108>
   21774:	stm	sp, {r5, ip}
   21778:	bl	21344 <ftello64@plt+0xfcf4>
   2177c:	add	sp, sp, #48	; 0x30
   21780:	pop	{r4, r5, r6, pc}
   21784:	push	{r3}		; (str r3, [sp, #-4]!)
   21788:	push	{r0, r1, r2, r3, lr}
   2178c:	add	r3, sp, #24
   21790:	str	r3, [sp]
   21794:	str	r3, [sp, #12]
   21798:	ldr	r3, [sp, #20]
   2179c:	bl	21740 <ftello64@plt+0x100f0>
   217a0:	add	sp, sp, #16
   217a4:	pop	{lr}		; (ldr lr, [sp], #4)
   217a8:	add	sp, sp, #4
   217ac:	bx	lr
   217b0:	ldr	r3, [pc, #116]	; 2182c <ftello64@plt+0x101dc>
   217b4:	mov	r0, #10
   217b8:	push	{r4, lr}
   217bc:	ldr	r1, [r3]
   217c0:	bl	11374 <fputc_unlocked@plt>
   217c4:	mov	r2, #5
   217c8:	ldr	r1, [pc, #96]	; 21830 <ftello64@plt+0x101e0>
   217cc:	mov	r0, #0
   217d0:	bl	11380 <dcgettext@plt>
   217d4:	mov	r1, r0
   217d8:	ldr	r2, [pc, #84]	; 21834 <ftello64@plt+0x101e4>
   217dc:	mov	r0, #1
   217e0:	bl	11524 <__printf_chk@plt>
   217e4:	mov	r2, #5
   217e8:	ldr	r1, [pc, #72]	; 21838 <ftello64@plt+0x101e8>
   217ec:	mov	r0, #0
   217f0:	bl	11380 <dcgettext@plt>
   217f4:	mov	r1, r0
   217f8:	ldr	r3, [pc, #60]	; 2183c <ftello64@plt+0x101ec>
   217fc:	mov	r0, #1
   21800:	ldr	r2, [pc, #56]	; 21840 <ftello64@plt+0x101f0>
   21804:	bl	11524 <__printf_chk@plt>
   21808:	mov	r2, #5
   2180c:	ldr	r1, [pc, #48]	; 21844 <ftello64@plt+0x101f4>
   21810:	mov	r0, #0
   21814:	bl	11380 <dcgettext@plt>
   21818:	mov	r1, r0
   2181c:	ldr	r2, [pc, #36]	; 21848 <ftello64@plt+0x101f8>
   21820:	mov	r0, #1
   21824:	pop	{r4, lr}
   21828:	b	11524 <__printf_chk@plt>
   2182c:	andeq	r5, r3, ip, ror #3
   21830:	andeq	r4, r2, r6, lsl #26
   21834:	andeq	r4, r2, sl, lsl sp
   21838:	andeq	r4, r2, r0, lsr sp
   2183c:	ldrdeq	r4, [r2], -r9
   21840:	andeq	r4, r2, r1, lsl #8
   21844:	andeq	r4, r2, r4, asr #26
   21848:	andeq	r4, r2, fp, ror #26
   2184c:	push	{r4, lr}
   21850:	bl	2213c <ftello64@plt+0x10aec>
   21854:	cmp	r0, #0
   21858:	popne	{r4, pc}
   2185c:	bl	21b04 <ftello64@plt+0x104b4>
   21860:	push	{r4, lr}
   21864:	bl	2213c <ftello64@plt+0x10aec>
   21868:	cmp	r0, #0
   2186c:	popne	{r4, pc}
   21870:	bl	21b04 <ftello64@plt+0x104b4>
   21874:	b	2184c <ftello64@plt+0x101fc>
   21878:	push	{r4, r5, r6, lr}
   2187c:	mov	r5, r0
   21880:	mov	r4, r1
   21884:	bl	22168 <ftello64@plt+0x10b18>
   21888:	cmp	r0, #0
   2188c:	popne	{r4, r5, r6, pc}
   21890:	adds	r4, r4, #0
   21894:	movne	r4, #1
   21898:	cmp	r5, #0
   2189c:	moveq	r4, #1
   218a0:	cmp	r4, #0
   218a4:	popeq	{r4, r5, r6, pc}
   218a8:	bl	21b04 <ftello64@plt+0x104b4>
   218ac:	push	{r4, lr}
   218b0:	bl	2249c <ftello64@plt+0x10e4c>
   218b4:	cmp	r0, #0
   218b8:	popne	{r4, pc}
   218bc:	bl	21b04 <ftello64@plt+0x104b4>
   218c0:	push	{r4, r5, r6, lr}
   218c4:	mov	r6, r0
   218c8:	mov	r5, r1
   218cc:	mov	r4, r2
   218d0:	bl	23180 <ftello64@plt+0x11b30>
   218d4:	cmp	r0, #0
   218d8:	popne	{r4, r5, r6, pc}
   218dc:	cmp	r6, #0
   218e0:	beq	218f0 <ftello64@plt+0x102a0>
   218e4:	cmp	r5, #0
   218e8:	cmpne	r4, #0
   218ec:	popeq	{r4, r5, r6, pc}
   218f0:	bl	21b04 <ftello64@plt+0x104b4>
   218f4:	b	218c0 <ftello64@plt+0x10270>
   218f8:	push	{r4, lr}
   218fc:	bl	224ac <ftello64@plt+0x10e5c>
   21900:	cmp	r0, #0
   21904:	popne	{r4, pc}
   21908:	bl	21b04 <ftello64@plt+0x104b4>
   2190c:	mov	r2, r1
   21910:	mov	r1, r0
   21914:	mov	r0, #0
   21918:	b	218c0 <ftello64@plt+0x10270>
   2191c:	mov	r2, r1
   21920:	mov	r1, r0
   21924:	mov	r0, #0
   21928:	b	218f8 <ftello64@plt+0x102a8>
   2192c:	cmp	r0, #0
   21930:	push	{r4, r5, r6, lr}
   21934:	mov	r5, r1
   21938:	ldr	r4, [r1]
   2193c:	bne	21968 <ftello64@plt+0x10318>
   21940:	cmp	r4, #0
   21944:	bne	21958 <ftello64@plt+0x10308>
   21948:	mov	r4, #64	; 0x40
   2194c:	udiv	r4, r4, r2
   21950:	cmp	r2, #64	; 0x40
   21954:	addhi	r4, r4, #1
   21958:	mov	r1, r4
   2195c:	bl	218c0 <ftello64@plt+0x10270>
   21960:	str	r4, [r5]
   21964:	pop	{r4, r5, r6, pc}
   21968:	lsr	r3, r4, #1
   2196c:	add	r3, r3, #1
   21970:	adds	r4, r4, r3
   21974:	bcc	21958 <ftello64@plt+0x10308>
   21978:	bl	21b04 <ftello64@plt+0x104b4>
   2197c:	mov	r2, #1
   21980:	b	2192c <ftello64@plt+0x102dc>
   21984:	ldr	ip, [r1]
   21988:	push	{r4, r5, r6, r7, r8, lr}
   2198c:	mov	r5, r1
   21990:	mvn	r8, r3
   21994:	lsr	r8, r8, #31
   21998:	ldr	lr, [sp, #24]
   2199c:	asr	r1, ip, #1
   219a0:	adds	r4, ip, r1
   219a4:	mvnvs	r4, #-2147483648	; 0x80000000
   219a8:	cmp	r3, r4
   219ac:	movge	r1, #0
   219b0:	andlt	r1, r8, #1
   219b4:	cmp	r1, #0
   219b8:	movne	r4, r3
   219bc:	smull	r6, r7, r4, lr
   219c0:	cmp	r7, r6, asr #31
   219c4:	bne	219dc <ftello64@plt+0x1038c>
   219c8:	cmp	r6, #63	; 0x3f
   219cc:	mov	r1, r6
   219d0:	bgt	219ec <ftello64@plt+0x1039c>
   219d4:	mov	r1, #64	; 0x40
   219d8:	b	219e0 <ftello64@plt+0x10390>
   219dc:	mvn	r1, #-2147483648	; 0x80000000
   219e0:	sdiv	r4, r1, lr
   219e4:	mls	r6, lr, r4, r1
   219e8:	sub	r1, r1, r6
   219ec:	cmp	r0, #0
   219f0:	sub	r6, r4, ip
   219f4:	streq	r0, [r5]
   219f8:	cmp	r6, r2
   219fc:	bge	21a30 <ftello64@plt+0x103e0>
   21a00:	adds	r4, ip, r2
   21a04:	bvs	21a2c <ftello64@plt+0x103dc>
   21a08:	cmp	r4, r3
   21a0c:	movle	r3, #0
   21a10:	andgt	r3, r8, #1
   21a14:	cmp	r3, #0
   21a18:	bne	21a2c <ftello64@plt+0x103dc>
   21a1c:	smull	r2, r3, r4, lr
   21a20:	cmp	r3, r2, asr #31
   21a24:	mov	r1, r2
   21a28:	beq	21a30 <ftello64@plt+0x103e0>
   21a2c:	bl	21b04 <ftello64@plt+0x104b4>
   21a30:	bl	21878 <ftello64@plt+0x10228>
   21a34:	str	r4, [r5]
   21a38:	pop	{r4, r5, r6, r7, r8, pc}
   21a3c:	push	{r4, lr}
   21a40:	bl	220e8 <ftello64@plt+0x10a98>
   21a44:	cmp	r0, #0
   21a48:	popne	{r4, pc}
   21a4c:	bl	21b04 <ftello64@plt+0x104b4>
   21a50:	mov	r1, #1
   21a54:	b	21a3c <ftello64@plt+0x103ec>
   21a58:	push	{r4, lr}
   21a5c:	bl	220e8 <ftello64@plt+0x10a98>
   21a60:	cmp	r0, #0
   21a64:	popne	{r4, pc}
   21a68:	bl	21b04 <ftello64@plt+0x104b4>
   21a6c:	mov	r1, #1
   21a70:	b	21a58 <ftello64@plt+0x10408>
   21a74:	push	{r4, r5, r6, lr}
   21a78:	mov	r4, r1
   21a7c:	mov	r5, r0
   21a80:	mov	r0, r1
   21a84:	bl	2184c <ftello64@plt+0x101fc>
   21a88:	mov	r2, r4
   21a8c:	mov	r1, r5
   21a90:	pop	{r4, r5, r6, lr}
   21a94:	b	11320 <memcpy@plt>
   21a98:	push	{r4, r5, r6, lr}
   21a9c:	mov	r4, r1
   21aa0:	mov	r5, r0
   21aa4:	mov	r0, r1
   21aa8:	bl	21860 <ftello64@plt+0x10210>
   21aac:	mov	r2, r4
   21ab0:	mov	r1, r5
   21ab4:	pop	{r4, r5, r6, lr}
   21ab8:	b	11320 <memcpy@plt>
   21abc:	push	{r4, r5, r6, lr}
   21ac0:	mov	r5, r0
   21ac4:	add	r0, r1, #1
   21ac8:	mov	r4, r1
   21acc:	bl	21860 <ftello64@plt+0x10210>
   21ad0:	mov	r2, #0
   21ad4:	mov	r1, r5
   21ad8:	strb	r2, [r0, r4]
   21adc:	mov	r2, r4
   21ae0:	pop	{r4, r5, r6, lr}
   21ae4:	b	11320 <memcpy@plt>
   21ae8:	push	{r4, lr}
   21aec:	mov	r4, r0
   21af0:	bl	114b8 <strlen@plt>
   21af4:	add	r1, r0, #1
   21af8:	mov	r0, r4
   21afc:	pop	{r4, lr}
   21b00:	b	21a74 <ftello64@plt+0x10424>
   21b04:	ldr	r3, [pc, #44]	; 21b38 <ftello64@plt+0x104e8>
   21b08:	mov	r2, #5
   21b0c:	mov	r0, #0
   21b10:	push	{r4, lr}
   21b14:	ldr	r1, [pc, #32]	; 21b3c <ftello64@plt+0x104ec>
   21b18:	ldr	r4, [r3]
   21b1c:	bl	11380 <dcgettext@plt>
   21b20:	mov	r3, r0
   21b24:	ldr	r2, [pc, #20]	; 21b40 <ftello64@plt+0x104f0>
   21b28:	mov	r1, #0
   21b2c:	mov	r0, r4
   21b30:	bl	11428 <error@plt>
   21b34:	bl	11614 <abort@plt>
   21b38:	andeq	r5, r3, ip, lsl #3
   21b3c:			; <UNDEFINED> instruction: 0x00024db7
   21b40:	andeq	r4, r2, r9, asr #14
   21b44:	push	{r0, r1, r4, lr}
   21b48:	ldr	ip, [sp, #16]
   21b4c:	str	ip, [sp]
   21b50:	bl	231ac <ftello64@plt+0x11b5c>
   21b54:	subs	r4, r0, #0
   21b58:	bge	21b70 <ftello64@plt+0x10520>
   21b5c:	bl	114d0 <__errno_location@plt>
   21b60:	ldr	r3, [r0]
   21b64:	cmp	r3, #12
   21b68:	bne	21b70 <ftello64@plt+0x10520>
   21b6c:	bl	21b04 <ftello64@plt+0x104b4>
   21b70:	mov	r0, r4
   21b74:	add	sp, sp, #8
   21b78:	pop	{r4, pc}
   21b7c:	push	{r4, lr}
   21b80:	bl	233b4 <ftello64@plt+0x11d64>
   21b84:	subs	r4, r0, #0
   21b88:	bne	21ba0 <ftello64@plt+0x10550>
   21b8c:	bl	114d0 <__errno_location@plt>
   21b90:	ldr	r3, [r0]
   21b94:	cmp	r3, #12
   21b98:	bne	21ba0 <ftello64@plt+0x10550>
   21b9c:	bl	21b04 <ftello64@plt+0x104b4>
   21ba0:	mov	r0, r4
   21ba4:	pop	{r4, pc}
   21ba8:	push	{r4, lr}
   21bac:	bl	23578 <ftello64@plt+0x11f28>
   21bb0:	subs	r4, r0, #0
   21bb4:	bne	21bcc <ftello64@plt+0x1057c>
   21bb8:	bl	114d0 <__errno_location@plt>
   21bbc:	ldr	r3, [r0]
   21bc0:	cmp	r3, #12
   21bc4:	bne	21bcc <ftello64@plt+0x1057c>
   21bc8:	bl	21b04 <ftello64@plt+0x104b4>
   21bcc:	mov	r0, r4
   21bd0:	pop	{r4, pc}
   21bd4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21bd8:	mov	r3, #0
   21bdc:	asr	r5, r1, #31
   21be0:	mov	r4, r1
   21be4:	mov	ip, r3
   21be8:	strd	r4, [sp]
   21bec:	subs	r2, r2, #1
   21bf0:	bcs	21c00 <ftello64@plt+0x105b0>
   21bf4:	mov	r0, r3
   21bf8:	add	sp, sp, #12
   21bfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21c00:	ldrd	r4, [r0]
   21c04:	mov	lr, #0
   21c08:	cmp	r5, r4, asr #31
   21c0c:	smulleq	r8, r9, r4, r1
   21c10:	moveq	r6, r8
   21c14:	moveq	sl, r9
   21c18:	beq	21c60 <ftello64@plt+0x10610>
   21c1c:	cmp	r5, #0
   21c20:	umull	r8, r9, r4, r1
   21c24:	umull	r6, r7, r1, r5
   21c28:	bge	21c34 <ftello64@plt+0x105e4>
   21c2c:	subs	r6, r6, ip
   21c30:	sbc	r7, r7, r1
   21c34:	adds	sl, r6, r9
   21c38:	mov	fp, #0
   21c3c:	adc	fp, r7, fp
   21c40:	cmp	fp, sl, asr #31
   21c44:	ldrne	lr, [sp, #4]
   21c48:	moveq	r6, r8
   21c4c:	umullne	r6, r7, r4, r1
   21c50:	mulne	sl, r4, lr
   21c54:	movne	lr, #1
   21c58:	mlane	sl, r1, r5, sl
   21c5c:	addne	sl, sl, r7
   21c60:	cmp	lr, #0
   21c64:	beq	21c90 <ftello64@plt+0x10640>
   21c68:	cmp	r4, #0
   21c6c:	sbcs	lr, r5, #0
   21c70:	mov	lr, #1
   21c74:	mvnge	r4, #0
   21c78:	mvnge	r5, #-2147483648	; 0x80000000
   21c7c:	movlt	r4, #0
   21c80:	movlt	r5, #-2147483648	; 0x80000000
   21c84:	strd	r4, [r0]
   21c88:	orr	r3, r3, lr
   21c8c:	b	21bec <ftello64@plt+0x1059c>
   21c90:	stm	r0, {r6, sl}
   21c94:	b	21c88 <ftello64@plt+0x10638>
   21c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21c9c:	cmp	r2, #36	; 0x24
   21ca0:	sub	sp, sp, #20
   21ca4:	ldr	r5, [sp, #56]	; 0x38
   21ca8:	bls	21cc0 <ftello64@plt+0x10670>
   21cac:	ldr	r3, [pc, #1064]	; 220dc <ftello64@plt+0x10a8c>
   21cb0:	mov	r2, #85	; 0x55
   21cb4:	ldr	r1, [pc, #1060]	; 220e0 <ftello64@plt+0x10a90>
   21cb8:	ldr	r0, [pc, #1060]	; 220e4 <ftello64@plt+0x10a94>
   21cbc:	bl	11638 <__assert_fail@plt>
   21cc0:	cmp	r1, #0
   21cc4:	mov	r6, r1
   21cc8:	mov	r8, r0
   21ccc:	addeq	r6, sp, #4
   21cd0:	mov	r9, r2
   21cd4:	mov	r7, r3
   21cd8:	bl	114d0 <__errno_location@plt>
   21cdc:	mov	sl, r0
   21ce0:	mov	r4, #0
   21ce4:	mov	r2, r9
   21ce8:	mov	r1, r6
   21cec:	mov	r0, r8
   21cf0:	str	r4, [sl]
   21cf4:	bl	11554 <strtoimax@plt>
   21cf8:	ldr	r9, [r6]
   21cfc:	strd	r0, [sp, #8]
   21d00:	cmp	r9, r8
   21d04:	bne	21d40 <ftello64@plt+0x106f0>
   21d08:	cmp	r5, r4
   21d0c:	beq	21d38 <ftello64@plt+0x106e8>
   21d10:	ldrb	r1, [r8]
   21d14:	cmp	r1, r4
   21d18:	beq	21d38 <ftello64@plt+0x106e8>
   21d1c:	mov	r0, r5
   21d20:	bl	114c4 <strchr@plt>
   21d24:	cmp	r0, r4
   21d28:	movne	r2, #1
   21d2c:	movne	r3, #0
   21d30:	strdne	r2, [sp, #8]
   21d34:	bne	21d64 <ftello64@plt+0x10714>
   21d38:	mov	r4, #4
   21d3c:	b	21d90 <ftello64@plt+0x10740>
   21d40:	ldr	r4, [sl]
   21d44:	cmp	r4, #0
   21d48:	beq	21d58 <ftello64@plt+0x10708>
   21d4c:	cmp	r4, #34	; 0x22
   21d50:	bne	21d38 <ftello64@plt+0x106e8>
   21d54:	mov	r4, #1
   21d58:	cmp	r5, #0
   21d5c:	strdeq	r0, [r7]
   21d60:	beq	21d90 <ftello64@plt+0x10740>
   21d64:	ldrb	r8, [r9]
   21d68:	cmp	r8, #0
   21d6c:	beq	22080 <ftello64@plt+0x10a30>
   21d70:	mov	r1, r8
   21d74:	mov	r0, r5
   21d78:	bl	114c4 <strchr@plt>
   21d7c:	cmp	r0, #0
   21d80:	bne	21d9c <ftello64@plt+0x1074c>
   21d84:	ldrd	r2, [sp, #8]
   21d88:	orr	r4, r4, #2
   21d8c:	strd	r2, [r7]
   21d90:	mov	r0, r4
   21d94:	add	sp, sp, #20
   21d98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21d9c:	cmp	r8, #84	; 0x54
   21da0:	beq	21df4 <ftello64@plt+0x107a4>
   21da4:	bhi	21ddc <ftello64@plt+0x1078c>
   21da8:	cmp	r8, #75	; 0x4b
   21dac:	beq	21df4 <ftello64@plt+0x107a4>
   21db0:	bhi	21dcc <ftello64@plt+0x1077c>
   21db4:	cmp	r8, #69	; 0x45
   21db8:	beq	21df4 <ftello64@plt+0x107a4>
   21dbc:	cmp	r8, #71	; 0x47
   21dc0:	beq	21df4 <ftello64@plt+0x107a4>
   21dc4:	mov	r5, #1
   21dc8:	b	21ef0 <ftello64@plt+0x108a0>
   21dcc:	cmp	r8, #77	; 0x4d
   21dd0:	beq	21df4 <ftello64@plt+0x107a4>
   21dd4:	cmp	r8, #80	; 0x50
   21dd8:	b	21dc0 <ftello64@plt+0x10770>
   21ddc:	cmp	r8, #103	; 0x67
   21de0:	beq	21df4 <ftello64@plt+0x107a4>
   21de4:	bhi	21ec8 <ftello64@plt+0x10878>
   21de8:	sub	r3, r8, #89	; 0x59
   21dec:	cmp	r3, #1
   21df0:	bhi	21dc4 <ftello64@plt+0x10774>
   21df4:	mov	r1, #48	; 0x30
   21df8:	mov	r0, r5
   21dfc:	bl	114c4 <strchr@plt>
   21e00:	cmp	r0, #0
   21e04:	beq	21dc4 <ftello64@plt+0x10774>
   21e08:	ldrb	r3, [r9, #1]
   21e0c:	cmp	r3, #68	; 0x44
   21e10:	moveq	r5, #2
   21e14:	moveq	r1, #1000	; 0x3e8
   21e18:	beq	21e38 <ftello64@plt+0x107e8>
   21e1c:	cmp	r3, #105	; 0x69
   21e20:	beq	21ee0 <ftello64@plt+0x10890>
   21e24:	cmp	r3, #66	; 0x42
   21e28:	moveq	r5, #2
   21e2c:	movne	r5, #1
   21e30:	moveq	r1, #1000	; 0x3e8
   21e34:	movne	r1, #1024	; 0x400
   21e38:	cmp	r8, #89	; 0x59
   21e3c:	beq	220c4 <ftello64@plt+0x10a74>
   21e40:	bhi	21f18 <ftello64@plt+0x108c8>
   21e44:	cmp	r8, #75	; 0x4b
   21e48:	beq	21f58 <ftello64@plt+0x10908>
   21e4c:	bhi	21ef8 <ftello64@plt+0x108a8>
   21e50:	cmp	r8, #69	; 0x45
   21e54:	beq	220a0 <ftello64@plt+0x10a50>
   21e58:	cmp	r8, #71	; 0x47
   21e5c:	beq	220ac <ftello64@plt+0x10a5c>
   21e60:	cmp	r8, #66	; 0x42
   21e64:	bne	21d84 <ftello64@plt+0x10734>
   21e68:	ldrd	r2, [sp, #8]
   21e6c:	mov	r0, #0
   21e70:	cmp	r3, r2, asr #31
   21e74:	lsleq	r1, r3, #10
   21e78:	lsleq	r8, r2, #10
   21e7c:	orreq	r1, r1, r2, lsr #22
   21e80:	beq	22038 <ftello64@plt+0x109e8>
   21e84:	mov	r1, #1024	; 0x400
   21e88:	cmp	r3, #0
   21e8c:	lsr	sl, r2, #22
   21e90:	lsl	lr, r2, #10
   21e94:	umull	r8, r9, r1, r3
   21e98:	bge	21ea4 <ftello64@plt+0x10854>
   21e9c:	subs	r8, r8, r0
   21ea0:	sbc	r9, r9, r1
   21ea4:	adds	r1, r8, sl
   21ea8:	mov	ip, #0
   21eac:	adc	ip, r9, ip
   21eb0:	cmp	ip, r1, asr #31
   21eb4:	beq	22034 <ftello64@plt+0x109e4>
   21eb8:	lsl	r1, r3, #10
   21ebc:	lsl	r8, r2, #10
   21ec0:	orr	r1, r1, r2, lsr #22
   21ec4:	b	22098 <ftello64@plt+0x10a48>
   21ec8:	cmp	r8, #109	; 0x6d
   21ecc:	beq	21df4 <ftello64@plt+0x107a4>
   21ed0:	cmp	r8, #116	; 0x74
   21ed4:	beq	21df4 <ftello64@plt+0x107a4>
   21ed8:	cmp	r8, #107	; 0x6b
   21edc:	b	21dc0 <ftello64@plt+0x10770>
   21ee0:	ldrb	r3, [r9, #2]
   21ee4:	cmp	r3, #66	; 0x42
   21ee8:	movne	r5, #1
   21eec:	moveq	r5, #3
   21ef0:	mov	r1, #1024	; 0x400
   21ef4:	b	21e38 <ftello64@plt+0x107e8>
   21ef8:	cmp	r8, #80	; 0x50
   21efc:	beq	220b4 <ftello64@plt+0x10a64>
   21f00:	cmp	r8, #84	; 0x54
   21f04:	beq	220bc <ftello64@plt+0x10a6c>
   21f08:	cmp	r8, #77	; 0x4d
   21f0c:	bne	21d84 <ftello64@plt+0x10734>
   21f10:	mov	r2, #2
   21f14:	b	220a4 <ftello64@plt+0x10a54>
   21f18:	cmp	r8, #103	; 0x67
   21f1c:	beq	220ac <ftello64@plt+0x10a5c>
   21f20:	bhi	21f44 <ftello64@plt+0x108f4>
   21f24:	cmp	r8, #98	; 0x62
   21f28:	beq	21fe4 <ftello64@plt+0x10994>
   21f2c:	cmp	r8, #99	; 0x63
   21f30:	beq	220d4 <ftello64@plt+0x10a84>
   21f34:	cmp	r8, #90	; 0x5a
   21f38:	bne	21d84 <ftello64@plt+0x10734>
   21f3c:	mov	r2, #7
   21f40:	b	220a4 <ftello64@plt+0x10a54>
   21f44:	cmp	r8, #109	; 0x6d
   21f48:	beq	21f10 <ftello64@plt+0x108c0>
   21f4c:	bhi	21f60 <ftello64@plt+0x10910>
   21f50:	cmp	r8, #107	; 0x6b
   21f54:	bne	21d84 <ftello64@plt+0x10734>
   21f58:	mov	r2, #1
   21f5c:	b	220a4 <ftello64@plt+0x10a54>
   21f60:	cmp	r8, #116	; 0x74
   21f64:	beq	220bc <ftello64@plt+0x10a6c>
   21f68:	cmp	r8, #119	; 0x77
   21f6c:	bne	21d84 <ftello64@plt+0x10734>
   21f70:	ldrd	r2, [sp, #8]
   21f74:	mov	r0, #0
   21f78:	adds	ip, r2, r2
   21f7c:	adc	r1, r3, r3
   21f80:	cmp	r3, r2, asr #31
   21f84:	beq	21fd0 <ftello64@plt+0x10980>
   21f88:	mov	r9, #0
   21f8c:	adds	ip, r2, r2
   21f90:	mov	r1, #2
   21f94:	adc	sl, r9, r9
   21f98:	cmp	r3, #0
   21f9c:	umull	r8, r9, r1, r3
   21fa0:	bge	21fb0 <ftello64@plt+0x10960>
   21fa4:	mov	lr, #0
   21fa8:	subs	r8, r8, lr
   21fac:	sbc	r9, r9, r1
   21fb0:	adds	r1, r8, sl
   21fb4:	mov	lr, #0
   21fb8:	adc	lr, r9, lr
   21fbc:	cmp	lr, r1, asr #31
   21fc0:	beq	21fd0 <ftello64@plt+0x10980>
   21fc4:	adds	ip, r2, r2
   21fc8:	mov	r0, #1
   21fcc:	adc	r1, r3, r3
   21fd0:	cmp	r0, #0
   21fd4:	streq	ip, [sp, #8]
   21fd8:	bne	22044 <ftello64@plt+0x109f4>
   21fdc:	str	r1, [sp, #12]
   21fe0:	b	22064 <ftello64@plt+0x10a14>
   21fe4:	ldrd	r2, [sp, #8]
   21fe8:	mov	r0, #0
   21fec:	cmp	r3, r2, asr #31
   21ff0:	lsleq	r1, r3, #9
   21ff4:	lsleq	r8, r2, #9
   21ff8:	orreq	r1, r1, r2, lsr #23
   21ffc:	beq	22038 <ftello64@plt+0x109e8>
   22000:	mov	r1, #512	; 0x200
   22004:	cmp	r3, #0
   22008:	lsr	sl, r2, #23
   2200c:	lsl	lr, r2, #9
   22010:	umull	r8, r9, r1, r3
   22014:	bge	22020 <ftello64@plt+0x109d0>
   22018:	subs	r8, r8, r0
   2201c:	sbc	r9, r9, r1
   22020:	adds	r1, r8, sl
   22024:	mov	ip, #0
   22028:	adc	ip, r9, ip
   2202c:	cmp	ip, r1, asr #31
   22030:	bne	2208c <ftello64@plt+0x10a3c>
   22034:	mov	r8, lr
   22038:	cmp	r0, #0
   2203c:	streq	r8, [sp, #8]
   22040:	beq	21fdc <ftello64@plt+0x1098c>
   22044:	cmp	r2, #0
   22048:	mov	r0, #1
   2204c:	sbcs	r3, r3, #0
   22050:	mvnge	r2, #0
   22054:	mvnge	r3, #-2147483648	; 0x80000000
   22058:	movlt	r2, #0
   2205c:	movlt	r3, #-2147483648	; 0x80000000
   22060:	strd	r2, [sp, #8]
   22064:	ldr	r3, [r6]
   22068:	orr	r4, r4, r0
   2206c:	add	r2, r3, r5
   22070:	str	r2, [r6]
   22074:	ldrb	r3, [r3, r5]
   22078:	cmp	r3, #0
   2207c:	orrne	r4, r4, #2
   22080:	ldrd	r2, [sp, #8]
   22084:	strd	r2, [r7]
   22088:	b	21d90 <ftello64@plt+0x10740>
   2208c:	lsl	r1, r3, #9
   22090:	lsl	r8, r2, #9
   22094:	orr	r1, r1, r2, lsr #23
   22098:	mov	r0, #1
   2209c:	b	22038 <ftello64@plt+0x109e8>
   220a0:	mov	r2, #6
   220a4:	add	r0, sp, #8
   220a8:	b	220cc <ftello64@plt+0x10a7c>
   220ac:	mov	r2, #3
   220b0:	b	220a4 <ftello64@plt+0x10a54>
   220b4:	mov	r2, #5
   220b8:	b	220a4 <ftello64@plt+0x10a54>
   220bc:	mov	r2, #4
   220c0:	b	220a4 <ftello64@plt+0x10a54>
   220c4:	mov	r2, #8
   220c8:	add	r0, sp, r2
   220cc:	bl	21bd4 <ftello64@plt+0x10584>
   220d0:	b	22064 <ftello64@plt+0x10a14>
   220d4:	mov	r0, #0
   220d8:	b	22064 <ftello64@plt+0x10a14>
   220dc:	andeq	r4, r2, r8, asr #27
   220e0:	ldrdeq	r4, [r2], -r3
   220e4:	andeq	r4, r2, r1, ror #27
   220e8:	cmp	r1, #0
   220ec:	cmpne	r0, #0
   220f0:	beq	22128 <ftello64@plt+0x10ad8>
   220f4:	push	{r4, r5, r6, lr}
   220f8:	umull	r4, r5, r0, r1
   220fc:	adds	r3, r5, #0
   22100:	movne	r3, #1
   22104:	cmp	r4, #0
   22108:	blt	22114 <ftello64@plt+0x10ac4>
   2210c:	cmp	r3, #0
   22110:	beq	22134 <ftello64@plt+0x10ae4>
   22114:	bl	114d0 <__errno_location@plt>
   22118:	mov	r3, #12
   2211c:	str	r3, [r0]
   22120:	mov	r0, #0
   22124:	pop	{r4, r5, r6, pc}
   22128:	mov	r1, #1
   2212c:	mov	r0, r1
   22130:	b	11260 <calloc@plt>
   22134:	pop	{r4, r5, r6, lr}
   22138:	b	22130 <ftello64@plt+0x10ae0>
   2213c:	cmp	r0, #0
   22140:	beq	22160 <ftello64@plt+0x10b10>
   22144:	bge	22164 <ftello64@plt+0x10b14>
   22148:	push	{r4, lr}
   2214c:	bl	114d0 <__errno_location@plt>
   22150:	mov	r3, #12
   22154:	str	r3, [r0]
   22158:	mov	r0, #0
   2215c:	pop	{r4, pc}
   22160:	mov	r0, #1
   22164:	b	11440 <malloc@plt>
   22168:	cmp	r0, #0
   2216c:	bne	22178 <ftello64@plt+0x10b28>
   22170:	mov	r0, r1
   22174:	b	2213c <ftello64@plt+0x10aec>
   22178:	cmp	r1, #0
   2217c:	push	{r4, lr}
   22180:	bne	22190 <ftello64@plt+0x10b40>
   22184:	bl	142a8 <ftello64@plt+0x2c58>
   22188:	mov	r0, #0
   2218c:	pop	{r4, pc}
   22190:	blt	2219c <ftello64@plt+0x10b4c>
   22194:	pop	{r4, lr}
   22198:	b	113a4 <realloc@plt>
   2219c:	bl	114d0 <__errno_location@plt>
   221a0:	mov	r3, #12
   221a4:	str	r3, [r0]
   221a8:	b	22188 <ftello64@plt+0x10b38>
   221ac:	cmp	r0, r1
   221b0:	beq	221f0 <ftello64@plt+0x10ba0>
   221b4:	push	{r4, r5, r6, lr}
   221b8:	sub	r5, r0, #1
   221bc:	sub	r4, r1, #1
   221c0:	ldrb	r0, [r5, #1]!
   221c4:	bl	2383c <ftello64@plt+0x121ec>
   221c8:	uxtb	r6, r0
   221cc:	ldrb	r0, [r4, #1]!
   221d0:	bl	2383c <ftello64@plt+0x121ec>
   221d4:	cmp	r6, #0
   221d8:	uxtb	r0, r0
   221dc:	beq	221e8 <ftello64@plt+0x10b98>
   221e0:	cmp	r6, r0
   221e4:	beq	221c0 <ftello64@plt+0x10b70>
   221e8:	sub	r0, r6, r0
   221ec:	pop	{r4, r5, r6, pc}
   221f0:	mov	r0, #0
   221f4:	bx	lr
   221f8:	push	{r4, r5, r6, lr}
   221fc:	mov	r4, r0
   22200:	bl	11404 <__fpending@plt>
   22204:	mov	r5, r0
   22208:	mov	r0, r4
   2220c:	bl	11410 <ferror_unlocked@plt>
   22210:	mov	r6, r0
   22214:	mov	r0, r4
   22218:	bl	22308 <ftello64@plt+0x10cb8>
   2221c:	cmp	r6, #0
   22220:	mov	r4, r0
   22224:	bne	22250 <ftello64@plt+0x10c00>
   22228:	cmp	r0, #0
   2222c:	beq	22248 <ftello64@plt+0x10bf8>
   22230:	cmp	r5, #0
   22234:	bne	22260 <ftello64@plt+0x10c10>
   22238:	bl	114d0 <__errno_location@plt>
   2223c:	ldr	r4, [r0]
   22240:	subs	r4, r4, #9
   22244:	mvnne	r4, #0
   22248:	mov	r0, r4
   2224c:	pop	{r4, r5, r6, pc}
   22250:	cmp	r0, #0
   22254:	bne	22260 <ftello64@plt+0x10c10>
   22258:	bl	114d0 <__errno_location@plt>
   2225c:	str	r4, [r0]
   22260:	mvn	r4, #0
   22264:	b	22248 <ftello64@plt+0x10bf8>
   22268:	ldr	ip, [r0, #4]
   2226c:	cmp	ip, r1
   22270:	bcc	22280 <ftello64@plt+0x10c30>
   22274:	str	r1, [r0]
   22278:	mov	r0, #1
   2227c:	bx	lr
   22280:	push	{r4, r5, r6, r7, r8, lr}
   22284:	umull	r6, r7, r1, r3
   22288:	mov	r8, r3
   2228c:	mov	r5, r1
   22290:	mov	r4, r0
   22294:	cmp	r7, #0
   22298:	bne	222e0 <ftello64@plt+0x10c90>
   2229c:	ldr	r0, [r0, #8]
   222a0:	cmp	r0, r2
   222a4:	bne	222f4 <ftello64@plt+0x10ca4>
   222a8:	mov	r0, r6
   222ac:	bl	2213c <ftello64@plt+0x10aec>
   222b0:	subs	r6, r0, #0
   222b4:	beq	222ec <ftello64@plt+0x10c9c>
   222b8:	ldr	r1, [r4, #8]
   222bc:	cmp	r1, #0
   222c0:	beq	222d0 <ftello64@plt+0x10c80>
   222c4:	ldr	r2, [r4]
   222c8:	mul	r2, r2, r8
   222cc:	bl	11320 <memcpy@plt>
   222d0:	mov	r0, #1
   222d4:	str	r5, [r4]
   222d8:	stmib	r4, {r5, r6}
   222dc:	pop	{r4, r5, r6, r7, r8, pc}
   222e0:	bl	114d0 <__errno_location@plt>
   222e4:	mov	r3, #12
   222e8:	str	r3, [r0]
   222ec:	mov	r0, #0
   222f0:	pop	{r4, r5, r6, r7, r8, pc}
   222f4:	mov	r1, r6
   222f8:	bl	22168 <ftello64@plt+0x10b18>
   222fc:	subs	r6, r0, #0
   22300:	bne	222d0 <ftello64@plt+0x10c80>
   22304:	b	222ec <ftello64@plt+0x10c9c>
   22308:	push	{r0, r1, r2, r4, r5, lr}
   2230c:	mov	r4, r0
   22310:	bl	11530 <fileno@plt>
   22314:	cmp	r0, #0
   22318:	mov	r0, r4
   2231c:	bge	2232c <ftello64@plt+0x10cdc>
   22320:	add	sp, sp, #12
   22324:	pop	{r4, r5, lr}
   22328:	b	11560 <fclose@plt>
   2232c:	bl	11464 <__freading@plt>
   22330:	cmp	r0, #0
   22334:	bne	22370 <ftello64@plt+0x10d20>
   22338:	mov	r0, r4
   2233c:	bl	223b0 <ftello64@plt+0x10d60>
   22340:	cmp	r0, #0
   22344:	bne	223a4 <ftello64@plt+0x10d54>
   22348:	mov	r5, #0
   2234c:	mov	r0, r4
   22350:	bl	11560 <fclose@plt>
   22354:	cmp	r5, #0
   22358:	beq	22368 <ftello64@plt+0x10d18>
   2235c:	bl	114d0 <__errno_location@plt>
   22360:	str	r5, [r0]
   22364:	mvn	r0, #0
   22368:	add	sp, sp, #12
   2236c:	pop	{r4, r5, pc}
   22370:	mov	r0, r4
   22374:	bl	11530 <fileno@plt>
   22378:	mov	r3, #1
   2237c:	mov	r2, #0
   22380:	str	r3, [sp]
   22384:	mov	r3, #0
   22388:	bl	113e0 <lseek64@plt>
   2238c:	mvn	r3, #0
   22390:	mvn	r2, #0
   22394:	cmp	r1, r3
   22398:	cmpeq	r0, r2
   2239c:	bne	22338 <ftello64@plt+0x10ce8>
   223a0:	b	22348 <ftello64@plt+0x10cf8>
   223a4:	bl	114d0 <__errno_location@plt>
   223a8:	ldr	r5, [r0]
   223ac:	b	2234c <ftello64@plt+0x10cfc>
   223b0:	push	{r0, r1, r4, lr}
   223b4:	subs	r4, r0, #0
   223b8:	bne	223cc <ftello64@plt+0x10d7c>
   223bc:	mov	r0, r4
   223c0:	add	sp, sp, #8
   223c4:	pop	{r4, lr}
   223c8:	b	112cc <fflush@plt>
   223cc:	bl	11464 <__freading@plt>
   223d0:	cmp	r0, #0
   223d4:	beq	223bc <ftello64@plt+0x10d6c>
   223d8:	ldr	r3, [r4]
   223dc:	tst	r3, #256	; 0x100
   223e0:	beq	223bc <ftello64@plt+0x10d6c>
   223e4:	mov	r3, #1
   223e8:	mov	r2, #0
   223ec:	mov	r0, r4
   223f0:	str	r3, [sp]
   223f4:	mov	r3, #0
   223f8:	bl	22400 <ftello64@plt+0x10db0>
   223fc:	b	223bc <ftello64@plt+0x10d6c>
   22400:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   22404:	mov	r4, r0
   22408:	ldmib	r0, {ip, lr}
   2240c:	ldr	r8, [sp, #32]
   22410:	cmp	lr, ip
   22414:	bne	22484 <ftello64@plt+0x10e34>
   22418:	ldr	ip, [r0, #16]
   2241c:	ldr	lr, [r0, #20]
   22420:	cmp	lr, ip
   22424:	bne	22484 <ftello64@plt+0x10e34>
   22428:	ldr	r5, [r0, #36]	; 0x24
   2242c:	cmp	r5, #0
   22430:	bne	22484 <ftello64@plt+0x10e34>
   22434:	mov	r6, r2
   22438:	mov	r7, r3
   2243c:	bl	11530 <fileno@plt>
   22440:	mov	r2, r6
   22444:	mov	r3, r7
   22448:	str	r8, [sp]
   2244c:	bl	113e0 <lseek64@plt>
   22450:	mvn	r3, #0
   22454:	mvn	r2, #0
   22458:	cmp	r1, r3
   2245c:	cmpeq	r0, r2
   22460:	mvneq	r0, #0
   22464:	beq	2247c <ftello64@plt+0x10e2c>
   22468:	ldr	r3, [r4]
   2246c:	strd	r0, [r4, #80]	; 0x50
   22470:	mov	r0, r5
   22474:	bic	r3, r3, #16
   22478:	str	r3, [r4]
   2247c:	add	sp, sp, #8
   22480:	pop	{r4, r5, r6, r7, r8, pc}
   22484:	mov	r0, r4
   22488:	str	r8, [sp, #32]
   2248c:	add	sp, sp, #8
   22490:	pop	{r4, r5, r6, r7, r8, lr}
   22494:	b	11578 <fseeko64@plt>
   22498:	b	2213c <ftello64@plt+0x10aec>
   2249c:	cmp	r1, #0
   224a0:	orreq	r1, r1, #1
   224a4:	b	22168 <ftello64@plt+0x10b18>
   224a8:	b	220e8 <ftello64@plt+0x10a98>
   224ac:	cmp	r2, #0
   224b0:	cmpne	r1, #0
   224b4:	moveq	r2, #1
   224b8:	moveq	r1, r2
   224bc:	b	23180 <ftello64@plt+0x11b30>
   224c0:	push	{r4, lr}
   224c4:	mov	r0, #14
   224c8:	bl	115b4 <nl_langinfo@plt>
   224cc:	cmp	r0, #0
   224d0:	beq	224e8 <ftello64@plt+0x10e98>
   224d4:	ldrb	r2, [r0]
   224d8:	ldr	r3, [pc, #16]	; 224f0 <ftello64@plt+0x10ea0>
   224dc:	cmp	r2, #0
   224e0:	moveq	r0, r3
   224e4:	pop	{r4, pc}
   224e8:	ldr	r0, [pc]	; 224f0 <ftello64@plt+0x10ea0>
   224ec:	pop	{r4, pc}
   224f0:	andeq	r4, r2, r7, lsl #28
   224f4:	ldrb	r3, [r0, #16]
   224f8:	cmp	r3, #0
   224fc:	bxne	lr
   22500:	push	{r4, r5, r6, lr}
   22504:	mov	r4, r0
   22508:	ldrb	r3, [r0, #4]
   2250c:	ldr	r5, [r0, #20]
   22510:	cmp	r3, #0
   22514:	bne	22574 <ftello64@plt+0x10f24>
   22518:	ldrb	r0, [r5]
   2251c:	bl	239a0 <ftello64@plt+0x12350>
   22520:	cmp	r0, #0
   22524:	beq	22548 <ftello64@plt+0x10ef8>
   22528:	mov	r3, #1
   2252c:	str	r3, [r4, #24]
   22530:	ldrb	r2, [r5]
   22534:	str	r2, [r4, #32]
   22538:	strb	r3, [r4, #28]
   2253c:	mov	r3, #1
   22540:	strb	r3, [r4, #16]
   22544:	pop	{r4, r5, r6, pc}
   22548:	add	r0, r4, #8
   2254c:	bl	11350 <mbsinit@plt>
   22550:	cmp	r0, #0
   22554:	movne	r3, #1
   22558:	strbne	r3, [r4, #4]
   2255c:	bne	22574 <ftello64@plt+0x10f24>
   22560:	ldr	r3, [pc, #204]	; 22634 <ftello64@plt+0x10fe4>
   22564:	mov	r2, #135	; 0x87
   22568:	ldr	r1, [pc, #200]	; 22638 <ftello64@plt+0x10fe8>
   2256c:	ldr	r0, [pc, #200]	; 2263c <ftello64@plt+0x10fec>
   22570:	bl	11638 <__assert_fail@plt>
   22574:	mov	r0, r4
   22578:	add	r6, r4, #8
   2257c:	ldr	r2, [r0], #32
   22580:	mov	r3, r6
   22584:	mov	r1, r5
   22588:	sub	r2, r2, r5
   2258c:	bl	226a8 <ftello64@plt+0x11058>
   22590:	cmn	r0, #1
   22594:	str	r0, [r4, #24]
   22598:	bne	225ac <ftello64@plt+0x10f5c>
   2259c:	mov	r3, #1
   225a0:	str	r3, [r4, #24]
   225a4:	mov	r3, #0
   225a8:	b	22538 <ftello64@plt+0x10ee8>
   225ac:	cmn	r0, #2
   225b0:	ldreq	r3, [r4]
   225b4:	ldreq	r2, [r4, #20]
   225b8:	subeq	r3, r3, r2
   225bc:	beq	225a0 <ftello64@plt+0x10f50>
   225c0:	cmp	r0, #0
   225c4:	bne	22614 <ftello64@plt+0x10fc4>
   225c8:	mov	r3, #1
   225cc:	str	r3, [r4, #24]
   225d0:	ldr	r3, [r4, #20]
   225d4:	ldrb	r3, [r3]
   225d8:	cmp	r3, #0
   225dc:	beq	225f4 <ftello64@plt+0x10fa4>
   225e0:	ldr	r3, [pc, #76]	; 22634 <ftello64@plt+0x10fe4>
   225e4:	mov	r2, #162	; 0xa2
   225e8:	ldr	r1, [pc, #72]	; 22638 <ftello64@plt+0x10fe8>
   225ec:	ldr	r0, [pc, #76]	; 22640 <ftello64@plt+0x10ff0>
   225f0:	bl	11638 <__assert_fail@plt>
   225f4:	ldr	r3, [r4, #32]
   225f8:	cmp	r3, #0
   225fc:	beq	22614 <ftello64@plt+0x10fc4>
   22600:	ldr	r3, [pc, #44]	; 22634 <ftello64@plt+0x10fe4>
   22604:	mov	r2, #163	; 0xa3
   22608:	ldr	r1, [pc, #40]	; 22638 <ftello64@plt+0x10fe8>
   2260c:	ldr	r0, [pc, #48]	; 22644 <ftello64@plt+0x10ff4>
   22610:	bl	11638 <__assert_fail@plt>
   22614:	mov	r3, #1
   22618:	mov	r0, r6
   2261c:	strb	r3, [r4, #28]
   22620:	bl	11350 <mbsinit@plt>
   22624:	cmp	r0, #0
   22628:	movne	r3, #0
   2262c:	strbne	r3, [r4, #4]
   22630:	b	2253c <ftello64@plt+0x10eec>
   22634:	andeq	r4, r2, sp, lsl #28
   22638:	andeq	r4, r2, pc, lsl lr
   2263c:	andeq	r4, r2, ip, lsr #28
   22640:	andeq	r4, r2, r3, asr #28
   22644:	andeq	r4, r2, sl, asr lr
   22648:	ldr	r3, [r0]
   2264c:	ldr	r2, [r0, #20]
   22650:	add	r3, r3, r1
   22654:	add	r2, r2, r1
   22658:	str	r3, [r0]
   2265c:	str	r2, [r0, #20]
   22660:	bx	lr
   22664:	ldr	r3, [r1]
   22668:	add	ip, r0, #8
   2266c:	add	r0, r0, #20
   22670:	str	r3, [r0, #-20]	; 0xffffffec
   22674:	ldrb	r3, [r1, #4]
   22678:	cmp	r3, #0
   2267c:	strb	r3, [r0, #-16]
   22680:	movne	r2, r1
   22684:	add	r1, r1, #20
   22688:	ldrne	r3, [r2, #8]!
   2268c:	streq	r3, [r0, #-12]
   22690:	strne	r3, [r0, #-12]
   22694:	ldrne	r3, [r2, #4]
   22698:	str	r3, [ip, #4]
   2269c:	ldrb	r3, [r1, #-4]
   226a0:	strb	r3, [r0, #-4]
   226a4:	b	2394c <ftello64@plt+0x122fc>
   226a8:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   226ac:	subs	r5, r0, #0
   226b0:	mov	r7, r2
   226b4:	addeq	r5, sp, #4
   226b8:	mov	r6, r1
   226bc:	mov	r0, r5
   226c0:	bl	1141c <mbrtowc@plt>
   226c4:	cmp	r7, #0
   226c8:	cmnne	r0, #3
   226cc:	mov	r4, r0
   226d0:	bls	226ec <ftello64@plt+0x1109c>
   226d4:	mov	r0, #0
   226d8:	bl	2385c <ftello64@plt+0x1220c>
   226dc:	cmp	r0, #0
   226e0:	ldrbeq	r3, [r6]
   226e4:	moveq	r4, #1
   226e8:	streq	r3, [r5]
   226ec:	mov	r0, r4
   226f0:	add	sp, sp, #12
   226f4:	pop	{r4, r5, r6, r7, pc}
   226f8:	push	{r4, r5, r6, r7, fp, lr}
   226fc:	mov	r7, r3
   22700:	lsrs	r3, r2, #30
   22704:	mov	r4, r0
   22708:	movne	r3, #1
   2270c:	moveq	r3, #0
   22710:	lsls	r0, r2, #2
   22714:	add	fp, sp, #20
   22718:	bmi	22724 <ftello64@plt+0x110d4>
   2271c:	cmp	r3, #0
   22720:	beq	22730 <ftello64@plt+0x110e0>
   22724:	mov	r0, #0
   22728:	sub	sp, fp, #20
   2272c:	pop	{r4, r5, r6, r7, fp, pc}
   22730:	cmp	r0, #4016	; 0xfb0
   22734:	mov	r5, r1
   22738:	mov	r6, r2
   2273c:	bhi	227bc <ftello64@plt+0x1116c>
   22740:	add	r0, r0, #22
   22744:	bic	r0, r0, #7
   22748:	sub	sp, sp, r0
   2274c:	add	r0, sp, #15
   22750:	bic	r0, r0, #15
   22754:	cmp	r0, #0
   22758:	beq	22724 <ftello64@plt+0x110d4>
   2275c:	mov	r3, #1
   22760:	mov	ip, #0
   22764:	mov	lr, #2
   22768:	str	r3, [r0, #4]
   2276c:	mov	r3, r5
   22770:	cmp	lr, r6
   22774:	bcc	227c4 <ftello64@plt+0x11174>
   22778:	mov	ip, #0
   2277c:	mov	r3, r4
   22780:	str	ip, [r7]
   22784:	ldrb	r2, [r3]
   22788:	cmp	r2, #0
   2278c:	beq	227b0 <ftello64@plt+0x11160>
   22790:	ldrb	r1, [r5, ip]
   22794:	cmp	r1, r2
   22798:	bne	22800 <ftello64@plt+0x111b0>
   2279c:	add	ip, ip, #1
   227a0:	add	r3, r3, #1
   227a4:	cmp	r6, ip
   227a8:	bne	22784 <ftello64@plt+0x11134>
   227ac:	str	r4, [r7]
   227b0:	bl	23900 <ftello64@plt+0x122b0>
   227b4:	mov	r0, #1
   227b8:	b	22728 <ftello64@plt+0x110d8>
   227bc:	bl	238b8 <ftello64@plt+0x12268>
   227c0:	b	22754 <ftello64@plt+0x11104>
   227c4:	ldrb	r1, [r3, #1]!
   227c8:	ldrb	r2, [r5, ip]
   227cc:	cmp	r2, r1
   227d0:	bne	227e8 <ftello64@plt+0x11198>
   227d4:	add	ip, ip, #1
   227d8:	sub	r2, lr, ip
   227dc:	str	r2, [r0, lr, lsl #2]
   227e0:	add	lr, lr, #1
   227e4:	b	22770 <ftello64@plt+0x11120>
   227e8:	cmp	ip, #0
   227ec:	streq	lr, [r0, lr, lsl #2]
   227f0:	beq	227e0 <ftello64@plt+0x11190>
   227f4:	ldr	r2, [r0, ip, lsl #2]
   227f8:	sub	ip, ip, r2
   227fc:	b	227c8 <ftello64@plt+0x11178>
   22800:	cmp	ip, #0
   22804:	ldrne	r2, [r0, ip, lsl #2]
   22808:	addeq	r4, r4, #1
   2280c:	addeq	r3, r3, #1
   22810:	addne	r4, r4, r2
   22814:	subne	ip, ip, r2
   22818:	b	22784 <ftello64@plt+0x11134>
   2281c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22820:	add	fp, sp, #32
   22824:	sub	sp, sp, #132	; 0x84
   22828:	mov	r5, r1
   2282c:	str	r2, [fp, #-160]	; 0xffffff60
   22830:	str	r0, [fp, #-156]	; 0xffffff64
   22834:	mov	r0, r1
   22838:	bl	239c0 <ftello64@plt+0x12370>
   2283c:	mov	r9, r0
   22840:	mov	r0, #44	; 0x2c
   22844:	umull	r6, r7, r9, r0
   22848:	adds	r3, r7, #0
   2284c:	movne	r3, #1
   22850:	cmp	r6, #0
   22854:	blt	22860 <ftello64@plt+0x11210>
   22858:	cmp	r3, #0
   2285c:	beq	22874 <ftello64@plt+0x11224>
   22860:	mov	r3, #0
   22864:	str	r3, [fp, #-152]	; 0xffffff68
   22868:	ldr	r0, [fp, #-152]	; 0xffffff68
   2286c:	sub	sp, fp, #32
   22870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22874:	mul	r0, r0, r9
   22878:	cmp	r0, #4016	; 0xfb0
   2287c:	bhi	229c4 <ftello64@plt+0x11374>
   22880:	add	r0, r0, #22
   22884:	bic	r0, r0, #7
   22888:	sub	sp, sp, r0
   2288c:	add	r4, sp, #15
   22890:	bic	r4, r4, #15
   22894:	cmp	r4, #0
   22898:	beq	22860 <ftello64@plt+0x11210>
   2289c:	mov	r7, #40	; 0x28
   228a0:	mov	r6, #0
   228a4:	mov	r2, #0
   228a8:	mov	r3, #0
   228ac:	mla	r7, r7, r9, r4
   228b0:	mov	sl, r4
   228b4:	mov	r8, r4
   228b8:	strb	r6, [fp, #-92]	; 0xffffffa4
   228bc:	strd	r2, [fp, #-88]	; 0xffffffa8
   228c0:	strb	r6, [fp, #-80]	; 0xffffffb0
   228c4:	str	r5, [fp, #-76]	; 0xffffffb4
   228c8:	sub	r0, fp, #92	; 0x5c
   228cc:	bl	22fd0 <ftello64@plt+0x11980>
   228d0:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   228d4:	cmp	r3, #0
   228d8:	str	r3, [fp, #-152]	; 0xffffff68
   228dc:	beq	229d0 <ftello64@plt+0x11380>
   228e0:	ldr	r5, [fp, #-64]	; 0xffffffc0
   228e4:	cmp	r5, #0
   228e8:	bne	229d0 <ftello64@plt+0x11380>
   228ec:	mov	r2, #1
   228f0:	mov	r6, r5
   228f4:	mov	r8, #2
   228f8:	str	r2, [r7, #4]
   228fc:	cmp	r8, r9
   22900:	bcc	229f8 <ftello64@plt+0x113a8>
   22904:	ldr	r3, [fp, #-160]	; 0xffffff60
   22908:	mov	r6, #0
   2290c:	mov	r2, #0
   22910:	mov	r8, #40	; 0x28
   22914:	ldr	r1, [fp, #-156]	; 0xffffff64
   22918:	strb	r6, [fp, #-148]	; 0xffffff6c
   2291c:	strb	r6, [fp, #-136]	; 0xffffff78
   22920:	str	r6, [r3]
   22924:	ldr	r3, [fp, #-156]	; 0xffffff64
   22928:	str	r3, [fp, #-132]	; 0xffffff7c
   2292c:	mov	r3, #0
   22930:	strb	r6, [fp, #-92]	; 0xffffffa4
   22934:	strd	r2, [fp, #-144]	; 0xffffff70
   22938:	strd	r2, [fp, #-88]	; 0xffffffa8
   2293c:	strb	r6, [fp, #-80]	; 0xffffffb0
   22940:	str	r1, [fp, #-76]	; 0xffffffb4
   22944:	sub	r0, fp, #92	; 0x5c
   22948:	bl	22fd0 <ftello64@plt+0x11980>
   2294c:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   22950:	cmp	r0, #0
   22954:	beq	22964 <ftello64@plt+0x11314>
   22958:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2295c:	cmp	r3, #0
   22960:	beq	229b8 <ftello64@plt+0x11368>
   22964:	mla	r3, r8, r5, r4
   22968:	ldrb	r2, [r3, #8]
   2296c:	ands	r0, r0, r2
   22970:	beq	22a98 <ftello64@plt+0x11448>
   22974:	ldr	r0, [r3, #12]
   22978:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2297c:	sub	r0, r0, r3
   22980:	clz	r0, r0
   22984:	lsr	r0, r0, #5
   22988:	cmp	r0, #0
   2298c:	beq	22ac0 <ftello64@plt+0x11470>
   22990:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   22994:	add	r5, r5, #1
   22998:	cmp	r9, r5
   2299c:	strb	r6, [fp, #-80]	; 0xffffffb0
   229a0:	add	r3, r3, r2
   229a4:	str	r3, [fp, #-76]	; 0xffffffb4
   229a8:	bne	22944 <ftello64@plt+0x112f4>
   229ac:	ldr	r2, [fp, #-160]	; 0xffffff60
   229b0:	ldr	r3, [fp, #-132]	; 0xffffff7c
   229b4:	str	r3, [r2]
   229b8:	mov	r0, r4
   229bc:	bl	23900 <ftello64@plt+0x122b0>
   229c0:	b	22868 <ftello64@plt+0x11218>
   229c4:	bl	238b8 <ftello64@plt+0x12268>
   229c8:	mov	r4, r0
   229cc:	b	22894 <ftello64@plt+0x11244>
   229d0:	sub	r1, fp, #76	; 0x4c
   229d4:	mov	r0, r8
   229d8:	bl	2394c <ftello64@plt+0x122fc>
   229dc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   229e0:	add	r8, r8, #40	; 0x28
   229e4:	strb	r6, [fp, #-80]	; 0xffffffb0
   229e8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   229ec:	add	r2, r2, r1
   229f0:	str	r2, [fp, #-76]	; 0xffffffb4
   229f4:	b	228c8 <ftello64@plt+0x11278>
   229f8:	ldrb	r3, [sl, #48]	; 0x30
   229fc:	str	r3, [fp, #-164]	; 0xffffff5c
   22a00:	mov	r3, #40	; 0x28
   22a04:	mla	r1, r3, r6, r4
   22a08:	ldr	r3, [fp, #-164]	; 0xffffff5c
   22a0c:	cmp	r3, #0
   22a10:	beq	22a54 <ftello64@plt+0x11404>
   22a14:	ldrb	r2, [r1, #8]
   22a18:	cmp	r2, #0
   22a1c:	beq	22a54 <ftello64@plt+0x11404>
   22a20:	ldr	r2, [r1, #12]
   22a24:	ldr	r0, [sl, #52]	; 0x34
   22a28:	sub	r0, r0, r2
   22a2c:	clz	r0, r0
   22a30:	lsr	r0, r0, #5
   22a34:	cmp	r0, #0
   22a38:	beq	22a80 <ftello64@plt+0x11430>
   22a3c:	add	r6, r6, #1
   22a40:	sub	r2, r8, r6
   22a44:	str	r2, [r7, r8, lsl #2]
   22a48:	add	r8, r8, #1
   22a4c:	add	sl, sl, #40	; 0x28
   22a50:	b	228fc <ftello64@plt+0x112ac>
   22a54:	ldr	r0, [r1, #4]
   22a58:	ldr	r2, [sl, #44]	; 0x2c
   22a5c:	cmp	r2, r0
   22a60:	movne	r0, #0
   22a64:	bne	22a34 <ftello64@plt+0x113e4>
   22a68:	ldr	r1, [r1]
   22a6c:	ldr	r0, [sl, #40]	; 0x28
   22a70:	bl	1135c <memcmp@plt>
   22a74:	clz	r0, r0
   22a78:	lsr	r0, r0, #5
   22a7c:	b	22a34 <ftello64@plt+0x113e4>
   22a80:	cmp	r6, #0
   22a84:	streq	r8, [r7, r8, lsl #2]
   22a88:	beq	22a48 <ftello64@plt+0x113f8>
   22a8c:	ldr	r2, [r7, r6, lsl #2]
   22a90:	sub	r6, r6, r2
   22a94:	b	22a00 <ftello64@plt+0x113b0>
   22a98:	ldr	r1, [fp, #-72]	; 0xffffffb8
   22a9c:	ldr	r2, [r3, #4]
   22aa0:	cmp	r2, r1
   22aa4:	bne	22988 <ftello64@plt+0x11338>
   22aa8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   22aac:	ldr	r0, [r3]
   22ab0:	bl	1135c <memcmp@plt>
   22ab4:	clz	r0, r0
   22ab8:	lsr	r0, r0, #5
   22abc:	b	22988 <ftello64@plt+0x11338>
   22ac0:	cmp	r5, #0
   22ac4:	ldrne	r3, [r7, r5, lsl #2]
   22ac8:	subne	r5, r5, r3
   22acc:	bne	22b30 <ftello64@plt+0x114e0>
   22ad0:	sub	r0, fp, #148	; 0x94
   22ad4:	bl	22fd0 <ftello64@plt+0x11980>
   22ad8:	ldrb	r3, [fp, #-124]	; 0xffffff84
   22adc:	cmp	r3, #0
   22ae0:	beq	22af0 <ftello64@plt+0x114a0>
   22ae4:	ldr	r3, [fp, #-120]	; 0xffffff88
   22ae8:	cmp	r3, #0
   22aec:	beq	22b60 <ftello64@plt+0x11510>
   22af0:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   22af4:	strb	r6, [fp, #-136]	; 0xffffff78
   22af8:	strb	r6, [fp, #-80]	; 0xffffffb0
   22afc:	add	r3, r3, r2
   22b00:	ldr	r2, [fp, #-72]	; 0xffffffb8
   22b04:	str	r3, [fp, #-132]	; 0xffffff7c
   22b08:	ldr	r3, [fp, #-76]	; 0xffffffb4
   22b0c:	add	r3, r3, r2
   22b10:	str	r3, [fp, #-76]	; 0xffffffb4
   22b14:	b	22944 <ftello64@plt+0x112f4>
   22b18:	ldr	r2, [fp, #-132]	; 0xffffff7c
   22b1c:	sub	r3, r3, #1
   22b20:	strb	r6, [fp, #-136]	; 0xffffff78
   22b24:	ldr	r1, [fp, #-128]	; 0xffffff80
   22b28:	add	r2, r2, r1
   22b2c:	str	r2, [fp, #-132]	; 0xffffff7c
   22b30:	cmp	r3, #0
   22b34:	beq	22944 <ftello64@plt+0x112f4>
   22b38:	sub	r0, fp, #148	; 0x94
   22b3c:	str	r3, [fp, #-156]	; 0xffffff64
   22b40:	bl	22fd0 <ftello64@plt+0x11980>
   22b44:	ldrb	r2, [fp, #-124]	; 0xffffff84
   22b48:	ldr	r3, [fp, #-156]	; 0xffffff64
   22b4c:	cmp	r2, #0
   22b50:	beq	22b18 <ftello64@plt+0x114c8>
   22b54:	ldr	r2, [fp, #-120]	; 0xffffff88
   22b58:	cmp	r2, #0
   22b5c:	bne	22b18 <ftello64@plt+0x114c8>
   22b60:	bl	11614 <abort@plt>
   22b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22b68:	sub	sp, sp, #300	; 0x12c
   22b6c:	mov	r4, r0
   22b70:	mov	r5, r1
   22b74:	bl	113ec <__ctype_get_mb_cur_max@plt>
   22b78:	cmp	r0, #1
   22b7c:	bls	22eb8 <ftello64@plt+0x11868>
   22b80:	mov	r0, #0
   22b84:	mov	r1, #0
   22b88:	mov	r3, #0
   22b8c:	str	r5, [sp, #32]
   22b90:	strd	r0, [sp, #20]
   22b94:	add	r0, sp, #16
   22b98:	strb	r3, [sp, #16]
   22b9c:	strb	r3, [sp, #28]
   22ba0:	bl	22fd0 <ftello64@plt+0x11980>
   22ba4:	ldrb	r3, [sp, #40]	; 0x28
   22ba8:	cmp	r3, #0
   22bac:	beq	22bbc <ftello64@plt+0x1156c>
   22bb0:	ldr	r3, [sp, #44]	; 0x2c
   22bb4:	cmp	r3, #0
   22bb8:	beq	22df0 <ftello64@plt+0x117a0>
   22bbc:	mov	r6, #0
   22bc0:	mov	r3, #1
   22bc4:	mov	fp, r6
   22bc8:	mov	r7, r6
   22bcc:	mov	sl, r6
   22bd0:	mov	r8, r6
   22bd4:	str	r6, [sp, #4]
   22bd8:	strb	r6, [sp, #72]	; 0x48
   22bdc:	str	r6, [sp, #76]	; 0x4c
   22be0:	str	r6, [sp, #80]	; 0x50
   22be4:	strb	r6, [sp, #84]	; 0x54
   22be8:	str	r5, [sp, #88]	; 0x58
   22bec:	strb	r6, [sp, #128]	; 0x80
   22bf0:	str	r6, [sp, #132]	; 0x84
   22bf4:	str	r6, [sp, #136]	; 0x88
   22bf8:	strb	r6, [sp, #140]	; 0x8c
   22bfc:	str	r4, [sp, #144]	; 0x90
   22c00:	add	r0, sp, #128	; 0x80
   22c04:	str	r3, [sp, #8]
   22c08:	bl	22fd0 <ftello64@plt+0x11980>
   22c0c:	ldrb	r2, [sp, #152]	; 0x98
   22c10:	ldr	r3, [sp, #8]
   22c14:	cmp	r2, #0
   22c18:	beq	22c28 <ftello64@plt+0x115d8>
   22c1c:	ldr	r2, [sp, #156]	; 0x9c
   22c20:	cmp	r2, #0
   22c24:	beq	22ef8 <ftello64@plt+0x118a8>
   22c28:	cmp	sl, #9
   22c2c:	movls	r9, #0
   22c30:	andhi	r9, r3, #1
   22c34:	cmp	r9, #0
   22c38:	beq	22d84 <ftello64@plt+0x11734>
   22c3c:	add	r3, sl, sl, lsl #2
   22c40:	cmp	r7, r3
   22c44:	subcs	r6, r7, r6
   22c48:	bcs	22d30 <ftello64@plt+0x116e0>
   22c4c:	ldrb	r3, [sp, #152]	; 0x98
   22c50:	add	sl, sl, #1
   22c54:	add	r7, r7, #1
   22c58:	cmp	r3, #0
   22c5c:	beq	22d8c <ftello64@plt+0x1173c>
   22c60:	ldrb	r3, [sp, #40]	; 0x28
   22c64:	cmp	r3, #0
   22c68:	beq	22d8c <ftello64@plt+0x1173c>
   22c6c:	ldr	r3, [sp, #44]	; 0x2c
   22c70:	ldr	r0, [sp, #156]	; 0x9c
   22c74:	sub	r0, r0, r3
   22c78:	clz	r0, r0
   22c7c:	lsr	r0, r0, #5
   22c80:	cmp	r0, #0
   22c84:	beq	22ea0 <ftello64@plt+0x11850>
   22c88:	add	ip, sp, #128	; 0x80
   22c8c:	add	lr, sp, #184	; 0xb8
   22c90:	str	r5, [sp, #256]	; 0x100
   22c94:	ldm	ip!, {r0, r1, r2, r3}
   22c98:	stmia	lr!, {r0, r1, r2, r3}
   22c9c:	ldm	ip!, {r0, r1, r2, r3}
   22ca0:	strb	r8, [sp, #196]	; 0xc4
   22ca4:	stmia	lr!, {r0, r1, r2, r3}
   22ca8:	ldm	ip!, {r0, r1, r2, r3}
   22cac:	stmia	lr!, {r0, r1, r2, r3}
   22cb0:	ldrd	r2, [sp, #200]	; 0xc8
   22cb4:	ldm	ip, {r0, r1}
   22cb8:	add	r3, r3, r2
   22cbc:	stm	lr, {r0, r1}
   22cc0:	add	r0, sp, #240	; 0xf0
   22cc4:	str	r3, [sp, #200]	; 0xc8
   22cc8:	strb	r8, [sp, #252]	; 0xfc
   22ccc:	ldr	r3, [sp, #4]
   22cd0:	strb	r8, [sp, #240]	; 0xf0
   22cd4:	str	r3, [sp, #244]	; 0xf4
   22cd8:	str	fp, [sp, #248]	; 0xf8
   22cdc:	bl	22fd0 <ftello64@plt+0x11980>
   22ce0:	ldrb	r3, [sp, #264]	; 0x108
   22ce4:	cmp	r3, #0
   22ce8:	beq	22db8 <ftello64@plt+0x11768>
   22cec:	ldr	r3, [sp, #268]	; 0x10c
   22cf0:	cmp	r3, #0
   22cf4:	bne	22db8 <ftello64@plt+0x11768>
   22cf8:	bl	11614 <abort@plt>
   22cfc:	add	r0, sp, #72	; 0x48
   22d00:	bl	22fd0 <ftello64@plt+0x11980>
   22d04:	ldrb	r3, [sp, #96]	; 0x60
   22d08:	cmp	r3, #0
   22d0c:	beq	22d1c <ftello64@plt+0x116cc>
   22d10:	ldr	r3, [sp, #100]	; 0x64
   22d14:	cmp	r3, #0
   22d18:	beq	22d38 <ftello64@plt+0x116e8>
   22d1c:	ldrd	r2, [sp, #88]	; 0x58
   22d20:	sub	r6, r6, #1
   22d24:	strb	r8, [sp, #84]	; 0x54
   22d28:	add	r3, r3, r2
   22d2c:	str	r3, [sp, #88]	; 0x58
   22d30:	cmp	r6, #0
   22d34:	bne	22cfc <ftello64@plt+0x116ac>
   22d38:	add	r0, sp, #72	; 0x48
   22d3c:	bl	22fd0 <ftello64@plt+0x11980>
   22d40:	ldrb	r3, [sp, #96]	; 0x60
   22d44:	cmp	r3, #0
   22d48:	bne	22d54 <ftello64@plt+0x11704>
   22d4c:	mov	r6, r7
   22d50:	b	22c4c <ftello64@plt+0x115fc>
   22d54:	ldr	r2, [sp, #100]	; 0x64
   22d58:	cmp	r2, #0
   22d5c:	movne	r6, r7
   22d60:	bne	22d84 <ftello64@plt+0x11734>
   22d64:	add	r2, sp, #240	; 0xf0
   22d68:	mov	r1, r5
   22d6c:	mov	r0, r4
   22d70:	bl	2281c <ftello64@plt+0x111cc>
   22d74:	subs	r9, r0, #0
   22d78:	beq	22d4c <ftello64@plt+0x116fc>
   22d7c:	ldr	r4, [sp, #240]	; 0xf0
   22d80:	b	22df0 <ftello64@plt+0x117a0>
   22d84:	mov	r9, r3
   22d88:	b	22c4c <ftello64@plt+0x115fc>
   22d8c:	ldr	r3, [sp, #36]	; 0x24
   22d90:	ldr	r2, [sp, #148]	; 0x94
   22d94:	cmp	r2, r3
   22d98:	movne	r0, #0
   22d9c:	bne	22c80 <ftello64@plt+0x11630>
   22da0:	ldr	r1, [sp, #32]
   22da4:	ldr	r0, [sp, #144]	; 0x90
   22da8:	bl	1135c <memcmp@plt>
   22dac:	clz	r0, r0
   22db0:	lsr	r0, r0, #5
   22db4:	b	22c80 <ftello64@plt+0x11630>
   22db8:	ldr	r3, [sp, #256]	; 0x100
   22dbc:	strb	r8, [sp, #252]	; 0xfc
   22dc0:	ldr	r2, [sp, #260]	; 0x104
   22dc4:	add	r3, r3, r2
   22dc8:	str	r3, [sp, #256]	; 0x100
   22dcc:	add	r0, sp, #240	; 0xf0
   22dd0:	bl	22fd0 <ftello64@plt+0x11980>
   22dd4:	ldrb	r3, [sp, #264]	; 0x108
   22dd8:	cmp	r3, #0
   22ddc:	beq	22dfc <ftello64@plt+0x117ac>
   22de0:	ldr	r3, [sp, #268]	; 0x10c
   22de4:	cmp	r3, #0
   22de8:	bne	22dfc <ftello64@plt+0x117ac>
   22dec:	ldr	r4, [sp, #144]	; 0x90
   22df0:	mov	r0, r4
   22df4:	add	sp, sp, #300	; 0x12c
   22df8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22dfc:	add	r0, sp, #184	; 0xb8
   22e00:	bl	22fd0 <ftello64@plt+0x11980>
   22e04:	ldrb	r2, [sp, #208]	; 0xd0
   22e08:	cmp	r2, #0
   22e0c:	beq	22e1c <ftello64@plt+0x117cc>
   22e10:	ldr	r3, [sp, #212]	; 0xd4
   22e14:	cmp	r3, #0
   22e18:	beq	22ef8 <ftello64@plt+0x118a8>
   22e1c:	cmp	r2, #0
   22e20:	add	r7, r7, #1
   22e24:	beq	22e74 <ftello64@plt+0x11824>
   22e28:	ldrb	r3, [sp, #264]	; 0x108
   22e2c:	cmp	r3, #0
   22e30:	beq	22e74 <ftello64@plt+0x11824>
   22e34:	ldr	r3, [sp, #212]	; 0xd4
   22e38:	ldr	r0, [sp, #268]	; 0x10c
   22e3c:	subs	r0, r3, r0
   22e40:	movne	r0, #1
   22e44:	cmp	r0, #0
   22e48:	bne	22ea0 <ftello64@plt+0x11850>
   22e4c:	ldrd	r2, [sp, #200]	; 0xc8
   22e50:	strb	r0, [sp, #196]	; 0xc4
   22e54:	strb	r0, [sp, #252]	; 0xfc
   22e58:	add	r3, r3, r2
   22e5c:	ldr	r2, [sp, #260]	; 0x104
   22e60:	str	r3, [sp, #200]	; 0xc8
   22e64:	ldr	r3, [sp, #256]	; 0x100
   22e68:	add	r3, r3, r2
   22e6c:	str	r3, [sp, #256]	; 0x100
   22e70:	b	22dcc <ftello64@plt+0x1177c>
   22e74:	ldr	r2, [sp, #204]	; 0xcc
   22e78:	ldr	r3, [sp, #260]	; 0x104
   22e7c:	cmp	r2, r3
   22e80:	movne	r0, #1
   22e84:	bne	22e44 <ftello64@plt+0x117f4>
   22e88:	ldr	r0, [sp, #200]	; 0xc8
   22e8c:	ldr	r1, [sp, #256]	; 0x100
   22e90:	bl	1135c <memcmp@plt>
   22e94:	adds	r0, r0, #0
   22e98:	movne	r0, #1
   22e9c:	b	22e44 <ftello64@plt+0x117f4>
   22ea0:	ldrd	r2, [sp, #144]	; 0x90
   22ea4:	strb	r8, [sp, #140]	; 0x8c
   22ea8:	add	r3, r3, r2
   22eac:	str	r3, [sp, #144]	; 0x90
   22eb0:	mov	r3, r9
   22eb4:	b	22c00 <ftello64@plt+0x115b0>
   22eb8:	ldrb	fp, [r5]
   22ebc:	cmp	fp, #0
   22ec0:	beq	22df0 <ftello64@plt+0x117a0>
   22ec4:	mov	r9, #0
   22ec8:	add	r3, r5, #1
   22ecc:	mov	r7, r4
   22ed0:	mov	r2, r5
   22ed4:	mov	r6, r9
   22ed8:	mov	r8, r9
   22edc:	str	r3, [sp, #4]
   22ee0:	mov	r1, #1
   22ee4:	mov	sl, r7
   22ee8:	mov	r4, r7
   22eec:	ldrb	r3, [sl], #1
   22ef0:	cmp	r3, #0
   22ef4:	bne	22f00 <ftello64@plt+0x118b0>
   22ef8:	mov	r4, #0
   22efc:	b	22df0 <ftello64@plt+0x117a0>
   22f00:	cmp	r8, #9
   22f04:	movls	r3, #0
   22f08:	andhi	r3, r1, #1
   22f0c:	cmp	r3, #0
   22f10:	beq	22fc8 <ftello64@plt+0x11978>
   22f14:	add	r1, r8, r8, lsl #2
   22f18:	cmp	r6, r1
   22f1c:	bcc	22f78 <ftello64@plt+0x11928>
   22f20:	cmp	r2, #0
   22f24:	str	r3, [sp, #12]
   22f28:	beq	22f50 <ftello64@plt+0x11900>
   22f2c:	sub	r1, r6, r9
   22f30:	mov	r0, r2
   22f34:	str	r2, [sp, #8]
   22f38:	bl	1156c <strnlen@plt>
   22f3c:	ldrd	r2, [sp, #8]
   22f40:	mov	r9, r6
   22f44:	ldrb	r1, [r2, r0]!
   22f48:	cmp	r1, #0
   22f4c:	bne	22f78 <ftello64@plt+0x11928>
   22f50:	mov	r0, r5
   22f54:	bl	114b8 <strlen@plt>
   22f58:	mov	r2, r0
   22f5c:	add	r3, sp, #240	; 0xf0
   22f60:	mov	r1, r5
   22f64:	mov	r0, r7
   22f68:	bl	226f8 <ftello64@plt+0x110a8>
   22f6c:	subs	r3, r0, #0
   22f70:	bne	22d7c <ftello64@plt+0x1172c>
   22f74:	mov	r2, r3
   22f78:	ldrb	r1, [sl, #-1]
   22f7c:	add	r8, r8, #1
   22f80:	add	r0, r6, #1
   22f84:	cmp	r1, fp
   22f88:	bne	22fb8 <ftello64@plt+0x11968>
   22f8c:	ldr	r1, [sp, #4]
   22f90:	sub	r6, r6, r5
   22f94:	ldrb	lr, [r1], #1
   22f98:	cmp	lr, #0
   22f9c:	beq	22df0 <ftello64@plt+0x117a0>
   22fa0:	ldrb	ip, [r7, #1]!
   22fa4:	cmp	ip, #0
   22fa8:	beq	22ef8 <ftello64@plt+0x118a8>
   22fac:	cmp	lr, ip
   22fb0:	add	r0, r6, r1
   22fb4:	beq	22f94 <ftello64@plt+0x11944>
   22fb8:	mov	r7, sl
   22fbc:	mov	r6, r0
   22fc0:	mov	r1, r3
   22fc4:	b	22ee4 <ftello64@plt+0x11894>
   22fc8:	mov	r3, r1
   22fcc:	b	22f78 <ftello64@plt+0x11928>
   22fd0:	ldrb	r3, [r0, #12]
   22fd4:	cmp	r3, #0
   22fd8:	bxne	lr
   22fdc:	push	{r4, r5, r6, lr}
   22fe0:	mov	r4, r0
   22fe4:	ldrb	r3, [r0]
   22fe8:	ldr	r5, [r0, #16]
   22fec:	cmp	r3, #0
   22ff0:	bne	23050 <ftello64@plt+0x11a00>
   22ff4:	ldrb	r0, [r5]
   22ff8:	bl	239a0 <ftello64@plt+0x12350>
   22ffc:	cmp	r0, #0
   23000:	beq	23024 <ftello64@plt+0x119d4>
   23004:	mov	r3, #1
   23008:	str	r3, [r4, #20]
   2300c:	ldrb	r2, [r5]
   23010:	str	r2, [r4, #28]
   23014:	strb	r3, [r4, #24]
   23018:	mov	r3, #1
   2301c:	strb	r3, [r4, #12]
   23020:	pop	{r4, r5, r6, pc}
   23024:	add	r0, r4, #4
   23028:	bl	11350 <mbsinit@plt>
   2302c:	cmp	r0, #0
   23030:	movne	r3, #1
   23034:	strbne	r3, [r4]
   23038:	bne	23050 <ftello64@plt+0x11a00>
   2303c:	ldr	r3, [pc, #220]	; 23120 <ftello64@plt+0x11ad0>
   23040:	mov	r2, #143	; 0x8f
   23044:	ldr	r1, [pc, #216]	; 23124 <ftello64@plt+0x11ad4>
   23048:	ldr	r0, [pc, #216]	; 23128 <ftello64@plt+0x11ad8>
   2304c:	bl	11638 <__assert_fail@plt>
   23050:	bl	113ec <__ctype_get_mb_cur_max@plt>
   23054:	mov	r1, r0
   23058:	mov	r0, r5
   2305c:	bl	23634 <ftello64@plt+0x11fe4>
   23060:	add	r6, r4, #4
   23064:	mov	r2, r0
   23068:	mov	r3, r6
   2306c:	mov	r1, r5
   23070:	add	r0, r4, #28
   23074:	bl	226a8 <ftello64@plt+0x11058>
   23078:	cmn	r0, #1
   2307c:	str	r0, [r4, #20]
   23080:	bne	23094 <ftello64@plt+0x11a44>
   23084:	mov	r3, #1
   23088:	str	r3, [r4, #20]
   2308c:	mov	r3, #0
   23090:	b	23014 <ftello64@plt+0x119c4>
   23094:	cmn	r0, #2
   23098:	bne	230ac <ftello64@plt+0x11a5c>
   2309c:	ldr	r0, [r4, #16]
   230a0:	bl	114b8 <strlen@plt>
   230a4:	str	r0, [r4, #20]
   230a8:	b	2308c <ftello64@plt+0x11a3c>
   230ac:	cmp	r0, #0
   230b0:	bne	23100 <ftello64@plt+0x11ab0>
   230b4:	mov	r3, #1
   230b8:	str	r3, [r4, #20]
   230bc:	ldr	r3, [r4, #16]
   230c0:	ldrb	r3, [r3]
   230c4:	cmp	r3, #0
   230c8:	beq	230e0 <ftello64@plt+0x11a90>
   230cc:	ldr	r3, [pc, #76]	; 23120 <ftello64@plt+0x11ad0>
   230d0:	mov	r2, #171	; 0xab
   230d4:	ldr	r1, [pc, #72]	; 23124 <ftello64@plt+0x11ad4>
   230d8:	ldr	r0, [pc, #76]	; 2312c <ftello64@plt+0x11adc>
   230dc:	bl	11638 <__assert_fail@plt>
   230e0:	ldr	r3, [r4, #28]
   230e4:	cmp	r3, #0
   230e8:	beq	23100 <ftello64@plt+0x11ab0>
   230ec:	ldr	r3, [pc, #44]	; 23120 <ftello64@plt+0x11ad0>
   230f0:	mov	r2, #172	; 0xac
   230f4:	ldr	r1, [pc, #40]	; 23124 <ftello64@plt+0x11ad4>
   230f8:	ldr	r0, [pc, #48]	; 23130 <ftello64@plt+0x11ae0>
   230fc:	bl	11638 <__assert_fail@plt>
   23100:	mov	r3, #1
   23104:	mov	r0, r6
   23108:	strb	r3, [r4, #24]
   2310c:	bl	11350 <mbsinit@plt>
   23110:	cmp	r0, #0
   23114:	movne	r3, #0
   23118:	strbne	r3, [r4]
   2311c:	b	23018 <ftello64@plt+0x119c8>
   23120:	andeq	r4, r2, ip, ror #28
   23124:	andeq	r4, r2, pc, ror lr
   23128:	andeq	r4, r2, ip, lsr #28
   2312c:	andeq	r4, r2, r3, asr #28
   23130:	andeq	r4, r2, sl, asr lr
   23134:	ldr	r3, [r0, #16]
   23138:	add	r1, r3, r1
   2313c:	str	r1, [r0, #16]
   23140:	bx	lr
   23144:	ldrb	r2, [r1]
   23148:	mov	r3, r0
   2314c:	add	r0, r0, #16
   23150:	cmp	r2, #0
   23154:	strb	r2, [r3], #4
   23158:	movne	ip, r1
   2315c:	add	r1, r1, #16
   23160:	ldrne	r2, [ip, #4]!
   23164:	streq	r2, [r0, #-12]
   23168:	strne	r2, [r0, #-12]
   2316c:	ldrne	r2, [ip, #4]
   23170:	str	r2, [r3, #4]
   23174:	ldrb	r3, [r1, #-4]
   23178:	strb	r3, [r0, #-4]
   2317c:	b	2394c <ftello64@plt+0x122fc>
   23180:	umull	r2, r3, r1, r2
   23184:	cmp	r3, #0
   23188:	bne	23194 <ftello64@plt+0x11b44>
   2318c:	mov	r1, r2
   23190:	b	22168 <ftello64@plt+0x10b18>
   23194:	push	{r4, lr}
   23198:	bl	114d0 <__errno_location@plt>
   2319c:	mov	r3, #12
   231a0:	str	r3, [r0]
   231a4:	mov	r0, #0
   231a8:	pop	{r4, pc}
   231ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   231b0:	sub	sp, sp, #4096	; 0x1000
   231b4:	mov	r6, #0
   231b8:	sub	sp, sp, #28
   231bc:	mov	fp, r0
   231c0:	mov	sl, r1
   231c4:	mov	r7, r2
   231c8:	add	r4, sp, #24
   231cc:	add	r8, sp, #20
   231d0:	str	r6, [sp]
   231d4:	mov	r5, #4096	; 0x1000
   231d8:	mov	r9, r3
   231dc:	mov	r2, r6
   231e0:	mov	r3, r6
   231e4:	mov	r1, r6
   231e8:	mov	r0, r7
   231ec:	bl	112a8 <iconv@plt>
   231f0:	str	fp, [r4, #-16]
   231f4:	str	sl, [r4, #-12]
   231f8:	ldr	r3, [r4, #-12]
   231fc:	cmp	r3, #0
   23200:	bne	2325c <ftello64@plt+0x11c0c>
   23204:	mov	r3, #4096	; 0x1000
   23208:	mov	r2, #0
   2320c:	str	r4, [r4, #-8]
   23210:	mov	r1, r2
   23214:	mov	r0, r7
   23218:	str	r3, [r4, #-4]
   2321c:	add	r3, sp, #16
   23220:	str	r8, [sp]
   23224:	bl	112a8 <iconv@plt>
   23228:	cmn	r0, #1
   2322c:	beq	23298 <ftello64@plt+0x11c48>
   23230:	ldr	r5, [r4, #-8]
   23234:	sub	r5, r5, r4
   23238:	adds	r5, r5, r6
   2323c:	bne	232b0 <ftello64@plt+0x11c60>
   23240:	add	r3, sp, #4160	; 0x1040
   23244:	mov	r0, r5
   23248:	ldr	r3, [r3]
   2324c:	str	r5, [r3]
   23250:	add	sp, sp, #4096	; 0x1000
   23254:	add	sp, sp, #28
   23258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2325c:	add	r3, sp, #16
   23260:	sub	r2, r4, #12
   23264:	strd	r4, [r4, #-8]
   23268:	sub	r1, r4, #16
   2326c:	mov	r0, r7
   23270:	str	r8, [sp]
   23274:	bl	112a8 <iconv@plt>
   23278:	cmn	r0, #1
   2327c:	bne	232a0 <ftello64@plt+0x11c50>
   23280:	bl	114d0 <__errno_location@plt>
   23284:	ldr	r3, [r0]
   23288:	cmp	r3, #7
   2328c:	beq	232a0 <ftello64@plt+0x11c50>
   23290:	cmp	r3, #22
   23294:	beq	23204 <ftello64@plt+0x11bb4>
   23298:	mvn	r0, #0
   2329c:	b	23250 <ftello64@plt+0x11c00>
   232a0:	ldr	r3, [r4, #-8]
   232a4:	sub	r3, r3, r4
   232a8:	add	r6, r6, r3
   232ac:	b	231f8 <ftello64@plt+0x11ba8>
   232b0:	ldr	r6, [r9]
   232b4:	cmp	r6, #0
   232b8:	beq	232d0 <ftello64@plt+0x11c80>
   232bc:	add	r3, sp, #4160	; 0x1040
   232c0:	ldr	r3, [r3]
   232c4:	ldr	r3, [r3]
   232c8:	cmp	r3, r5
   232cc:	bcs	232f0 <ftello64@plt+0x11ca0>
   232d0:	mov	r0, r5
   232d4:	bl	2213c <ftello64@plt+0x10aec>
   232d8:	subs	r6, r0, #0
   232dc:	bne	232f0 <ftello64@plt+0x11ca0>
   232e0:	bl	114d0 <__errno_location@plt>
   232e4:	mov	r3, #12
   232e8:	str	r3, [r0]
   232ec:	b	23298 <ftello64@plt+0x11c48>
   232f0:	mov	r3, #0
   232f4:	mov	r0, r7
   232f8:	mov	r2, r3
   232fc:	mov	r1, r3
   23300:	str	r3, [sp]
   23304:	bl	112a8 <iconv@plt>
   23308:	str	fp, [r4, #-12]
   2330c:	str	sl, [r4, #-8]
   23310:	mov	sl, r4
   23314:	str	r6, [r4, #-4]
   23318:	str	r5, [sl], #-12
   2331c:	ldr	r3, [r4, #-8]
   23320:	cmp	r3, #0
   23324:	beq	23358 <ftello64@plt+0x11d08>
   23328:	mov	r3, r8
   2332c:	add	r2, sp, #16
   23330:	str	r4, [sp]
   23334:	mov	r1, sl
   23338:	mov	r0, r7
   2333c:	bl	112a8 <iconv@plt>
   23340:	cmn	r0, #1
   23344:	bne	2331c <ftello64@plt+0x11ccc>
   23348:	bl	114d0 <__errno_location@plt>
   2334c:	ldr	r3, [r0]
   23350:	cmp	r3, #22
   23354:	bne	23378 <ftello64@plt+0x11d28>
   23358:	mov	r2, #0
   2335c:	mov	r3, r8
   23360:	str	r4, [sp]
   23364:	mov	r1, r2
   23368:	mov	r0, r7
   2336c:	bl	112a8 <iconv@plt>
   23370:	cmn	r0, #1
   23374:	bne	23390 <ftello64@plt+0x11d40>
   23378:	ldr	r3, [r9]
   2337c:	cmp	r3, r6
   23380:	beq	23298 <ftello64@plt+0x11c48>
   23384:	mov	r0, r6
   23388:	bl	142a8 <ftello64@plt+0x2c58>
   2338c:	b	23298 <ftello64@plt+0x11c48>
   23390:	ldr	r0, [r4]
   23394:	cmp	r0, #0
   23398:	beq	233a0 <ftello64@plt+0x11d50>
   2339c:	bl	11614 <abort@plt>
   233a0:	add	r3, sp, #4160	; 0x1040
   233a4:	str	r6, [r9]
   233a8:	ldr	r3, [r3]
   233ac:	str	r5, [r3]
   233b0:	b	23250 <ftello64@plt+0x11c00>
   233b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   233b8:	sub	sp, sp, #24
   233bc:	mov	r8, r1
   233c0:	str	r0, [sp, #8]
   233c4:	bl	114b8 <strlen@plt>
   233c8:	cmp	r0, #4096	; 0x1000
   233cc:	mov	r6, r0
   233d0:	str	r0, [sp, #12]
   233d4:	lslcc	r6, r0, #4
   233d8:	add	r5, r6, #1
   233dc:	mov	r0, r5
   233e0:	bl	2213c <ftello64@plt+0x10aec>
   233e4:	subs	r4, r0, #0
   233e8:	bne	23404 <ftello64@plt+0x11db4>
   233ec:	bl	114d0 <__errno_location@plt>
   233f0:	mov	r3, #12
   233f4:	str	r3, [r0]
   233f8:	mov	r0, r4
   233fc:	add	sp, sp, #24
   23400:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23404:	mov	r3, #0
   23408:	mov	r0, r8
   2340c:	mov	r2, r3
   23410:	mov	r1, r3
   23414:	str	r3, [sp]
   23418:	bl	112a8 <iconv@plt>
   2341c:	str	r4, [sp, #16]
   23420:	str	r6, [sp, #20]
   23424:	add	r9, sp, #20
   23428:	add	r3, sp, #16
   2342c:	add	r2, sp, #12
   23430:	add	r1, sp, #8
   23434:	mov	r0, r8
   23438:	str	r9, [sp]
   2343c:	bl	112a8 <iconv@plt>
   23440:	cmn	r0, #1
   23444:	bne	234c4 <ftello64@plt+0x11e74>
   23448:	bl	114d0 <__errno_location@plt>
   2344c:	ldr	r3, [r0]
   23450:	mov	sl, r0
   23454:	cmp	r3, #22
   23458:	beq	234c4 <ftello64@plt+0x11e74>
   2345c:	cmp	r3, #7
   23460:	bne	23480 <ftello64@plt+0x11e30>
   23464:	ldr	r7, [sp, #16]
   23468:	lsl	r6, r5, #1
   2346c:	cmp	r5, r6
   23470:	sub	r7, r7, r4
   23474:	bcc	23490 <ftello64@plt+0x11e40>
   23478:	mov	r3, #12
   2347c:	str	r3, [sl]
   23480:	mov	r0, r4
   23484:	mov	r4, #0
   23488:	bl	142a8 <ftello64@plt+0x2c58>
   2348c:	b	233f8 <ftello64@plt+0x11da8>
   23490:	mov	r1, r6
   23494:	mov	r0, r4
   23498:	bl	22168 <ftello64@plt+0x10b18>
   2349c:	cmp	r0, #0
   234a0:	beq	23478 <ftello64@plt+0x11e28>
   234a4:	add	r3, r0, r7
   234a8:	mov	r5, r6
   234ac:	mov	r4, r0
   234b0:	str	r3, [sp, #16]
   234b4:	sub	r3, r6, #1
   234b8:	sub	r7, r3, r7
   234bc:	str	r7, [sp, #20]
   234c0:	b	23424 <ftello64@plt+0x11dd4>
   234c4:	mov	r2, #0
   234c8:	add	r3, sp, #16
   234cc:	str	r9, [sp]
   234d0:	mov	r1, r2
   234d4:	mov	r0, r8
   234d8:	bl	112a8 <iconv@plt>
   234dc:	cmn	r0, #1
   234e0:	bne	23540 <ftello64@plt+0x11ef0>
   234e4:	bl	114d0 <__errno_location@plt>
   234e8:	ldr	r3, [r0]
   234ec:	mov	sl, r0
   234f0:	cmp	r3, #7
   234f4:	bne	23480 <ftello64@plt+0x11e30>
   234f8:	ldr	r7, [sp, #16]
   234fc:	lsl	r6, r5, #1
   23500:	cmp	r5, r6
   23504:	sub	r7, r7, r4
   23508:	bcs	23478 <ftello64@plt+0x11e28>
   2350c:	mov	r1, r6
   23510:	mov	r0, r4
   23514:	bl	22168 <ftello64@plt+0x10b18>
   23518:	cmp	r0, #0
   2351c:	beq	23478 <ftello64@plt+0x11e28>
   23520:	add	r3, r0, r7
   23524:	mov	r5, r6
   23528:	mov	r4, r0
   2352c:	str	r3, [sp, #16]
   23530:	sub	r3, r6, #1
   23534:	sub	r7, r3, r7
   23538:	str	r7, [sp, #20]
   2353c:	b	234c4 <ftello64@plt+0x11e74>
   23540:	ldr	r3, [sp, #16]
   23544:	add	r2, r3, #1
   23548:	str	r2, [sp, #16]
   2354c:	mov	r2, #0
   23550:	strb	r2, [r3]
   23554:	ldr	r1, [sp, #16]
   23558:	sub	r1, r1, r4
   2355c:	cmp	r5, r1
   23560:	bls	233f8 <ftello64@plt+0x11da8>
   23564:	mov	r0, r4
   23568:	bl	22168 <ftello64@plt+0x10b18>
   2356c:	cmp	r0, #0
   23570:	movne	r4, r0
   23574:	b	233f8 <ftello64@plt+0x11da8>
   23578:	push	{r4, r5, r6, r7, r8, lr}
   2357c:	mov	r4, r0
   23580:	ldrb	r3, [r0]
   23584:	cmp	r3, #0
   23588:	beq	235a8 <ftello64@plt+0x11f58>
   2358c:	mov	r6, r1
   23590:	mov	r1, r2
   23594:	mov	r0, r6
   23598:	mov	r5, r2
   2359c:	bl	221ac <ftello64@plt+0x10b5c>
   235a0:	cmp	r0, #0
   235a4:	bne	235cc <ftello64@plt+0x11f7c>
   235a8:	mov	r0, r4
   235ac:	bl	1138c <strdup@plt>
   235b0:	subs	r4, r0, #0
   235b4:	bne	235c4 <ftello64@plt+0x11f74>
   235b8:	bl	114d0 <__errno_location@plt>
   235bc:	mov	r3, #12
   235c0:	str	r3, [r0]
   235c4:	mov	r0, r4
   235c8:	pop	{r4, r5, r6, r7, r8, pc}
   235cc:	mov	r0, r5
   235d0:	mov	r1, r6
   235d4:	bl	1144c <iconv_open@plt>
   235d8:	cmn	r0, #1
   235dc:	mov	r5, r0
   235e0:	beq	2362c <ftello64@plt+0x11fdc>
   235e4:	mov	r1, r0
   235e8:	mov	r0, r4
   235ec:	bl	233b4 <ftello64@plt+0x11d64>
   235f0:	subs	r4, r0, #0
   235f4:	bne	23614 <ftello64@plt+0x11fc4>
   235f8:	bl	114d0 <__errno_location@plt>
   235fc:	mov	r6, r0
   23600:	mov	r0, r5
   23604:	ldr	r7, [r6]
   23608:	bl	11290 <iconv_close@plt>
   2360c:	str	r7, [r6]
   23610:	b	235c4 <ftello64@plt+0x11f74>
   23614:	mov	r0, r5
   23618:	bl	11290 <iconv_close@plt>
   2361c:	cmp	r0, #0
   23620:	bge	235c4 <ftello64@plt+0x11f74>
   23624:	mov	r0, r4
   23628:	bl	142a8 <ftello64@plt+0x2c58>
   2362c:	mov	r4, #0
   23630:	b	235c4 <ftello64@plt+0x11f74>
   23634:	push	{r4, r5, r6, lr}
   23638:	mov	r2, r1
   2363c:	mov	r4, r1
   23640:	mov	r1, #0
   23644:	mov	r5, r0
   23648:	bl	11548 <memchr@plt>
   2364c:	cmp	r0, #0
   23650:	subne	r4, r0, r5
   23654:	addne	r4, r4, #1
   23658:	mov	r0, r4
   2365c:	pop	{r4, r5, r6, pc}
   23660:	cmp	r0, #90	; 0x5a
   23664:	bgt	23684 <ftello64@plt+0x12034>
   23668:	cmp	r0, #65	; 0x41
   2366c:	bge	23690 <ftello64@plt+0x12040>
   23670:	sub	r0, r0, #48	; 0x30
   23674:	cmp	r0, #9
   23678:	movhi	r0, #0
   2367c:	movls	r0, #1
   23680:	bx	lr
   23684:	sub	r0, r0, #97	; 0x61
   23688:	cmp	r0, #25
   2368c:	b	23678 <ftello64@plt+0x12028>
   23690:	mov	r0, #1
   23694:	bx	lr
   23698:	cmp	r0, #65	; 0x41
   2369c:	blt	236bc <ftello64@plt+0x1206c>
   236a0:	cmp	r0, #90	; 0x5a
   236a4:	ble	236c4 <ftello64@plt+0x12074>
   236a8:	sub	r0, r0, #97	; 0x61
   236ac:	cmp	r0, #25
   236b0:	movhi	r0, #0
   236b4:	movls	r0, #1
   236b8:	bx	lr
   236bc:	mov	r0, #0
   236c0:	bx	lr
   236c4:	mov	r0, #1
   236c8:	bx	lr
   236cc:	cmp	r0, #127	; 0x7f
   236d0:	movhi	r0, #0
   236d4:	movls	r0, #1
   236d8:	bx	lr
   236dc:	cmp	r0, #9
   236e0:	cmpne	r0, #32
   236e4:	moveq	r0, #1
   236e8:	movne	r0, #0
   236ec:	bx	lr
   236f0:	cmp	r0, #0
   236f4:	blt	23710 <ftello64@plt+0x120c0>
   236f8:	cmp	r0, #31
   236fc:	ble	23718 <ftello64@plt+0x120c8>
   23700:	sub	r0, r0, #127	; 0x7f
   23704:	clz	r0, r0
   23708:	lsr	r0, r0, #5
   2370c:	bx	lr
   23710:	mov	r0, #0
   23714:	bx	lr
   23718:	mov	r0, #1
   2371c:	bx	lr
   23720:	sub	r0, r0, #48	; 0x30
   23724:	cmp	r0, #9
   23728:	movhi	r0, #0
   2372c:	movls	r0, #1
   23730:	bx	lr
   23734:	sub	r0, r0, #33	; 0x21
   23738:	cmp	r0, #93	; 0x5d
   2373c:	movhi	r0, #0
   23740:	movls	r0, #1
   23744:	bx	lr
   23748:	sub	r0, r0, #97	; 0x61
   2374c:	cmp	r0, #25
   23750:	movhi	r0, #0
   23754:	movls	r0, #1
   23758:	bx	lr
   2375c:	sub	r0, r0, #32
   23760:	cmp	r0, #94	; 0x5e
   23764:	movhi	r0, #0
   23768:	movls	r0, #1
   2376c:	bx	lr
   23770:	cmp	r0, #64	; 0x40
   23774:	bgt	23794 <ftello64@plt+0x12144>
   23778:	cmp	r0, #58	; 0x3a
   2377c:	bge	237b8 <ftello64@plt+0x12168>
   23780:	sub	r0, r0, #33	; 0x21
   23784:	cmp	r0, #14
   23788:	movhi	r0, #0
   2378c:	movls	r0, #1
   23790:	bx	lr
   23794:	cmp	r0, #91	; 0x5b
   23798:	blt	237b0 <ftello64@plt+0x12160>
   2379c:	cmp	r0, #96	; 0x60
   237a0:	ble	237b8 <ftello64@plt+0x12168>
   237a4:	sub	r0, r0, #123	; 0x7b
   237a8:	cmp	r0, #3
   237ac:	b	23788 <ftello64@plt+0x12138>
   237b0:	mov	r0, #0
   237b4:	bx	lr
   237b8:	mov	r0, #1
   237bc:	bx	lr
   237c0:	sub	r0, r0, #9
   237c4:	cmp	r0, #23
   237c8:	bhi	237e4 <ftello64@plt+0x12194>
   237cc:	ldr	r3, [pc, #24]	; 237ec <ftello64@plt+0x1219c>
   237d0:	mov	r2, #1
   237d4:	ands	r3, r3, r2, lsl r0
   237d8:	movne	r0, r2
   237dc:	moveq	r0, #0
   237e0:	bx	lr
   237e4:	mov	r0, #0
   237e8:	bx	lr
   237ec:	addeq	r0, r0, pc, lsl r0
   237f0:	sub	r0, r0, #65	; 0x41
   237f4:	cmp	r0, #25
   237f8:	movhi	r0, #0
   237fc:	movls	r0, #1
   23800:	bx	lr
   23804:	cmp	r0, #70	; 0x46
   23808:	bgt	23828 <ftello64@plt+0x121d8>
   2380c:	cmp	r0, #65	; 0x41
   23810:	bge	23834 <ftello64@plt+0x121e4>
   23814:	sub	r0, r0, #48	; 0x30
   23818:	cmp	r0, #9
   2381c:	movhi	r0, #0
   23820:	movls	r0, #1
   23824:	bx	lr
   23828:	sub	r0, r0, #97	; 0x61
   2382c:	cmp	r0, #5
   23830:	b	2381c <ftello64@plt+0x121cc>
   23834:	mov	r0, #1
   23838:	bx	lr
   2383c:	sub	r3, r0, #65	; 0x41
   23840:	cmp	r3, #25
   23844:	addls	r0, r0, #32
   23848:	bx	lr
   2384c:	sub	r3, r0, #97	; 0x61
   23850:	cmp	r3, #25
   23854:	subls	r0, r0, #32
   23858:	bx	lr
   2385c:	push	{lr}		; (str lr, [sp, #-4]!)
   23860:	sub	sp, sp, #268	; 0x10c
   23864:	movw	r2, #257	; 0x101
   23868:	add	r1, sp, #4
   2386c:	bl	23a4c <ftello64@plt+0x123fc>
   23870:	cmp	r0, #0
   23874:	movne	r0, #0
   23878:	bne	238a8 <ftello64@plt+0x12258>
   2387c:	ldr	r1, [pc, #44]	; 238b0 <ftello64@plt+0x12260>
   23880:	add	r0, sp, #4
   23884:	bl	112b4 <strcmp@plt>
   23888:	cmp	r0, #0
   2388c:	beq	238a4 <ftello64@plt+0x12254>
   23890:	ldr	r1, [pc, #28]	; 238b4 <ftello64@plt+0x12264>
   23894:	add	r0, sp, #4
   23898:	bl	112b4 <strcmp@plt>
   2389c:	adds	r0, r0, #0
   238a0:	movne	r0, #1
   238a4:	and	r0, r0, #1
   238a8:	add	sp, sp, #268	; 0x10c
   238ac:	pop	{pc}		; (ldr pc, [sp], #4)
   238b0:	andeq	r4, r2, sp, lsl #29
   238b4:	andeq	r4, r2, pc, lsl #29
   238b8:	mov	r3, r0
   238bc:	adds	r0, r0, #16
   238c0:	bmi	238f8 <ftello64@plt+0x122a8>
   238c4:	cmp	r0, r3
   238c8:	bcc	238f8 <ftello64@plt+0x122a8>
   238cc:	push	{r4, lr}
   238d0:	bl	11440 <malloc@plt>
   238d4:	cmp	r0, #0
   238d8:	addne	r3, r0, #8
   238dc:	rsbne	r2, r0, #8
   238e0:	bicne	r3, r3, #15
   238e4:	moveq	r0, #0
   238e8:	addne	r3, r3, r2
   238ec:	addne	r0, r0, r3
   238f0:	strbne	r3, [r0, #-1]
   238f4:	pop	{r4, pc}
   238f8:	mov	r0, #0
   238fc:	bx	lr
   23900:	tst	r0, #7
   23904:	beq	23910 <ftello64@plt+0x122c0>
   23908:	push	{r4, lr}
   2390c:	bl	11614 <abort@plt>
   23910:	tst	r0, #8
   23914:	bxeq	lr
   23918:	ldrb	r3, [r0, #-1]
   2391c:	sub	r0, r0, r3
   23920:	b	142a8 <ftello64@plt+0x2c58>
   23924:	push	{r4, lr}
   23928:	mov	r4, r0
   2392c:	bl	112d8 <wcwidth@plt>
   23930:	cmp	r0, #0
   23934:	popge	{r4, pc}
   23938:	mov	r0, r4
   2393c:	bl	113bc <iswcntrl@plt>
   23940:	clz	r0, r0
   23944:	lsr	r0, r0, #5
   23948:	pop	{r4, pc}
   2394c:	mov	r3, r1
   23950:	push	{r4, r5, r6, lr}
   23954:	mov	r5, r1
   23958:	mov	r4, r0
   2395c:	ldr	r1, [r3], #16
   23960:	cmp	r1, r3
   23964:	strne	r1, [r0]
   23968:	bne	23980 <ftello64@plt+0x12330>
   2396c:	add	r3, r0, #16
   23970:	ldr	r2, [r5, #4]
   23974:	mov	r0, r3
   23978:	bl	11320 <memcpy@plt>
   2397c:	str	r0, [r4]
   23980:	ldr	r3, [r5, #4]
   23984:	str	r3, [r4, #4]
   23988:	ldrb	r3, [r5, #8]
   2398c:	cmp	r3, #0
   23990:	strb	r3, [r4, #8]
   23994:	ldrne	r3, [r5, #12]
   23998:	strne	r3, [r4, #12]
   2399c:	pop	{r4, r5, r6, pc}
   239a0:	ldr	r3, [pc, #20]	; 239bc <ftello64@plt+0x1236c>
   239a4:	lsr	r2, r0, #5
   239a8:	and	r0, r0, #31
   239ac:	ldr	r3, [r3, r2, lsl #2]
   239b0:	lsr	r0, r3, r0
   239b4:	and	r0, r0, #1
   239b8:	bx	lr
   239bc:	muleq	r2, r8, lr
   239c0:	push	{r4, r5, lr}
   239c4:	sub	sp, sp, #60	; 0x3c
   239c8:	mov	r4, r0
   239cc:	bl	113ec <__ctype_get_mb_cur_max@plt>
   239d0:	cmp	r0, #1
   239d4:	bls	23a3c <ftello64@plt+0x123ec>
   239d8:	str	r4, [sp, #16]
   239dc:	mov	r4, #0
   239e0:	mov	r2, #0
   239e4:	mov	r3, #0
   239e8:	mov	r5, r4
   239ec:	strb	r4, [sp]
   239f0:	strd	r2, [sp, #4]
   239f4:	strb	r4, [sp, #12]
   239f8:	mov	r0, sp
   239fc:	bl	22fd0 <ftello64@plt+0x11980>
   23a00:	ldrb	r3, [sp, #24]
   23a04:	cmp	r3, #0
   23a08:	beq	23a24 <ftello64@plt+0x123d4>
   23a0c:	ldr	r3, [sp, #28]
   23a10:	cmp	r3, #0
   23a14:	bne	23a24 <ftello64@plt+0x123d4>
   23a18:	mov	r0, r4
   23a1c:	add	sp, sp, #60	; 0x3c
   23a20:	pop	{r4, r5, pc}
   23a24:	ldrd	r2, [sp, #16]
   23a28:	add	r4, r4, #1
   23a2c:	strb	r5, [sp, #12]
   23a30:	add	r3, r3, r2
   23a34:	str	r3, [sp, #16]
   23a38:	b	239f8 <ftello64@plt+0x123a8>
   23a3c:	mov	r0, r4
   23a40:	bl	114b8 <strlen@plt>
   23a44:	mov	r4, r0
   23a48:	b	23a18 <ftello64@plt+0x123c8>
   23a4c:	push	{r4, r5, r6, lr}
   23a50:	mov	r5, r1
   23a54:	mov	r1, #0
   23a58:	mov	r4, r2
   23a5c:	bl	11584 <setlocale@plt>
   23a60:	subs	r6, r0, #0
   23a64:	bne	23a78 <ftello64@plt+0x12428>
   23a68:	cmp	r4, #0
   23a6c:	mov	r0, #22
   23a70:	strbne	r6, [r5]
   23a74:	pop	{r4, r5, r6, pc}
   23a78:	bl	114b8 <strlen@plt>
   23a7c:	cmp	r4, r0
   23a80:	bls	23a9c <ftello64@plt+0x1244c>
   23a84:	add	r2, r0, #1
   23a88:	mov	r1, r6
   23a8c:	mov	r0, r5
   23a90:	bl	11320 <memcpy@plt>
   23a94:	mov	r0, #0
   23a98:	pop	{r4, r5, r6, pc}
   23a9c:	cmp	r4, #0
   23aa0:	beq	23ac0 <ftello64@plt+0x12470>
   23aa4:	sub	r4, r4, #1
   23aa8:	mov	r1, r6
   23aac:	mov	r2, r4
   23ab0:	mov	r0, r5
   23ab4:	bl	11320 <memcpy@plt>
   23ab8:	mov	r3, #0
   23abc:	strb	r3, [r5, r4]
   23ac0:	mov	r0, #34	; 0x22
   23ac4:	pop	{r4, r5, r6, pc}
   23ac8:	mov	r1, #0
   23acc:	b	11584 <setlocale@plt>
   23ad0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23ad4:	mov	r7, r0
   23ad8:	ldr	r6, [pc, #72]	; 23b28 <ftello64@plt+0x124d8>
   23adc:	ldr	r5, [pc, #72]	; 23b2c <ftello64@plt+0x124dc>
   23ae0:	add	r6, pc, r6
   23ae4:	add	r5, pc, r5
   23ae8:	sub	r6, r6, r5
   23aec:	mov	r8, r1
   23af0:	mov	r9, r2
   23af4:	bl	11234 <pthread_mutex_unlock@plt-0x20>
   23af8:	asrs	r6, r6, #2
   23afc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   23b00:	mov	r4, #0
   23b04:	add	r4, r4, #1
   23b08:	ldr	r3, [r5], #4
   23b0c:	mov	r2, r9
   23b10:	mov	r1, r8
   23b14:	mov	r0, r7
   23b18:	blx	r3
   23b1c:	cmp	r6, r4
   23b20:	bne	23b04 <ftello64@plt+0x124b4>
   23b24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23b28:	andeq	r1, r1, ip, lsr #8
   23b2c:	andeq	r1, r1, r4, lsr #8
   23b30:	bx	lr
   23b34:	ldr	r3, [pc, #12]	; 23b48 <ftello64@plt+0x124f8>
   23b38:	mov	r1, #0
   23b3c:	add	r3, pc, r3
   23b40:	ldr	r2, [r3]
   23b44:	b	114f4 <__cxa_atexit@plt>
   23b48:	andeq	r1, r1, r8, lsr #12
   23b4c:	mov	r2, r1
   23b50:	mov	r1, r0
   23b54:	mov	r0, #3
   23b58:	b	113d4 <__fxstat64@plt>

Disassembly of section .fini:

00023b5c <.fini>:
   23b5c:	push	{r3, lr}
   23b60:	pop	{r3, pc}
