
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 278.203 ; gain = 67.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/main.vhd:68]
INFO: [Synth 8-3491] module 'UE' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:34' bound to instance 'Unit_Exe' of component 'UE' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/main.vhd:154]
INFO: [Synth 8-638] synthesizing module 'UE' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:74]
INFO: [Synth 8-3491] module 'Encoder' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/encoder.vhd:34' bound to instance 'encoderpm' of component 'Encoder' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Encoder' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/encoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (1#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/encoder.vhd:43]
INFO: [Synth 8-3491] module 'memorieROM' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/memorieROM.vhd:34' bound to instance 'memorieROMpm' of component 'memorieROM' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:228]
INFO: [Synth 8-638] synthesizing module 'memorieROM' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/memorieROM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'memorieROM' (2#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/memorieROM.vhd:43]
INFO: [Synth 8-3491] module 'mux2_1_setari_program' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/mux2_1_setari_program.vhd:34' bound to instance 'mux2_1_setari_programpm' of component 'mux2_1_setari_program' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mux2_1_setari_program' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/mux2_1_setari_program.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/mux2_1_setari_program.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_setari_program' (3#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/mux2_1_setari_program.vhd:41]
INFO: [Synth 8-3491] module 'registru_9biti' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/registru_9biti.vhd:34' bound to instance 'registru_9bitipm' of component 'registru_9biti' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:242]
INFO: [Synth 8-638] synthesizing module 'registru_9biti' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/registru_9biti.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'registru_9biti' (4#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/registru_9biti.vhd:45]
INFO: [Synth 8-3491] module 'incalzire_apa' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/incalzire_apa.vhd:34' bound to instance 'incalzire_apapm' of component 'incalzire_apa' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:258]
INFO: [Synth 8-638] synthesizing module 'incalzire_apa' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/incalzire_apa.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'incalzire_apa' (5#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/incalzire_apa.vhd:41]
INFO: [Synth 8-3491] module 'verif_poate_incepe' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/verif_poate_incepe.vhd:34' bound to instance 'verif_poate_incepepm' of component 'verif_poate_incepe' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:264]
INFO: [Synth 8-638] synthesizing module 'verif_poate_incepe' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/verif_poate_incepe.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'verif_poate_incepe' (6#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/verif_poate_incepe.vhd:40]
INFO: [Synth 8-3491] module 'counter1min' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter1min.vhd:34' bound to instance 'counter1minpm' of component 'counter1min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:269]
INFO: [Synth 8-638] synthesizing module 'counter1min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter1min.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'counter1min' (7#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter1min.vhd:40]
INFO: [Synth 8-3491] module 'counter10min' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter10min.vhd:34' bound to instance 'counter10minpm' of component 'counter10min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:274]
INFO: [Synth 8-638] synthesizing module 'counter10min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter10min.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'counter10min' (8#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter10min.vhd:40]
INFO: [Synth 8-3491] module 'counter20min' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter20min.vhd:34' bound to instance 'counter20minpm' of component 'counter20min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:279]
INFO: [Synth 8-638] synthesizing module 'counter20min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter20min.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'counter20min' (9#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter20min.vhd:40]
INFO: [Synth 8-3491] module 'divizor200hz' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor200Hz.vhd:34' bound to instance 'divizor200hzpm' of component 'divizor200hz' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:284]
INFO: [Synth 8-638] synthesizing module 'divizor200hz' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor200Hz.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'divizor200hz' (10#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor200Hz.vhd:39]
INFO: [Synth 8-3491] module 'divizor2sec' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor2sec.vhd:35' bound to instance 'divizor2sec_st_pm' of component 'divizor2sec' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:288]
INFO: [Synth 8-638] synthesizing module 'divizor2sec' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor2sec.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'divizor2sec' (11#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor2sec.vhd:41]
INFO: [Synth 8-3491] module 'divizor1min' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor1min.vhd:34' bound to instance 'divizor1min_st_pm' of component 'divizor1min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:293]
INFO: [Synth 8-638] synthesizing module 'divizor1min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor1min.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'divizor1min' (12#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor1min.vhd:40]
INFO: [Synth 8-3491] module 'divizor2sec' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor2sec.vhd:35' bound to instance 'divizor2sec_dr_pm' of component 'divizor2sec' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:298]
INFO: [Synth 8-3491] module 'divizor1min' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/divizor1min.vhd:34' bound to instance 'divizor1min_dr_pm' of component 'divizor1min' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:302]
INFO: [Synth 8-3491] module 'afisaj4cifre' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:4' bound to instance 'afisaj4cifrepm' of component 'afisaj4cifre' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:307]
INFO: [Synth 8-638] synthesizing module 'afisaj4cifre' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:13]
INFO: [Synth 8-3491] module 'convertor_4digit' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:98' bound to instance 'C1' of component 'convertor_4digit' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:32]
INFO: [Synth 8-638] synthesizing module 'convertor_4digit' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:109]
WARNING: [Synth 8-614] signal 'digit00' is read in the process but is not in the sensitivity list [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:114]
WARNING: [Synth 8-614] signal 'digit10' is read in the process but is not in the sensitivity list [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:114]
WARNING: [Synth 8-614] signal 'digit20' is read in the process but is not in the sensitivity list [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:114]
WARNING: [Synth 8-614] signal 'digit30' is read in the process but is not in the sensitivity list [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'convertor_4digit' (13#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:109]
INFO: [Synth 8-226] default block is never used [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'afisaj4cifre' (14#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:13]
INFO: [Synth 8-3491] module 'calcul_temp' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/calcul_temp.vhd:34' bound to instance 'calcul_temppm' of component 'calcul_temp' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:314]
INFO: [Synth 8-638] synthesizing module 'calcul_temp' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/calcul_temp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'calcul_temp' (15#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/calcul_temp.vhd:40]
INFO: [Synth 8-3491] module 'calcul_timp' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/calcul_timp.vhd:35' bound to instance 'calcul_timppm' of component 'calcul_timp' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:318]
INFO: [Synth 8-638] synthesizing module 'calcul_timp' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/calcul_timp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'calcul_timp' (16#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/calcul_timp.vhd:44]
INFO: [Synth 8-3491] module 'mux2_1_afis' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/mux2_1_afis.vhd:34' bound to instance 'mux2_1_afispm' of component 'mux2_1_afis' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:325]
INFO: [Synth 8-638] synthesizing module 'mux2_1_afis' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/mux2_1_afis.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_afis' (17#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/mux2_1_afis.vhd:41]
INFO: [Synth 8-3491] module 'counter_timp_ramas' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter_timp_ramas.vhd:35' bound to instance 'counter_timp_ramaspm' of component 'counter_timp_ramas' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:331]
INFO: [Synth 8-638] synthesizing module 'counter_timp_ramas' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter_timp_ramas.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter_timp_ramas' (18#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter_timp_ramas.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'UE' (19#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UE.vhd:74]
INFO: [Synth 8-3491] module 'UC' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UC.vhd:25' bound to instance 'Unit_Cont' of component 'UC' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/main.vhd:192]
INFO: [Synth 8-638] synthesizing module 'UC' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UC.vhd:54]
INFO: [Synth 8-3491] module 'debouncer_30ns' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/imports/new/debouncer_30ns.vhd:34' bound to instance 'debouncer_30nspm' of component 'debouncer_30ns' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UC.vhd:75]
INFO: [Synth 8-638] synthesizing module 'debouncer_30ns' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/imports/new/debouncer_30ns.vhd:40]
INFO: [Synth 8-3491] module 'bistabilD' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/bistabil.vhd:37' bound to instance 'D1' of component 'bistabilD' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/imports/new/debouncer_30ns.vhd:54]
INFO: [Synth 8-638] synthesizing module 'bistabilD' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/bistabil.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'bistabilD' (20#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/bistabil.vhd:44]
INFO: [Synth 8-3491] module 'bistabilD' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/bistabil.vhd:37' bound to instance 'D2' of component 'bistabilD' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/imports/new/debouncer_30ns.vhd:55]
INFO: [Synth 8-3491] module 'bistabilD' declared at 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/bistabil.vhd:37' bound to instance 'D3' of component 'bistabilD' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/imports/new/debouncer_30ns.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'debouncer_30ns' (21#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/imports/new/debouncer_30ns.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'UC' (22#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UC.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'main' (23#1) [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/main.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 316.461 ; gain = 106.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 316.461 ; gain = 106.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/constrs_1/imports/Cursuri/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/constrs_1/imports/Cursuri/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/constrs_1/imports/Cursuri/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 628.730 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "numara" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "numara" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "numara" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit201" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit101" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "catod" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_calc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'timp_ramas_reg[8:0]' into 'aux_reg[8:0]' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/counter_timp_ramas.vhd:56]
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'UC'
INFO: [Synth 8-5546] ROM "next_stare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_timp_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "afis" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_1min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "en_2sec" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "en1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_apa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "start_pr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "etapa5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "etapa4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "etapa3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "etapa2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "etapa1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "en_timp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "usa_bl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "usa_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_stare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'digit00_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'digit10_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 'digit20_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'digit30_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'numar_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/ssd.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'next_stare_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UC.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'next_stare_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UC.vhd:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              stare_init |         000000000000000000000001 |                            00000
               asteptare |         000000000000000000000010 |                            00001
                      s1 |         000000000000000000000100 |                            00010
                      s2 |         000000000000000000001000 |                            00011
                      s3 |         000000000000000000010000 |                            00100
                      s4 |         000000000000000000100000 |                            00101
                      s5 |         000000000000000001000000 |                            00110
                      s6 |         000000000000000010000000 |                            01010
                     e11 |         000000000000000100000000 |                            00111
                     e12 |         000000000000001000000000 |                            01000
                     e13 |         000000000000010000000000 |                            01001
                      s7 |         000000000000100000000000 |                            01110
                     e21 |         000000000001000000000000 |                            01011
                     e22 |         000000000010000000000000 |                            01100
                     e23 |         000000000100000000000000 |                            01101
                      s8 |         000000001000000000000000 |                            10000
                     e31 |         000000010000000000000000 |                            01111
                      s9 |         000000100000000000000000 |                            10010
                     e41 |         000001000000000000000000 |                            10001
                     s10 |         000010000000000000000000 |                            10100
                     e51 |         000100000000000000000000 |                            10011
                     s11 |         001000000000000000000000 |                            10101
                     s12 |         010000000000000000000000 |                            10110
                     s13 |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'one-hot' in module 'UC'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_stare_reg' [C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.srcs/sources_1/new/UC.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  39 Input     24 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  24 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memorieROM 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
Module mux2_1_setari_program 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module registru_9biti 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module incalzire_apa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter1min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter10min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter20min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module divizor200hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module divizor2sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module divizor1min 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module convertor_4digit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
Module afisaj4cifre 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module calcul_temp 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
Module calcul_timp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mux2_1_afis 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module counter_timp_ramas 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 5     
Module bistabilD 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UC 
Detailed RTL Component Info : 
+---Muxes : 
	  39 Input     24 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Unit_Exe/counter1minpm/t1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/counter1minpm/numara" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/counter10minpm/t10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/counter10minpm/numara" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/counter20minpm/t20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/counter20minpm/numara" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/divizor200hzpm/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/divizor200hzpm/clk1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/divizor2sec_st_pm/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/divizor2sec_st_pm/clk1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/divizor2sec_dr_pm/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/divizor2sec_dr_pm/clk1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/afisaj4cifrepm/C1/digit101" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Unit_Exe/afisaj4cifrepm/C1/digit201" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design main has port anod[7] driven by constant 1
WARNING: [Synth 8-3917] design main has port anod[6] driven by constant 1
WARNING: [Synth 8-3917] design main has port anod[5] driven by constant 1
WARNING: [Synth 8-3917] design main has port anod[4] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Exe/afisaj4cifrepm/C1/digit30_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Unit_Exe/afisaj4cifrepm/C1/digit30_reg[0]) is unused and will be removed from module main.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Exe/afisaj4cifrepm/C1/digit20_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Unit_Exe/afisaj4cifrepm/C1/digit20_reg[3]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    56|
|3     |LUT1   |   208|
|4     |LUT2   |    27|
|5     |LUT3   |    48|
|6     |LUT4   |    58|
|7     |LUT5   |   239|
|8     |LUT6   |    59|
|9     |MUXF7  |     8|
|10    |MUXF8  |     2|
|11    |FDCE   |   210|
|12    |FDPE   |    16|
|13    |FDRE   |    38|
|14    |LD     |    44|
|15    |LDC    |     9|
|16    |IBUF   |    20|
|17    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |  1075|
|2     |  Unit_Cont              |UC                 |   125|
|3     |    debouncer_30nspm     |debouncer_30ns     |     6|
|4     |      D1                 |bistabilD          |     1|
|5     |      D2                 |bistabilD_2        |     4|
|6     |      D3                 |bistabilD_3        |     1|
|7     |  Unit_Exe               |UE                 |   897|
|8     |    afisaj4cifrepm       |afisaj4cifre       |   102|
|9     |      C1                 |convertor_4digit   |    94|
|10    |    calcul_timppm        |calcul_timp        |     1|
|11    |    counter10minpm       |counter10min       |   114|
|12    |    counter1minpm        |counter1min        |   114|
|13    |    counter20minpm       |counter20min       |   114|
|14    |    counter_timp_ramaspm |counter_timp_ramas |    60|
|15    |    divizor1min_dr_pm    |divizor1min        |     1|
|16    |    divizor1min_st_pm    |divizor1min_0      |     2|
|17    |    divizor200hzpm       |divizor200hz       |    83|
|18    |    divizor2sec_dr_pm    |divizor2sec        |   113|
|19    |    divizor2sec_st_pm    |divizor2sec_1      |   113|
|20    |    incalzire_apapm      |incalzire_apa      |    17|
|21    |    registru_9bitipm     |registru_9biti     |    63|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 628.730 ; gain = 106.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 628.730 ; gain = 418.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  LD => LDCE: 24 instances
  LD => LDCE (inverted pins: G): 20 instances
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 628.730 ; gain = 418.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/maria/Desktop/uni/proiectPSN/Proiect.2/Proiect/Proiect.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 628.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 28 15:26:59 2024...
