INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_demux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo32_to_fifo64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo64_to_fifo32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo32_to_fifo16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_fifo16_to_fifo32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo16_to_fifo32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_fifo_cascade.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_cascade
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_filter_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_filter_mux4
INFO: [VRFC 10-2458] undeclared symbol good0, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_filter_mux4.v:40]
INFO: [VRFC 10-2458] undeclared symbol good1, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_filter_mux4.v:41]
INFO: [VRFC 10-2458] undeclared symbol good2, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_filter_mux4.v:42]
INFO: [VRFC 10-2458] undeclared symbol good3, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_filter_mux4.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_loopback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axi_mux_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/fifo64_to_axi4lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo64_to_axi4lite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/shortfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shortfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axis_fifo_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/fifo/axis_strm_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_strm_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_chdr_header_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_chdr_header_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_chdr_test_pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_chdr_test_pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_dma_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_fifo
WARNING: [VRFC 10-8497] literal value 'hFF000000 truncated to fit in 30 bits [/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_dma_fifo.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_embed_tlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_embed_tlast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_extract_tlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_extract_tlast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_fast_extract_tlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fast_extract_tlast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_embed_tlast_tkeep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_embed_tlast_tkeep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_extract_tlast_tkeep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_extract_tlast_tkeep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_fast_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fast_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_to_strobed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_to_strobed
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axis_data_swap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_swap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_dummy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dummy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/strobed_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strobed_to_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_add_preamble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_add_preamble
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_strip_preamble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_strip_preamble
INFO: [VRFC 10-2458] undeclared symbol mem_tvalid, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axi_strip_preamble.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/crc_xnor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_xnor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axis_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axis_split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_split
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axis_packetize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_packetize
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi/axis_pkt_throttle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_pkt_throttle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/ad5662_auto_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad5662_auto_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/arb_qualify_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_qualify_master
INFO: [VRFC 10-2458] undeclared symbol header_match, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/control/arb_qualify_master.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axi_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axi_crossbar_regport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_regport
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axi_fifo_header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_header
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axi_forwarding_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_forwarding_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axi_setting_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_setting_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axi_slave_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axi_test_vfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test_vfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/binary_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/db_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/fe_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fe_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/filter_bad_sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_bad_sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/gearbox_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gearbox_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/gpio_atr_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_atr_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/gpio_atr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_atr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/por_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module por_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/priority_encoder_one_hot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_one_hot
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/control/priority_encoder_one_hot.v:26]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/control/priority_encoder_one_hot.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/s7_icap_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s7_icap_wb
INFO: [VRFC 10-2458] undeclared symbol dat_0, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/control/s7_icap_wb.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/serial_to_settings.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_to_settings
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/setting_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/settings_bus_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module settings_bus_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/settings_bus_timed_2clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module settings_bus_timed_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/simple_i2c_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_i2c_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/simple_spi_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/simple_spi_core_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi_core_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/user_settings.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_settings
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axil_regport_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_regport_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axil_to_ni_regport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_ni_regport
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/regport_resp_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regport_resp_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/regport_to_xbar_settingsbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regport_to_xbar_settingsbus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/regport_to_settingsbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regport_to_settingsbus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/pulse_stretch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_stretch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/mdio_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/map/cam_priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/map/cam_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/map/cam_srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/map/cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/map/kv_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kv_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/map/axis_muxed_kv_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_muxed_kv_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/axil_ctrlport_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_ctrlport_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/ctrlport_to_regport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_to_regport
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/glitch_free_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glitch_free_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/control/regport_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/timing/time_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/timing/timekeeper_legacy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timekeeper_legacy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/timing/pps_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pps_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/timing/pps_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pps_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/timing/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/packet_proc/chdr_chunker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_chunker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/packet_proc/chdr_dechunker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_dechunker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_dest_lookup
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_hdr_checksum
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/packet_proc/arm_deframer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm_deframer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add2_and_clip_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add2_and_clip_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add2_and_clip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add2_and_clip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add2_and_round_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add2_and_round_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add2_and_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add2_and_round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add2_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add2_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add_then_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_then_mac
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 7 bits [/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add_then_mac.v:45]
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 7 bits [/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add_then_mac.v:46]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/add_then_mac.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/cic_decim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_decim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/cic_dec_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_dec_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/cic_interp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_interp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/cic_int_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_int_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/cic_strober.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_strober
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/clip_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clip_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/clip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/cordic_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/cordic_z24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_z24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/ddc_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/duc_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/hb47_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hb47_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/hb_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hb_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/hb_interp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hb_interp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/mult_add_clip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_add_clip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/round_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/round_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/rx_dcoffset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_dcoffset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/rx_frontend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_frontend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/small_hb_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_hb_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/small_hb_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_hb_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/tx_frontend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_frontend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/dsp/variable_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variable_delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/chdr_fifo_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_fifo_large
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_bit_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bit_reduce
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_bit_reduce.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/null_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module null_source
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/split_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/split_stream_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split_stream_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/conj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/delay_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/delay_type2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_type2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/delay_type3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_type3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/delay_type4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_type4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/complex_to_magsq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_to_magsq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/phase_accum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_accum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/complex_invert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_invert
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/periodic_framer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module periodic_framer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/moving_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moving_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/ram_to_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_to_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/const.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module const
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/const_sreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module const_sreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/keep_one_in_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keep_one_in_n
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/vector_iir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_iir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_pipe
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_pipe.v:24]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_pipe.v:42]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_pipe.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/mult_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/mult_rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_rc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/mult_add_rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_add_rc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fft_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_pipe_join.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_pipe_join
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_pipe_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_pipe_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_round_and_clip_complex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_round_and_clip_complex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_round_complex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_round_complex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_clip_complex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clip_complex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_join.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_join
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/split_complex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split_complex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_round_and_clip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_round_and_clip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/join_complex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module join_complex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_clip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_clip_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clip_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_serializer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_serializer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_deserializer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_deserializer
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_deserializer.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_packer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_packer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/complex_to_mag_approx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_to_mag_approx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/file_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_source
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_bit
INFO: [VRFC 10-311] analyzing module delay_bus
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/delay.v:100]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/delay.v:109]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/delay.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/fifo_srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_srl
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/fifo_srl.v:87]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/fifo_srl.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/rng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/rng.v:44]
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_binmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_binmap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_eoseq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_eoseq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_histo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_histo_mem
INFO: [VRFC 10-311] analyzing module f15_histo_mem_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_line_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_line_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_logpwr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_logpwr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_maxhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_maxhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_rise_decay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_rise_decay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_wf_agg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f15_wf_agg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fosphor/axi_logpwr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_logpwr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_modify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_modify
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_async_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_async_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_rate_change.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_rate_change
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_tag_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_tag_time
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_drop_partial_packet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_drop_partial_packet
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/ddc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/duc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2458] undeclared symbol i_tready_cartesian, assumed default net type wire [/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/duc.v:228]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cic_decimate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_decimate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/cic_interpolate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_interpolate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/sine_tone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_tone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_fir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fir_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/fir_filter_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/axi_fir_filter_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fir_filter_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/dds_freq_tune.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_freq_tune
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/dds_freq_tune_duc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_freq_tune_duc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/dds_timed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_timed
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/dds_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/datapath_gatekeeper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_gatekeeper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/matlab-rfnoc/matlab-test.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/matlab-rfnoc/rand.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_endpoint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ctrl_endpoint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_chdr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_to_chdr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_pyld_ctxt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_to_axis_pyld_ctxt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/axis_pyld_ctxt_to_chdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_pyld_ctxt_to_chdr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_ingress_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_ingress_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_mgmt_pkt_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_mgmt_pkt_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_data_swapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_data_swapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_endpoint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_stream_endpoint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_stream_input
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_stream_output
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_to_axis_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/core/rfnoc_core_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rfnoc_core_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_trim_payload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_trim_payload
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_pad_packet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_pad_packet
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_resize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_resize
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_convert_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_convert_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_convert_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_convert_down
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/context_handler_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_handler_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/context_builder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_builder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/context_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_combiner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_combiner
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_decoder_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_decoder_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_window
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_resp_combine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_resp_combine
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_clk_cross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_clk_cross
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_reg_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_reg_rw
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_reg_ro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_reg_ro
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_to_settings_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_to_settings_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/noc_shell_generic_ctrlport_pyld_chdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_shell_generic_ctrlport_pyld_chdr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/timekeeper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timekeeper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_terminator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_terminator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_strip_header.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_strip_header
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_mul_64s_16s_80_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_mul_64s_16s_80_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_udiv_65s_64ns_64_69_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_udiv_65s_64ns_64_69_1_divider
INFO: [VRFC 10-311] analyzing module nlms_module_udiv_65s_64ns_64_69_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_mul_95ns_81s_175_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_mul_95ns_81s_175_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_mul_mul_16s_16s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_mul_mul_16s_16s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module nlms_module_mul_mul_16s_16s_32_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_regslice_both
INFO: [VRFC 10-311] analyzing module nlms_module_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_mac_muladd_16s_16s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_mac_muladd_16s_16s_32s_32_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module nlms_module_mac_muladd_16s_16s_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_filter_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_filter_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_mul_63ns_32ns_95_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_mul_63ns_32ns_95_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_add_175s_175ns_175_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_add_175s_175ns_175_2_1_Adder_0
INFO: [VRFC 10-311] analyzing module nlms_module_add_175s_175ns_175_2_1_Adder_0_comb_adder
INFO: [VRFC 10-311] analyzing module nlms_module_add_175s_175ns_175_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_mul_64s_16s_79_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_mul_64s_16s_79_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/nlms/nlms_module_mul_95ns_80s_175_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_module_mul_95ns_80s_175_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/lms/lms_module_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_module_regslice_both
INFO: [VRFC 10-311] analyzing module lms_module_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/lms/lms_module_mul_64s_16s_80_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_module_mul_64s_16s_80_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/lms/lms_module_add_113s_113s_113_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_module_add_113s_113s_113_2_1_Adder_0
INFO: [VRFC 10-311] analyzing module lms_module_add_113s_113s_113_2_1_Adder_0_comb_adder
INFO: [VRFC 10-311] analyzing module lms_module_add_113s_113s_113_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/lms/lms_module_mul_80s_32ns_112_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_module_mul_80s_32ns_112_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/lms/lms_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/lms/lms_module_mul_64s_16s_79_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_module_mul_64s_16s_79_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/rfdev/blocks/rfnoc-adaptive_filter/hls-srcs/lms/lms_module_mul_81s_32ns_112_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_module_mul_81s_32ns_112_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi4lite_sv/PkgAxiLite.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/lib/axi4lite_sv/AxiLiteIf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/sim/rfnoc/PkgAxiLiteBfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/sim/rfnoc/PkgEthernet.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/sim/packages/PkgMath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3467] initial value of parameter 'T' is omitted [/home/user/rfdev/uhd/fpga/usrp3/sim/packages/PkgMath.sv:133]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/sim/packages/PkgComplex.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/rfdev/uhd/fpga/usrp3/sim/packages/PkgRandom.sv" into library xil_defaultlib
