/*
 * Copyright 2024 SZIGETI JÃ¡nos
 *
 * This file is part of Bilis ESP32 Basic, which is released under GNU General Public License.version 3.
 * See LICENSE or <https://www.gnu.org/licenses/> for full license details.
 */
#ifndef DPORT_H
#define DPORT_H

#ifdef __cplusplus
extern "C" {
#endif

#include "esp32types.h"

  // Based on:
  // https://github.com/espressif/esp-idf/blob/6b3da6b188/components/soc/esp32/include/soc/dport_reg.h

  typedef struct {
    Reg PRO_BOOT_REMAP_CTRL;
    Reg APP_BOOT_REMAP_CTRL;
    Reg ACCESS_CHECK;
    Reg PRO_DPORT_APB_MASK0;
    Reg PRO_DPORT_APB_MASK1;
    Reg APP_DPORT_APB_MASK0;
    Reg APP_DPORT_APB_MASK1;
    Reg PERI_CLK_EN;
    Reg PERI_RST_EN;
    Reg WIFI_BB_CFG;
    Reg WIFI_BB_CFG_2;
    Reg APPCPU_CTRL_A;
    Reg APPCPU_CTRL_B;
    Reg APPCPU_CTRL_C;
    Reg APPCPU_CTRL_D;
    Reg CPU_PER_CONF;
    Reg PRO_CACHE_CTRL;
    Reg PRO_CACHE_CTRL1;
    Reg PRO_CACHE_LOCK_0_ADDR;
    Reg PRO_CACHE_LOCK_1_ADDR;
    Reg PRO_CACHE_LOCK_2_ADDR;
    Reg PRO_CACHE_LOCK_3_ADDR;
    Reg APP_CACHE_CTRL;
    Reg APP_CACHE_CTRL1;
    Reg APP_CACHE_LOCK_0_ADDR;
    Reg APP_CACHE_LOCK_1_ADDR;
    Reg APP_CACHE_LOCK_2_ADDR;
    Reg APP_CACHE_LOCK_3_ADDR;
    Reg TRACEMEM_MUX_MODE;
    Reg PRO_TRACEMEM_ENA;
    Reg APP_TRACEMEM_ENA;
    Reg CACHE_MUX_MODE;
    Reg IMMU_PAGE_MODE;
    Reg DMMU_PAGE_MODE;
    Reg ROM_MPU_ENA;
    Reg MEM_PD_MASK;
    Reg ROM_PD_CTRL;
    Reg ROM_FO_CTRL;
    Reg SRAM_PD_CTRL_0;
    Reg SRAM_PD_CTRL_1;
    Reg SRAM_FO_CTRL_0;
    Reg SRAM_FO_CTRL_1;
    Reg IRAM_DRAM_AHB_SEL;
    Reg TAG_FO_CTRL;
    Reg AHB_LITE_MASK;
    Reg AHB_MPU_TABLE_0;
    Reg AHB_MPU_TABLE_1;
    Reg HOST_INF_SEL;
    Reg PERIP_CLK_EN;
    Reg PERIP_RST_EN;
    Reg SLAVE_SPI_CONFIG;
    Reg WIFI_CLK_EN;
    Reg CORE_RST_EN;
    Reg BT_LPCK_DIV_INT;
    Reg BT_LPCK_DIV_FRAC;
    Reg CPU_INTR_FROM_CPU_0;
    Reg CPU_INTR_FROM_CPU_1;
    Reg CPU_INTR_FROM_CPU_2;
    Reg CPU_INTR_FROM_CPU_3;
    Reg PRO_INTR_STATUS_0;
    Reg PRO_INTR_STATUS_1;
    Reg PRO_INTR_STATUS_2;
    Reg APP_INTR_STATUS_0;
    Reg APP_INTR_STATUS_1;
    Reg APP_INTR_STATUS_2;
    Reg PRO_MAC_INTR_MAP;
    Reg PRO_MAC_NMI_MAP;
    Reg PRO_BB_INT_MAP;
    Reg PRO_BT_MAC_INT_MAP;
    Reg PRO_BT_BB_INT_MAP;
    Reg PRO_BT_BB_NMI_MAP;
    Reg PRO_RWBT_IRQ_MAP;
    Reg PRO_RWBLE_IRQ_MAP;
    Reg PRO_RWBT_NMI_MAP;
    Reg PRO_RWBLE_NMI_MAP;
    Reg PRO_SLC0_INTR_MAP;
    Reg PRO_SLC1_INTR_MAP;
    Reg PRO_UHCI0_INTR_MAP;
    Reg PRO_UHCI1_INTR_MAP;
    Reg PRO_TG_T0_LEVEL_INT_MAP;
    Reg PRO_TG_T1_LEVEL_INT_MAP;
    Reg PRO_TG_WDT_LEVEL_INT_MAP;
    Reg PRO_TG_LACT_LEVEL_INT_MAP;
    Reg PRO_TG1_T0_LEVEL_INT_MAP;
    Reg PRO_TG1_T1_LEVEL_INT_MAP;
    Reg PRO_TG1_WDT_LEVEL_INT_MAP;
    Reg PRO_TG1_LACT_LEVEL_INT_MAP;
    Reg PRO_GPIO_INTERRUPT_MAP;
    Reg PRO_GPIO_INTERRUPT_NMI_MAP;
    Reg PRO_CPU_INTR_FROM_CPU_0_MAP;
    Reg PRO_CPU_INTR_FROM_CPU_1_MAP;
    Reg PRO_CPU_INTR_FROM_CPU_2_MAP;
    Reg PRO_CPU_INTR_FROM_CPU_3_MAP;
    Reg PRO_SPI_INTR_0_MAP;
    Reg PRO_SPI_INTR_1_MAP;
    Reg PRO_SPI_INTR_2_MAP;
    Reg PRO_SPI_INTR_3_MAP;
    Reg PRO_I2S0_INT_MAP;
    Reg PRO_I2S1_INT_MAP;
    Reg PRO_UART_INTR_MAP;
    Reg PRO_UART1_INTR_MAP;
    Reg PRO_UART2_INTR_MAP;
    Reg PRO_SDIO_HOST_INTERRUPT_MAP;
    Reg PRO_EMAC_INT_MAP;
    Reg PRO_PWM0_INTR_MAP;
    Reg PRO_PWM1_INTR_MAP;
    Reg PRO_PWM2_INTR_MAP;
    Reg PRO_PWM3_INTR_MAP;
    Reg PRO_LEDC_INT_MAP;
    Reg PRO_EFUSE_INT_MAP;
    Reg PRO_CAN_INT_MAP;
    Reg PRO_RTC_CORE_INTR_MAP;
    Reg PRO_RMT_INTR_MAP;
    Reg PRO_PCNT_INTR_MAP;
    Reg PRO_I2C_EXT0_INTR_MAP;
    Reg PRO_I2C_EXT1_INTR_MAP;
    Reg PRO_RSA_INTR_MAP;
    Reg PRO_SPI1_DMA_INT_MAP;
    Reg PRO_SPI2_DMA_INT_MAP;
    Reg PRO_SPI3_DMA_INT_MAP;
    Reg PRO_WDG_INT_MAP;
    Reg PRO_TIMER_INT1_MAP;
    Reg PRO_TIMER_INT2_MAP;
    Reg PRO_TG_T0_EDGE_INT_MAP;
    Reg PRO_TG_T1_EDGE_INT_MAP;
    Reg PRO_TG_WDT_EDGE_INT_MAP;
    Reg PRO_TG_LACT_EDGE_INT_MAP;
    Reg PRO_TG1_T0_EDGE_INT_MAP;
    Reg PRO_TG1_T1_EDGE_INT_MAP;
    Reg PRO_TG1_WDT_EDGE_INT_MAP;
    Reg PRO_TG1_LACT_EDGE_INT_MAP;
    Reg PRO_MMU_IA_INT_MAP;
    Reg PRO_MPU_IA_INT_MAP;
    Reg PRO_CACHE_IA_INT_MAP;
    Reg APP_MAC_INTR_MAP;
    Reg APP_MAC_NMI_MAP;
    Reg APP_BB_INT_MAP;
    Reg APP_BT_MAC_INT_MAP;
    Reg APP_BT_BB_INT_MAP;
    Reg APP_BT_BB_NMI_MAP;
    Reg APP_RWBT_IRQ_MAP;
    Reg APP_RWBLE_IRQ_MAP;
    Reg APP_RWBT_NMI_MAP;
    Reg APP_RWBLE_NMI_MAP;
    Reg APP_SLC0_INTR_MAP;
    Reg APP_SLC1_INTR_MAP;
    Reg APP_UHCI0_INTR_MAP;
    Reg APP_UHCI1_INTR_MAP;
    Reg APP_TG_T0_LEVEL_INT_MAP;
    Reg APP_TG_T1_LEVEL_INT_MAP;
    Reg APP_TG_WDT_LEVEL_INT_MAP;
    Reg APP_TG_LACT_LEVEL_INT_MAP;
    Reg APP_TG1_T0_LEVEL_INT_MAP;
    Reg APP_TG1_T1_LEVEL_INT_MAP;
    Reg APP_TG1_WDT_LEVEL_INT_MAP;
    Reg APP_TG1_LACT_LEVEL_INT_MAP;
    Reg APP_GPIO_INTERRUPT_MAP;
    Reg APP_GPIO_INTERRUPT_NMI_MAP;
    Reg APP_CPU_INTR_FROM_CPU_0_MAP;
    Reg APP_CPU_INTR_FROM_CPU_1_MAP;
    Reg APP_CPU_INTR_FROM_CPU_2_MAP;
    Reg APP_CPU_INTR_FROM_CPU_3_MAP;
    Reg APP_SPI_INTR_0_MAP;
    Reg APP_SPI_INTR_1_MAP;
    Reg APP_SPI_INTR_2_MAP;
    Reg APP_SPI_INTR_3_MAP;
    Reg APP_I2S0_INT_MAP;
    Reg APP_I2S1_INT_MAP;
    Reg APP_UART_INTR_MAP;
    Reg APP_UART1_INTR_MAP;
    Reg APP_UART2_INTR_MAP;
    Reg APP_SDIO_HOST_INTERRUPT_MAP;
    Reg APP_EMAC_INT_MAP;
    Reg APP_PWM0_INTR_MAP;
    Reg APP_PWM1_INTR_MAP;
    Reg APP_PWM2_INTR_MAP;
    Reg APP_PWM3_INTR_MAP;
    Reg APP_LEDC_INT_MAP;
    Reg APP_EFUSE_INT_MAP;
    Reg APP_CAN_INT_MAP;
    Reg APP_RTC_CORE_INTR_MAP;
    Reg APP_RMT_INTR_MAP;
    Reg APP_PCNT_INTR_MAP;
    Reg APP_I2C_EXT0_INTR_MAP;
    Reg APP_I2C_EXT1_INTR_MAP;
    Reg APP_RSA_INTR_MAP;
    Reg APP_SPI1_DMA_INT_MAP;
    Reg APP_SPI2_DMA_INT_MAP;
    Reg APP_SPI3_DMA_INT_MAP;
    Reg APP_WDG_INT_MAP;
    Reg APP_TIMER_INT1_MAP;
    Reg APP_TIMER_INT2_MAP;
    Reg APP_TG_T0_EDGE_INT_MAP;
    Reg APP_TG_T1_EDGE_INT_MAP;
    Reg APP_TG_WDT_EDGE_INT_MAP;
    Reg APP_TG_LACT_EDGE_INT_MAP;
    Reg APP_TG1_T0_EDGE_INT_MAP;
    Reg APP_TG1_T1_EDGE_INT_MAP;
    Reg APP_TG1_WDT_EDGE_INT_MAP;
    Reg APP_TG1_LACT_EDGE_INT_MAP;
    Reg APP_MMU_IA_INT_MAP;
    Reg APP_MPU_IA_INT_MAP;
    Reg APP_CACHE_IA_INT_MAP;
    Reg AHBLITE_MPU_TABLE_UART;
    Reg AHBLITE_MPU_TABLE_SPI1;
    Reg AHBLITE_MPU_TABLE_SPI0;
    Reg AHBLITE_MPU_TABLE_GPIO;
    Reg AHBLITE_MPU_TABLE_FE2;
    Reg AHBLITE_MPU_TABLE_FE;
    Reg AHBLITE_MPU_TABLE_TIMER;
    Reg AHBLITE_MPU_TABLE_RTC;
    Reg AHBLITE_MPU_TABLE_IO_MUX;
    Reg AHBLITE_MPU_TABLE_WDG;
    Reg AHBLITE_MPU_TABLE_HINF;
    Reg AHBLITE_MPU_TABLE_UHCI1;
    Reg AHBLITE_MPU_TABLE_MISC;
    Reg AHBLITE_MPU_TABLE_I2C;
    Reg AHBLITE_MPU_TABLE_I2S0;
    Reg AHBLITE_MPU_TABLE_UART1;
    Reg AHBLITE_MPU_TABLE_BT;
    Reg AHBLITE_MPU_TABLE_BT_BUFFER;
    Reg AHBLITE_MPU_TABLE_I2C_EXT0;
    Reg AHBLITE_MPU_TABLE_UHCI0;
    Reg AHBLITE_MPU_TABLE_SLCHOST;
    Reg AHBLITE_MPU_TABLE_RMT;
    Reg AHBLITE_MPU_TABLE_PCNT;
    Reg AHBLITE_MPU_TABLE_SLC;
    Reg AHBLITE_MPU_TABLE_LEDC;
    Reg AHBLITE_MPU_TABLE_EFUSE;
    Reg AHBLITE_MPU_TABLE_SPI_ENCRYPT;
    Reg AHBLITE_MPU_TABLE_BB;
    Reg AHBLITE_MPU_TABLE_PWM0;
    Reg AHBLITE_MPU_TABLE_TIMERGROUP;
    Reg AHBLITE_MPU_TABLE_TIMERGROUP1;
    Reg AHBLITE_MPU_TABLE_SPI2;
    Reg AHBLITE_MPU_TABLE_SPI3;
    Reg AHBLITE_MPU_TABLE_APB_CTRL;
    Reg AHBLITE_MPU_TABLE_I2C_EXT1;
    Reg AHBLITE_MPU_TABLE_SDIO_HOST;
    Reg AHBLITE_MPU_TABLE_EMAC;
    Reg AHBLITE_MPU_TABLE_CAN;
    Reg AHBLITE_MPU_TABLE_PWM1;
    Reg AHBLITE_MPU_TABLE_I2S1;
    Reg AHBLITE_MPU_TABLE_UART2;
    Reg AHBLITE_MPU_TABLE_PWM2;
    Reg AHBLITE_MPU_TABLE_PWM3;
    Reg AHBLITE_MPU_TABLE_RWBT;
    Reg AHBLITE_MPU_TABLE_BTMAC;
    Reg AHBLITE_MPU_TABLE_WIFIMAC;
    Reg AHBLITE_MPU_TABLE_PWR;
    Reg MEM_ACCESS_DBUG[2];
    Reg PRO_DCACHE_DBUG[10];
    Reg APP_DCACHE_DBUG[10];

    struct {
      Reg CTRL;
      Reg STATUS;
      Reg PID;
      Reg PDEBUGINST;
      Reg PDEBUGSTATUS;
      Reg PDEBUGDATA;
      Reg PDEBUGPC;
      Reg PDEBUGLS0STAT;
      Reg PDEBUGLS0ADDR;
      Reg PDEBUGLS0DATA;
    } CPU_RECORD[2];
    Reg RSA_PD_CTRL;
    Reg ROM_MPU_TABLE[4];
    Reg SHROM_MPU_TABLE[24];
    Reg IMMU_TABLE[16];
    Reg DMMU_TABLE[16];
    Reg PRO_INTRUSION_CTRL;
    Reg PRO_INTRUSION_STATUS;
    Reg APP_INTRUSION_CTRL;
    Reg APP_INTRUSION_STATUS;
    Reg FRONT_END_MEM_PD;
    Reg MMU_IA_INT_EN;
    Reg MPU_IA_INT_EN;
    Reg CACHE_IA_INT_EN;
    Reg SECURE_BOOT_CTRL;
    Reg SPI_DMA_CHAN_SEL;
    Reg PRO_VECBASE_CTRL;
    Reg PRO_VECBASE_SET;
    Reg APP_VECBASE_CTRL;
    Reg APP_VECBASE_SET;
  } DPORT_Type;

  extern DPORT_Type gsDPORT;

  static inline DPORT_Type *dport_regs() {
    return &gsDPORT;
  }

#ifdef __cplusplus
}
#endif

#endif /* DPORT_H */
